
---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1812062361500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105690                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                   106031                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22315.76                       # Real time elapsed on the host
host_tick_rate                               81201000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358555279                       # Number of instructions simulated
sim_ops                                    2366165412                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.812062                       # Number of seconds simulated
sim_ticks                                1812062361500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.268063                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              284395156                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           329664472                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17385994                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450373223                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42730681                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43057699                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          327018                       # Number of indirect misses.
system.cpu0.branchPred.lookups              579824105                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3902253                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901258                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12539504                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535027420                       # Number of branches committed
system.cpu0.commit.bw_lim_events             64780405                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5718011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      155799792                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142543113                       # Number of instructions committed
system.cpu0.commit.committedOps            2144449662                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3308926382                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.648080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.433046                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2292737700     69.29%     69.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    608584453     18.39%     87.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    132510291      4.00%     91.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    137497663      4.16%     95.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     44668159      1.35%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15925258      0.48%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3747699      0.11%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8474754      0.26%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     64780405      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3308926382                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43219801                       # Number of function calls committed.
system.cpu0.commit.int_insts               2072017971                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668892720                       # Number of loads committed
system.cpu0.commit.membars                    3807662                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807668      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188168194     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670793970     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259560206     12.10%    100.00% # Class of committed instruction
=======
final_tick                               1958372292500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82073                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702236                       # Number of bytes of host memory used
host_op_rate                                    82338                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28692.50                       # Real time elapsed on the host
host_tick_rate                               68253813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354883210                       # Number of instructions simulated
sim_ops                                    2362492122                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.958372                       # Number of seconds simulated
sim_ticks                                1958372292500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.839653                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              297429020                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           338604501                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         26802304                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        463146988                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40133635                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40726181                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          592546                       # Number of indirect misses.
system.cpu0.branchPred.lookups              589520856                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3958496                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801863                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17396218                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555030199                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60474805                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       97537428                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224806408                       # Number of instructions committed
system.cpu0.commit.committedOps            2228613566                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3626661909                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.614508                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.377873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2557118296     70.51%     70.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    633061063     17.46%     87.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    151243057      4.17%     92.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146687882      4.04%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45661942      1.26%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15912514      0.44%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8522485      0.23%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7979865      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60474805      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3626661909                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44164625                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150913966                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691548254                       # Number of loads committed
system.cpu0.commit.membars                    7608894                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608900      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238768271     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695350109     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264766754     11.88%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total       2144449662                       # Class of committed instruction
system.cpu0.commit.refs                     930354204                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142543113                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144449662                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.681856                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.681856                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            418797562                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4852284                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           279677190                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2326573791                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1283225589                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1613044780                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              12554417                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             22895167                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8477892                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total       2228613566                       # Class of committed instruction
system.cpu0.commit.refs                     960116891                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224806408                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228613566                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.756935                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.756935                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            687038583                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              9419113                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           294351199                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2364576821                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1323103056                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1613805293                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              17412176                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23812489                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10958681                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                  579824105                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                384750905                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2058576379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8255898                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2374868737                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               34801846                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160908                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1260122689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         327125837                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.659054                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3336100240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.712441                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.926746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1667027434     49.97%     49.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1234189170     36.99%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               226953397      6.80%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165084350      4.95%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32810981      0.98%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5642647      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  583904      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     508      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807849      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3336100240                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      267349444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            12749876                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557209044                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.636008                       # Inst execution rate
system.cpu0.iew.exec_refs                  1022388128                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 282249444                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              339778377                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736303180                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910626                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5987220                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           284210780                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2300215079                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            740138684                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8430700                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2291824311                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1896577                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6589555                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              12554417                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10696762                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       205157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36243546                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        72596                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14874                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12880666                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     67410460                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     22749296                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14874                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1907332                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10842544                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1017628064                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2273424003                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840349                       # average fanout of values written-back
system.cpu0.iew.wb_producers                855163015                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.630902                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2273869575                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2793562647                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1454641799                       # number of integer regfile writes
system.cpu0.ipc                              0.594581                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.594581                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810712      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1248614089     54.28%     54.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650173      0.81%     55.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802480      0.17%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           744533718     32.37%     87.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          280843788     12.21%    100.00% # Type of FU issued
=======
system.cpu0.fetch.Branches                  589520856                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                401292770                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2330479724                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10788669                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2407475111                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               53636538                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150817                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1295019676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         337562655                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.615905                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3652317789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660206                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.915327                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1965902764     53.83%     53.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1241914492     34.00%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               231735477      6.34%     94.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               168696241      4.62%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                33072389      0.91%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6074060      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1114935      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     423      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807008      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3652317789                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      256522126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            17629621                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567250212                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.591632                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010642289                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278224277                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              568541513                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            729970510                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810829                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9875770                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           280324689                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2326101618                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732418012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10278697                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2312596307                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3888656                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8163985                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              17412176                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16250164                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       247587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37141882                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       167587                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16157                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9036783                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38422256                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11756052                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16157                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1998444                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      15631177                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1043033948                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296188872                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840566                       # average fanout of values written-back
system.cpu0.iew.wb_producers                876739004                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.587435                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2296360128                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2828346071                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1467504580                       # number of integer regfile writes
system.cpu0.ipc                              0.569173                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.569173                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611774      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1278284597     55.03%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18649960      0.80%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802430      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739567039     31.84%     88.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274959153     11.84%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu0.iq.FU_type_0::total            2300255011                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2664040                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001158                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 518199     19.45%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1816620     68.19%     87.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               329198     12.36%    100.00% # attempts to use FU when none available
=======
system.cpu0.iq.FU_type_0::total            2322875004                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                60                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4711962                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002029                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 763547     16.20%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3375270     71.63%     87.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               573115     12.16%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu0.iq.int_alu_accesses            2299108284                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7939458439                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2273423952                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2455993901                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2294496512                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2300255011                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718567                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      155765414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           184243                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           556                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26972721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3336100240                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.689504                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870644                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1737145882     52.07%     52.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1068894632     32.04%     84.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          385268994     11.55%     95.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          123460185      3.70%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18504916      0.55%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1226022      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1112413      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             279984      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             207212      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3336100240                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.638348                       # Inst issue rate
=======
system.cpu0.iq.int_alu_accesses            2319975137                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8303091288                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296188821                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2423604272                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2314681670                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2322875004                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419948                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       97488049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           311635                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           444                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30485630                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3652317789                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.636000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859016                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2036175626     55.75%     55.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1087736285     29.78%     85.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          377776387     10.34%     95.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130209764      3.57%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16510079      0.45%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1594277      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1581880      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             414256      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             319235      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3652317789                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.594262                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads         25291586                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3560938                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736303180                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          284210780                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3060                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3603449684                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    20675061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              364927134                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365734612                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13096036                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1294877620                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17173713                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                40120                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2830375238                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2318519520                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1487936291                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1608719289                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24299802                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              12554417                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54778899                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               122201675                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2830375194                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        242881                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9244                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28401379                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9229                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5544356262                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4627703090                       # The number of ROB writes
system.cpu0.timesIdled                       43315212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3027                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.939885                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14065109                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16366218                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1710055                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22689113                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            666118                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         675983                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9865                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25906713                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60208                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1900996                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1442349                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20330217                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1899809                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12455075                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84628052                       # Number of instructions committed
system.cpu1.commit.committedOps              86529244                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    445934516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.194040                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.849894                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    409226141     91.77%     91.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18013270      4.04%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6352879      1.42%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6033297      1.35%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1844497      0.41%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       523746      0.12%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1771004      0.40%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       269873      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1899809      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    445934516                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              977061                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81536347                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23234545                       # Number of loads committed
system.cpu1.commit.membars                    3802065                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802065      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51413743     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25135541     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6177751      7.14%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads         35435780                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7708543                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           729970510                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          280324689                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3908839915                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7905050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612374119                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421330443                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25514422                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1342679848                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19258787                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                75167                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2881943584                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2353447416                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1511212133                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1603097405                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31329658                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              17412176                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             76523314                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                89881686                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2881943540                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230927                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8853                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53342359                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8834                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5892300905                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4678006692                       # The number of ROB writes
system.cpu0.timesIdled                       40368345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.488132                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17690735                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18922974                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1775131                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31905297                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            922451                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         933855                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11404                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35134308                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47729                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801572                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1374231                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519076                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2922004                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405404                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13372725                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130076802                       # Number of instructions committed
system.cpu1.commit.committedOps             133878556                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    682037850                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196292                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.864822                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    625833102     91.76%     91.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27971532      4.10%     95.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9534224      1.40%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8891911      1.30%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2081908      0.31%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       848214      0.12%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3466576      0.51%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       488379      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2922004      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    682037850                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457341                       # Number of function calls committed.
system.cpu1.commit.int_insts                125282678                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891720                       # Number of loads committed
system.cpu1.commit.membars                    7603272                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603272      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457855     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693292     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123993      6.07%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         86529244                       # Class of committed instruction
system.cpu1.commit.refs                      31313304                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84628052                       # Number of Instructions Simulated
system.cpu1.committedOps                     86529244                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.322560                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.322560                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            382468824                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               275896                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13378705                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104700496                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17321378                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42678009                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1444408                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               739425                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4520199                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        133878556                       # Class of committed instruction
system.cpu1.commit.refs                      48817297                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130076802                       # Number of Instructions Simulated
system.cpu1.committedOps                    133878556                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.280012                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.280012                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            601151730                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               417349                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16987656                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152909400                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22494071                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51679207                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1375554                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1176841                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7960038                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   25906713                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15148774                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    429108646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350929                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107284413                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3424228                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057515                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17612031                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14731227                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238178                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         448432818                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243485                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684196                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               381027559     84.97%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                40757437      9.09%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16270800      3.63%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7139225      1.59%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2187903      0.49%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  581523      0.13%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  468089      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     272      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           448432818                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2005089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1542900                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21977796                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.210636                       # Inst execution rate
system.cpu1.iew.exec_refs                    34176655                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8707857                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              332066049                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26196652                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901851                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1492876                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9286110                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           98968877                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25468798                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1382313                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             94878403                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1981824                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2818878                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1444408                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7184194                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        63998                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          838023                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28091                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2953                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5616                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2962107                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1207351                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2953                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540190                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1002710                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52071972                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93628453                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819341                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42664720                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.207861                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93680487                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119499546                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61615851                       # number of integer regfile writes
system.cpu1.ipc                              0.187880                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.187880                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802271      3.95%      3.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57801633     60.05%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  59      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27734239     28.81%     92.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6922412      7.19%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   35134308                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22980716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    657960014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350247                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154454486                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3552908                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051156                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24924131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18613186                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224888                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         684660600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.231146                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.672442                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               589000847     86.03%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55594050      8.12%     94.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24073241      3.52%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11218162      1.64%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3533788      0.52%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717648      0.10%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  522388      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     464      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           684660600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2146508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1480065                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31356289                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208599                       # Inst execution rate
system.cpu1.iew.exec_refs                    51924236                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12357415                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              514542787                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39997049                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802236                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1459970                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12762836                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147237598                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39566821                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1283101                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143267546                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3601128                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4271462                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1375554                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12408871                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        60879                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1123736                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        42229                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1556                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4274                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3105329                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       837259                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1556                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       502835                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        977230                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82562742                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142151952                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840020                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69354359                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.206975                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142206205                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178027085                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95461787                       # number of integer regfile writes
system.cpu1.ipc                              0.189393                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189393                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603377      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84667472     58.57%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43671503     30.21%     94.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8608145      5.96%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total              96260716                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             144550647                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    2217659                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023038                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 400967     18.08%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1605205     72.38%     90.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               211483      9.54%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    4055387                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028055                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 635655     15.67%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3079900     75.95%     91.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               339828      8.38%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses              94676088                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         643336615                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93628441                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111410608                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93264846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96260716                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704031                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12439632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           164734                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           351                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6296070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    448432818                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214660                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668268                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          388944088     86.73%     86.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37583010      8.38%     95.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13567298      3.03%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4297439      0.96%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2738029      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             494558      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             552820      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             135641      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             119935      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      448432818                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213705                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             141002641                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         978095333                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142151940                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160597929                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135831975                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144550647                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405623                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13359041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           278080                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           219                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5820353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    684660600                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.211127                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668259                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          594592154     86.84%     86.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59560248      8.70%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17412921      2.54%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6134054      0.90%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4909556      0.72%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             752580      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             905662      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             220101      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             173324      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      684660600                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.210468                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads         13247797                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1722532                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26196652                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9286110                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       450437907                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3173667524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              352361061                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56678411                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12115057                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19583508                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3293421                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46969                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130485882                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102640701                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67187763                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43958466                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15279213                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1444408                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             31059980                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10509352                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130485870                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25395                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               820                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24917176                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           819                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   543017934                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200477725                       # The number of ROB writes
system.cpu1.timesIdled                          79008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            76.094323                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               10983784                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14434433                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1740302                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         20280435                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            535293                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         739550                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          204257                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22591535                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35513                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1901041                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1278516                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16238987                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1756055                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703799                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15154971                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70446774                       # Number of instructions committed
system.cpu2.commit.committedOps              72348004                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    420103928                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.172215                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.815745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    389798108     92.79%     92.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15068575      3.59%     96.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5127107      1.22%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4818290      1.15%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1251763      0.30%     99.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       446138      0.11%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1581081      0.38%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       256811      0.06%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1756055      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    420103928                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818297                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67877717                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19709354                       # Number of loads committed
system.cpu2.commit.membars                    3802105                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802105      5.26%      5.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42279945     58.44%     63.69% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21610395     29.87%     93.57% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4655415      6.43%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72348004                       # Class of committed instruction
system.cpu2.commit.refs                      26265822                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70446774                       # Number of Instructions Simulated
system.cpu2.committedOps                     72348004                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.021605                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.021605                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            364803054                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               471427                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10255816                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              93082480                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15656894                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 37302615                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1279964                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               880352                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3826910                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads         23804426                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2306351                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39997049                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12762836                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       686807108                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3229918158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              552996720                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331667                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24238621                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25812191                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4874762                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                46868                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188391221                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150811352                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101237329                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54424750                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20022600                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1375554                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50019102                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11905662                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188391209                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32283                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47953681                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   826366880                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297133043                       # The number of ROB writes
system.cpu1.timesIdled                          57216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   22591535                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14230297                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    404798039                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               243468                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     100464646                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3483500                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.053256                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16329631                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11519077                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.236832                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         422869437                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.244080                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.708682                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               361303964     85.44%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35959135      8.50%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15632204      3.70%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6336506      1.50%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2194233      0.52%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  457077      0.11%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  985894      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     413      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           422869437                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1333201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1356480                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18079699                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.187542                       # Inst execution rate
system.cpu2.iew.exec_refs                    28316972                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6892428                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              319898214                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             23690590                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2187962                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1649673                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7775361                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           87491348                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21424544                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           909439                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             79555964                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1898569                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2489998                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1279964                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6424417                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        44136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          670146                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        24816                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1744                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         5289                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3981236                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1218893                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1744                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       593899                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        762581                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 44717842                       # num instructions consuming a value
system.cpu2.iew.wb_count                     78749491                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.836278                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37396527                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.185641                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      78786443                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                99729674                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52356773                       # number of integer regfile writes
system.cpu2.ipc                              0.166069                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.166069                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802338      4.73%      4.73% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             48068634     59.74%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.46% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23548343     29.27%     93.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5045936      6.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              80465403                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2161642                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.026864                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 402607     18.63%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1566702     72.48%     91.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               192329      8.90%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              78824691                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         586141885                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     78749479                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        102636033                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  80813138                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 80465403                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6678210                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15143343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           180028                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        974411                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      9316918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    422869437                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.190284                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.639658                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          373052361     88.22%     88.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32455897      7.68%     95.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10220989      2.42%     98.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3316980      0.78%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2588246      0.61%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             479347      0.11%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             528486      0.12%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             121095      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             106036      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      422869437                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.189686                       # Inst issue rate
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads         14188094                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1633881                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            23690590                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7775361                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    233                       # number of misc regfile reads
system.cpu2.numCycles                       424202638                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3199903957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              337392775                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48040934                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               9938918                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17773350                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2891963                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                38015                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            114170405                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              91077448                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           60684407                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 37906192                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              15115373                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1279964                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28490688                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12643473                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       114170393                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26468                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               905                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 21229419                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           904                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   505849808                       # The number of ROB reads
system.cpu2.rob.rob_writes                  177777838                       # The number of ROB writes
system.cpu2.timesIdled                          52979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            92.510383                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8634761                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9333829                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1490422                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17484175                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            414384                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         579395                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          165011                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19050392                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14066                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900955                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           970479                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13555767                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1537826                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       13603799                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60937340                       # Number of instructions committed
system.cpu3.commit.committedOps              62838502                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    366561066                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.171427                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.819629                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    340416962     92.87%     92.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13060662      3.56%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4406486      1.20%     97.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4091346      1.12%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       882937      0.24%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       378753      0.10%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1539949      0.42%     99.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       246145      0.07%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1537826      0.42%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    366561066                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669398                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58684047                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17413873                       # Number of loads committed
system.cpu3.commit.membars                    3802024                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802024      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36009964     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19314828     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3711542      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62838502                       # Class of committed instruction
system.cpu3.commit.refs                      23026382                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60937340                       # Number of Instructions Simulated
system.cpu3.committedOps                     62838502                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.061422                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.061422                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            320783951                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               526330                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7991338                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              81577020                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                13138946                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 30334587                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                971217                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               802973                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3734407                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   19050392                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12892368                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    353311107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               182326                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      88650324                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2982320                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.051576                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14160800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9049145                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.240006                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         368963108                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.248147                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.726124                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               315174426     85.42%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31075774      8.42%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13925862      3.77%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5165107      1.40%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2087016      0.57%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  423998      0.11%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1110674      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     235      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           368963108                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         403846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1024070                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                15103911                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.185885                       # Inst execution rate
system.cpu3.iew.exec_refs                    24536791                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5781223                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              276718492                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             21022329                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           2283149                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           919847                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6649127                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           76432115                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18755568                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           614014                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             68659914                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1817449                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2455570                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                971217                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6163112                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        30265                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          512559                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19798                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          670                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1694                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3608456                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1036618                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           670                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       506755                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        517315                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39380579                       # num instructions consuming a value
system.cpu3.iew.wb_count                     68171586                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847608                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33379279                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.184563                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      68193831                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                85355284                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45767000                       # number of integer regfile writes
system.cpu3.ipc                              0.164978                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.164978                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802231      5.49%      5.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             40793683     58.89%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20779584     30.00%     94.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3898285      5.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              69273928                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2104375                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030378                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 388211     18.45%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.45% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1536937     73.04%     91.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               179223      8.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              67576056                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         509826828                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     68171574                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         90026289                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  69539115                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 69273928                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6893000                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       13593612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           211517                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1189376                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8475891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    368963108                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.187753                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.639254                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          326037157     88.37%     88.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           28431263      7.71%     96.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8275740      2.24%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2651147      0.72%     99.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2475679      0.67%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             406340      0.11%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             485729      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             111470      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              88583      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      368963108                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.187548                       # Inst issue rate
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads         13855953                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1450234                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            21022329                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6649127                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu3.numCycles                       369366954                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3254739348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              293611114                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42094747                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              10084012                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                15040037                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2862679                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                24336                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98394163                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              79415540                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           53698789                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31269149                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              14762653                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                971217                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             28041189                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                11604042                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98394151                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30402                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               887                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 20964061                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           885                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   441464228                       # The number of ROB reads
system.cpu3.rob.rob_writes                  155288629                       # The number of ROB writes
system.cpu3.timesIdled                          15035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3793311                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               158286                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4148114                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 24                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              23995142                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10510188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20901950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1349260                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       186117                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     95879226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7536621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    192603642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7722738                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5533334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5558764                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4832876                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1049                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            674                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4968430                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4968369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5533334                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          6813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31403643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31403643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1027869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1027869888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1511                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10510300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10510300    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6094452                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                31452                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6232521                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20299311                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11912189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23713377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       147392                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92954493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7083400                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185895265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7230792                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7103599                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5492794                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6308250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4807655                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4807649                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7103599                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35624625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35624625                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1113858688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1113858688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11912333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11912333    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            10510300                       # Request fanout histogram
system.membus.respLayer1.occupancy        55564335044                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46117911980                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                305                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          153                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10454903660.130718                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   68269031556.389969                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          149     97.39%     97.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.65%     98.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.65%     98.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.65%     99.35% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.65%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 701345257500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            153                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   212462101500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1599600260000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14161728                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14161728                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14161728                       # number of overall hits
system.cpu2.icache.overall_hits::total       14161728                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        68569                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         68569                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        68569                       # number of overall misses
system.cpu2.icache.overall_misses::total        68569                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1656423000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1656423000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1656423000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1656423000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14230297                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14230297                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14230297                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14230297                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004819                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004819                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004819                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004819                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24157.024311                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24157.024311                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24157.024311                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24157.024311                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          221                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    24.555556                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61952                       # number of writebacks
system.cpu2.icache.writebacks::total            61952                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6585                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6585                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6585                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6585                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61984                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61984                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61984                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61984                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1497270500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1497270500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1497270500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1497270500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004356                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004356                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004356                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004356                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 24155.757938                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 24155.757938                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 24155.757938                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 24155.757938                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61952                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14161728                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14161728                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        68569                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        68569                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1656423000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1656423000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14230297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14230297                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004819                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004819                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24157.024311                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24157.024311                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6585                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6585                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61984                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61984                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1497270500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1497270500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004356                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 24155.757938                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 24155.757938                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.993580                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14100414                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61952                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           227.602240                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        360873000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.993580                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999799                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28522578                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28522578                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20318225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20318225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20318225                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20318225                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4912317                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4912317                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4912317                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4912317                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 604192360981                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 604192360981                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 604192360981                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 604192360981                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25230542                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25230542                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25230542                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25230542                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.194697                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.194697                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.194697                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.194697                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 122995.393209                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122995.393209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 122995.393209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122995.393209                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4119939                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       837799                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            42994                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           8823                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    95.825906                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    94.956251                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1965727                       # number of writebacks
system.cpu2.dcache.writebacks::total          1965727                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3680080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3680080                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3680080                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3680080                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1232237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1232237                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1232237                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1232237                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 135696343104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 135696343104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 135696343104                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 135696343104                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048839                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048839                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048839                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048839                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110121.951462                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110121.951462                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110121.951462                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110121.951462                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1965727                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17636189                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17636189                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2939346                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2939346                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 316104477000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 316104477000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20575535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20575535                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.142856                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.142856                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107542.452301                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107542.452301                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2321485                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2321485                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       617861                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       617861                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61087426000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61087426000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.030029                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.030029                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98869.205210                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98869.205210                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2682036                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2682036                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1972971                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1972971                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 288087883981                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 288087883981                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4655007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4655007                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.423838                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.423838                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 146017.292693                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 146017.292693                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1358595                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1358595                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614376                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614376                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  74608917104                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  74608917104                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131982                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131982                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 121438.528041                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 121438.528041                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          339                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          211                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5212000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5212000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.383636                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.383636                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24701.421801                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24701.421801                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       732500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.129091                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.129091                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10316.901408                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10316.901408                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1420000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1420000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          367                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.446866                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.446866                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8658.536585                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8658.536585                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          160                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1275000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1275000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.435967                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.435967                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7968.750000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7968.750000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       413000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       413000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       398000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       398000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154874                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154874                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746167                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746167                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  75762405500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  75762405500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1901041                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1901041                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392504                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392504                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 101535.454530                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 101535.454530                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746167                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746167                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  75016238500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  75016238500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392504                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392504                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 100535.454530                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 100535.454530                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.546269                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23451751                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1978209                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.855042                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        360884500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.546269                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.923321                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.923321                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56243239                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56243239                       # Number of data accesses
system.cpu3.numPwrStateTransitions                211                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          106                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    15349169504.716982                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   81704045548.129715                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          102     96.23%     96.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.94%     97.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.94%     98.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.94%     99.06% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.94%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 701345560000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            106                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   185050394000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1627011967500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12873878                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12873878                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12873878                       # number of overall hits
system.cpu3.icache.overall_hits::total       12873878                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18490                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18490                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18490                       # number of overall misses
system.cpu3.icache.overall_misses::total        18490                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    497146997                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    497146997                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    497146997                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    497146997                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12892368                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12892368                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12892368                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12892368                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001434                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001434                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001434                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001434                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 26887.344348                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26887.344348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 26887.344348                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26887.344348                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          707                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    41.588235                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17305                       # number of writebacks
system.cpu3.icache.writebacks::total            17305                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1153                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1153                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1153                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1153                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17337                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17337                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17337                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17337                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    453916498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    453916498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    453916498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    453916498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001345                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001345                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001345                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001345                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 26181.951779                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 26181.951779                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 26181.951779                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 26181.951779                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17305                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12873878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12873878                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18490                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18490                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    497146997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    497146997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12892368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12892368                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001434                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 26887.344348                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26887.344348                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1153                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1153                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17337                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17337                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    453916498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    453916498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001345                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 26181.951779                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 26181.951779                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993495                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12675986                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17305                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           732.504247                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        366984000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993495                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999797                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         25802073                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        25802073                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17342232                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17342232                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17342232                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17342232                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4490376                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4490376                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4490376                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4490376                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 564116199890                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 564116199890                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 564116199890                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 564116199890                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21832608                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21832608                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21832608                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21832608                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.205673                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.205673                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.205673                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.205673                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 125627.831587                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 125627.831587                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 125627.831587                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 125627.831587                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3607025                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       669477                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            29376                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6608                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   122.788160                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   101.313105                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1697600                       # number of writebacks
system.cpu3.dcache.writebacks::total          1697600                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3388256                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3388256                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3388256                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3388256                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1102120                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1102120                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1102120                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1102120                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 122775639510                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 122775639510                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 122775639510                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 122775639510                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050480                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050480                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050480                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050480                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 111399.520479                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 111399.520479                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 111399.520479                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 111399.520479                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1697600                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15414278                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15414278                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2707214                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2707214                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 295344254500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 295344254500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18121492                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18121492                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.149392                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.149392                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 109095.274515                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109095.274515                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2139839                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2139839                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       567375                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       567375                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  57353479500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  57353479500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 101085.665565                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 101085.665565                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1927954                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1927954                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1783162                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1783162                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 268771945390                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 268771945390                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711116                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.480492                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.480492                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 150727.721536                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 150727.721536                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1248417                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1248417                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       534745                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       534745                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  65422160010                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  65422160010                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144093                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144093                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122342.724121                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122342.724121                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          240                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          240                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5681500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5681500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.421053                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.421053                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23672.916667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23672.916667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          165                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          165                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           75                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       935500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.131579                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12473.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12473.333333                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1594000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1594000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.483376                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.483376                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8433.862434                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8433.862434                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          182                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1425000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1425000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.465473                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.465473                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7829.670330                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7829.670330                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       342000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       342000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       329000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       329000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299517                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299517                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601438                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601438                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  61217182000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  61217182000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900955                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900955                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316387                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316387                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 101784.692687                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 101784.692687                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601438                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601438                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  60615744000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  60615744000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316387                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316387                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 100784.692687                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 100784.692687                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.671769                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20343887                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1703362                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.943373                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        366995500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.671769                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.864743                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864743                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49172436                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49172436                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    646096156.250000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1087162679.224483                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        57500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3667945500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1801724823000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  10337538500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    333207253                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       333207253                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    333207253                       # number of overall hits
system.cpu0.icache.overall_hits::total      333207253                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     51543652                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      51543652                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     51543652                       # number of overall misses
system.cpu0.icache.overall_misses::total     51543652                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 670390317498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 670390317498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 670390317498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 670390317498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    384750905                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    384750905                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    384750905                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    384750905                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133966                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133966                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133966                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133966                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13006.263458                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13006.263458                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13006.263458                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13006.263458                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3904                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.061538                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47775942                       # number of writebacks
system.cpu0.icache.writebacks::total         47775942                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3767677                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3767677                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3767677                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3767677                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47775975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47775975                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47775975                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47775975                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 588216107998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 588216107998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 588216107998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 588216107998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124174                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124174                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124174                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124174                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12311.964497                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12311.964497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12311.964497                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12311.964497                       # average overall mshr miss latency
system.cpu0.icache.replacements              47775942                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    333207253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      333207253                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     51543652                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     51543652                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 670390317498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 670390317498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    384750905                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    384750905                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133966                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13006.263458                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13006.263458                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3767677                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3767677                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47775975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47775975                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 588216107998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 588216107998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124174                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124174                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12311.964497                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12311.964497                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          380981821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47775942                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.974345                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        817277784                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       817277784                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893852033                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893852033                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893852033                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893852033                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55818589                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55818589                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55818589                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55818589                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1666402996614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1666402996614                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1666402996614                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1666402996614                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949670622                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949670622                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949670622                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949670622                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058777                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29853.907569                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29853.907569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29853.907569                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29853.907569                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14818517                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1398995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           232995                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          13684                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.600150                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   102.235823                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42548394                       # number of writebacks
system.cpu0.dcache.writebacks::total         42548394                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13945650                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13945650                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13945650                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13945650                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     41872939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     41872939                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     41872939                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     41872939                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 775458266616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 775458266616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 775458266616                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 775458266616                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044092                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044092                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044092                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044092                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18519.317849                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18519.317849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18519.317849                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18519.317849                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42548394                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    647049717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      647049717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43066738                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43066738                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1109076504500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1109076504500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690116455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690116455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062405                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25752.507759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25752.507759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8253800                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8253800                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     34812938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     34812938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 588793177500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 588793177500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050445                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16913.056218                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16913.056218                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246802316                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246802316                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12751851                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12751851                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 557326492114                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 557326492114                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259554167                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259554167                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43705.536719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43705.536719                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5691850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5691850                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7060001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7060001                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 186665089116                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 186665089116                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027200                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027200                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26439.810577                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26439.810577                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3258                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2911                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2911                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     18508000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     18508000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.471876                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.471876                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6357.952594                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6357.952594                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2879                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2879                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005187                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005187                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 33859.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33859.375000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5779                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5779                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          271                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          271                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2625000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2625000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6050                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6050                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044793                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044793                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9686.346863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9686.346863                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          267                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2363000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2363000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044132                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044132                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8850.187266                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8850.187266                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        23000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        23000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691151                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691151                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  71389202000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  71389202000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901258                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901258                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363523                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363523                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 103290.311379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 103290.311379                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691151                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691151                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  70698051000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  70698051000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363523                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363523                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 102290.311379                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 102290.311379                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945230                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          937635626                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42563779                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.028956                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945230                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1945732009                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1945732009                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47641421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39954973                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               86596                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              280077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               54647                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              261732                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              239475                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88533739                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47641421                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39954973                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              86596                       # number of overall hits
system.l2.overall_hits::.cpu1.data             280077                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              54647                       # number of overall hits
system.l2.overall_hits::.cpu2.data             261732                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14818                       # number of overall hits
system.l2.overall_hits::.cpu3.data             239475                       # number of overall hits
system.l2.overall_hits::total                88533739                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            134552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2590117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1805378                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              7337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1702193                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1456303                       # number of demand (read+write) misses
system.l2.demand_misses::total                7709665                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           134552                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2590117                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11266                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1805378                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             7337                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1702193                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2519                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1456303                       # number of overall misses
system.l2.overall_misses::total               7709665                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11405707987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 286382908979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1120513481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 213661261108                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    776832986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 203382235585                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    256865996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 176771773638                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     893758099760                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11405707987                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 286382908979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1120513481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 213661261108                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    776832986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 203382235585                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    256865996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 176771773638                       # number of overall miss cycles
system.l2.overall_miss_latency::total    893758099760                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47775973                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42545090                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           97862                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2085455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1963925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1695778                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96243404                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47775973                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42545090                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          97862                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2085455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1963925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1695778                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96243404                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.060879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.115121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.865700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.118369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.866730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.145296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.858782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.060879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.115121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.865700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.118369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.866730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.145296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.858782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84768.030107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110567.556979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99459.744452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118347.105763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 105878.831402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119482.476773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 101971.415641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121383.924663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115926.969558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84768.030107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110567.556979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99459.744452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118347.105763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 105878.831402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119482.476773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 101971.415641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121383.924663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115926.969558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3672986                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     88419                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.540687                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2417962                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5558764                       # number of writebacks
system.l2.writebacks::total                   5558764                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         119646                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            579                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          34917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            519                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          32164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          30011                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              218321                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        119646                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           579                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         34917                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           519                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         32164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         30011                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             218321                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       134378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2470471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1770461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         6818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1670029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1426292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7491344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       134378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2470471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1770461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         6818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1670029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1426292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3048653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10539997                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10047910487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 251272212504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    973493482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 191527176196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    671813987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 182465447080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    212787997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 158373664976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 795544506709                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10047910487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 251272212504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    973493482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 191527176196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    671813987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 182465447080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    212787997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 158373664976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 311075028212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1106619534921                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.109205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.848957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.109996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.850353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.127358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.841084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.109205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.848957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.109996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.850353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.127358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.841084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.109514                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74773.478449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101710.245740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91091.371012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108179.268674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98535.345703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109258.849445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96371.375453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111038.738895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106195.164273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74773.478449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101710.245740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91091.371012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108179.268674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98535.345703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109258.849445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96371.375453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111038.738895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102036.876028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104992.395626                       # average overall mshr miss latency
system.l2.replacements                       18042461                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12293474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12293474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12293474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12293474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83437630                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83437630                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83437630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83437630                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3048653                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3048653                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 311075028212                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 311075028212                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102036.876028                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102036.876028                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   67                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                152                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       482000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.519231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.687500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.441176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.694064                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6259.740260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3171.052632                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1548999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       548000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       672500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       303000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3072499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.519231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.687500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.441176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694064                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20116.870130                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20296.296296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20378.787879                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20213.809211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        40000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        40000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.638889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.581395                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.692308                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         1600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   341.880342                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          116                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       914000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       361000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       570999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       482499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2328498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.638889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.965517                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.558140                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.686391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19869.565217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20392.821429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20104.125000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20073.258621                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6176006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           117278                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           124397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           118730                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6536411                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1584077                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1288591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1222201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1010273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5105142                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 178451860431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 151880753446                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 145337175256                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 122149675121                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  597819464254                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7760083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1405869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1346598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1129003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11641553                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.204131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.907621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.894836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112653.526584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117865.756820                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118914.299085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120907.591434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117101.436993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77299                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        22190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        20967                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        20193                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           140649                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1506778                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1266401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1201234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       990080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4964493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 156643158971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 136411287442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 130616261820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 109521650068                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 533192358301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.194170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.900796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.892051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.876951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.426446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103959.016505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 107715.713618                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 108735.068954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110618.990453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107401.170331                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47641421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         86596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         54647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47797482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       134552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         7337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           155674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11405707987                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1120513481                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    776832986                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    256865996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13559920450                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47775973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        97862                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47953156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.115121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.118369                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.145296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003246                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84768.030107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99459.744452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 105878.831402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 101971.415641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87104.593253                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          174                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          579                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          519                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1583                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       134378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10687                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         6818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       154091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10047910487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    973493482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    671813987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    212787997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11906005953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.109205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.109996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.127358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74773.478449                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91091.371012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98535.345703                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96371.375453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77266.069745                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33778967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       162799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       137335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       120745                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34199846                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1006040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       516787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       479992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       446030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2448849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 107931048548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61780507662                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58045060329                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  54622098517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 282378715056                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     34785007                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       679586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       617327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       566775                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36648695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.760444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.777533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.786961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107283.058872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119547.333160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120929.224506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122462.835498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115310.790929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        42347                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12727                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11197                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         9818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        76089                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       963693                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       504060                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       468795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       436212                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2372760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  94629053533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55115888754                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  51849185260                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  48852014908                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 250446142455                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.741716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.759395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.769639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98194.189989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109343.904999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 110600.977527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 111991.451193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105550.558192                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          220                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          149                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          133                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          163                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               665                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2611                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2065                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         1742                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         1786                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            8204                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     53202292                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     34132267                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     30798268                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     30995270                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    149128097                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2831                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         2214                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         1875                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         1949                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          8869                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.922289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.932701                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.929067                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.916367                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.925020                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20376.212945                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16528.942857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 17679.832377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 17354.574468                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18177.486226                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          513                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          291                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          296                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          296                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1396                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2098                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1774                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1446                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1490                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         6808                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     43067209                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     36976625                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     30262685                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     31295153                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    141601672                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.741081                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.801265                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.771200                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.764495                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.767618                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20527.744995                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20843.644307                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20928.551176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21003.458389                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20799.305523                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                   194767178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18044517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.793704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.299188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.227789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.434542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.752265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.014469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.704815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.007574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.584931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.941991                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.520300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.050434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.163040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.011013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.009140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.233469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1553914701                       # Number of tag accesses
system.l2.tags.data_accesses               1553914701                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8600128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     158233536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        683968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113356608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        436352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     106932864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        141312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      91330624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    192393600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          672108992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8600128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       683968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       436352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       141312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9861760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    355760896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       355760896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         134377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2472399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1771197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           6818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1670826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1427041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3006150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10501703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5558764                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5558764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4746044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         87322346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           377453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         62556681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           240804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         59011691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            77984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         50401480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    106173829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             370908312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4746044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       377453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       240804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        77984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5442285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      196329278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196329278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      196329278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4746044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        87322346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          377453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        62556681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          240804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        59011691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           77984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        50401480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    106173829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            567237591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5507015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    134377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2407800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1754267.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      6818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1646239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1394951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3001154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010512658250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       339796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       339796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21160424                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5185075                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10501703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5558764                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10501703                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5558764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 143202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51749                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            538763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            536286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            613358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1220868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            628678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            723595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            700991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            628532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            626215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            593063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           695363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           583634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           579988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           550556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           550845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           587766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            300095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            295715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            372868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            423499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            428036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            378856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            383591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            354570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           360370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           355916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           329537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           313994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           310330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318403                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 506337589924                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                51792505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            700559483674                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48881.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67631.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5340529                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2720925                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.41                       # Row buffer hit rate for writes
=======
system.membus.snoop_fanout::total            11912333                       # Request fanout histogram
system.membus.respLayer1.occupancy        62683394132                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48881836863                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    564646928.571429                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   764139533.571172                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1766207000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1954419764000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3952528500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347761892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347761892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347761892                       # number of overall hits
system.cpu0.icache.overall_hits::total      347761892                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53530878                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53530878                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53530878                       # number of overall misses
system.cpu0.icache.overall_misses::total     53530878                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 681688862998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 681688862998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 681688862998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 681688862998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    401292770                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    401292770                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    401292770                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    401292770                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.133396                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.133396                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.133396                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.133396                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12734.498078                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12734.498078                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12734.498078                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12734.498078                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2974                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.693878                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47847425                       # number of writebacks
system.cpu0.icache.writebacks::total         47847425                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5683417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5683417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5683417                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5683417                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47847461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47847461                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47847461                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47847461                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 585935579998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 585935579998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 585935579998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 585935579998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.119233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.119233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.119233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.119233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12245.907468                       # average overall mshr miss latency
system.cpu0.icache.replacements              47847425                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347761892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347761892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53530878                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53530878                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 681688862998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 681688862998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    401292770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    401292770                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.133396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.133396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12734.498078                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12734.498078                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5683417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5683417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47847461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47847461                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 585935579998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 585935579998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.119233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.119233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12245.907468                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12245.907468                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.955436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          395607938                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47847428                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.268113                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.955436                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998607                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998607                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        850433000                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       850433000                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    892682654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       892682654                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    892682654                       # number of overall hits
system.cpu0.dcache.overall_hits::total      892682654                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57269466                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57269466                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57269466                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57269466                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1849957549131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1849957549131                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1849957549131                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1849957549131                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949952120                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949952120                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949952120                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949952120                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060287                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060287                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060287                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060287                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32302.685503                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32302.685503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32302.685503                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32302.685503                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15090828                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1635559                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           277537                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18294                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.374112                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.404122                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41392140                       # number of writebacks
system.cpu0.dcache.writebacks::total         41392140                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17335036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17335036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17335036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17335036                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39934430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39934430                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39934430                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39934430                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 817306976784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 817306976784                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 817306976784                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 817306976784                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042038                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042038                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042038                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042038                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20466.223677                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41392140                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    640372089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      640372089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44819133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44819133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1210397200000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1210397200000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    685191222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    685191222                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27006.260920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27006.260920                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9789676                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9789676                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35029457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35029457                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 614695708000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 614695708000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051124                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17547.965645                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17547.965645                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252310565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252310565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12450333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12450333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 639560349131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 639560349131                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264760898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264760898                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047025                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51368.935203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51368.935203                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7545360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7545360                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4904973                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4904973                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 202611268784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 202611268784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018526                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41307.315817                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41307.315817                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2741                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16463500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16463500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6006.384531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6006.384531                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2726                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       750000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        50000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       651500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       651500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024855                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024855                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4462.328767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4462.328767                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       505500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024855                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024855                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3462.328767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3462.328767                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336655                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465208                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465208                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130358972000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130358972000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385392                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385392                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88969.601586                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88969.601586                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465208                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465208                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128893764000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128893764000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385392                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385392                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87969.601586                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87969.601586                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994840                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          936428012                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41399409                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.619357                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994840                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1948931041                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1948931041                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47734466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37233706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               52322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              678486                       # number of demand (read+write) hits
system.l2.demand_hits::total                 85698980                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47734466                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37233706                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              52322                       # number of overall hits
system.l2.overall_hits::.cpu1.data             678486                       # number of overall hits
system.l2.overall_hits::total                85698980                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            112991                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4157704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2955753                       # number of demand (read+write) misses
system.l2.demand_misses::total                7240312                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           112991                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4157704                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13864                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2955753                       # number of overall misses
system.l2.overall_misses::total               7240312                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9556941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 415909458492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1263671999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 304124491497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     730854562988                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9556941000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 415909458492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1263671999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 304124491497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    730854562988                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47847457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41391410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66186                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92939292                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47847457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41391410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66186                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92939292                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002361                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100448                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.209470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813307                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077904                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002361                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100448                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.209470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813307                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077904                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84581.435690                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100033.445982                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91147.720643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102892.390364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100942.412839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84581.435690                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100033.445982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91147.720643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102892.390364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100942.412839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5495                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       101                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.405941                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3932779                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5492794                       # number of writebacks
system.l2.writebacks::total                   5492794                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         164191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          70814                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              235141                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        164191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         70814                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             235141                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       112943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3993513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2884939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7005171                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       112943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3993513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2884939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4939858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11945029                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8424356501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 362697079996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1121027999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 268125286499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 640367750995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8424356501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 362697079996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1121027999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 268125286499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 416092883853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1056460634848                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.208141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.793822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075374                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.208141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.793822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128525                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74589.452210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90821.559864                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81375.435467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92939.672728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91413.578768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74589.452210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90821.559864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81375.435467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92939.672728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84231.749952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88443.538718                       # average overall mshr miss latency
system.l2.replacements                       18980056                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9400580                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9400580                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9400580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9400580                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83176156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83176156                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83176156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83176156                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4939858                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4939858                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 416092883853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 416092883853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84231.749952                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84231.749952                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       178500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1386.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       580500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       434000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1014500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.879310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20017.241379                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19727.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19892.156863                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3277.777778                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3557957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           293961                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3851918                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2804489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2176303                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4980792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 281368534996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223457670999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  504826205995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6362446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8832710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.440788                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.563903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100327.915351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102677.646908                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101354.605050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       118363                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58921                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           177284                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2686126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2117382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4803508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 243992123498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195850465000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 439842588498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.422184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.543832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90834.206399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92496.519287                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91566.952423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47734466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         52322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47786788                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       112991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126855                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9556941000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1263671999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10820612999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47847457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47913643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.209470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002648                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84581.435690                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91147.720643                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85299.065855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       112943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8424356501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1121027999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9545384500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.208141                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74589.452210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81375.435467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75327.176666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33675749                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       384525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34060274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1353215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       779450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2132665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 134540923496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80666820498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 215207743994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35028964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36192939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.669645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99423.168895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103491.975750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100910.243284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11893                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57721                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1307387                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       767557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2074944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 118704956498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72274821499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 190979777997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037323                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.659427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90795.576595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94162.155383                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92040.931224                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           90                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                96                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          595                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             627                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12076000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       572500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12648500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          685                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           723                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.868613                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.867220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20295.798319                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17890.625000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20173.046252                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          148                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          156                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          447                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          471                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8807495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       465500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9272995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.652555                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.631579                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.651452                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19703.568233                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19395.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19687.887473                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   190186903                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18980303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.020225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.170561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.710605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.799673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.468349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.832219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.518290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.263003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1503114935                       # Number of tag accesses
system.l2.tags.data_accesses               1503114935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7228288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     255752512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        881664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     184737536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    313719872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          762319872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7228288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       881664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8109952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    351538816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       351538816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         112942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3996133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2886524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4901873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11911248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5492794                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5492794                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3690967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130594429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           450202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94332184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    160194195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389261978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3690967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       450202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4141170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      179505612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            179505612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      179505612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3690967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130594429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          450202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94332184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    160194195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568767589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5450137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    112942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3928205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2814302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4894547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016419623250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333924                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333924                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25616288                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5128424                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11911248                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5492794                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11911248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5492794                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 147476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 42657                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            605919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            619589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            736252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1339116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            783749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            773385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            786589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            736089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            710111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            714710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           777320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           635564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           646127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           649802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           618068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           631382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            326197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            408685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            389507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            383075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            366579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            376843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           319663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           306757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 391386905580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                58818860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            611957630580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33270.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52020.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7350740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2893383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.09                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              10501703                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              11911248                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6              5558764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2340052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2501906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1880033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1141317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  573898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  235821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  172873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  137283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  107978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 131373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 193799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 186204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 153534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 145144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 135342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 113786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  64833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9475                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6              5492794                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4076294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2698424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1342931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1087141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  911226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  459052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  316079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  265184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  195830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  131441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  94979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  75125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                  25603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 238160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 365869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 374019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 369617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 364646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 364901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 376472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 365251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 364604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 336089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 329823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 330322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  19630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  21879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  23096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  23657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  24323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  24950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  25547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  28365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7804023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.110821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.148870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.679415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5478378     70.20%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1349924     17.30%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       452710      5.80%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       211380      2.71%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90411      1.16%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44971      0.58%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        22761      0.29%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        18131      0.23%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       135357      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7804023                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       339796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.484444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.983683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    459.268603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       339795    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        339796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       339796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.206742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.192331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.720496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           310115     91.27%     91.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2092      0.62%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19069      5.61%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5569      1.64%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1953      0.57%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              670      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              216      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        339796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              662944064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9164928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352447104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               672108992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            355760896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       365.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    370.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1812062343500                       # Total gap between requests
system.mem_ctrls.avgGap                     112827.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8600128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    154099200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       683968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112273088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       436352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    105359296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       141312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     89276864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    192073856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352447104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4746044.166427547112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 85040781.859427198768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 377452.793309950328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 61958732.980393625796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 240804.074556680192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 58143305.792624622583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 77984.071079664107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 49268096.891598068178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 105997376.293939426541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194500537.888910830021                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       134377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2472399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1771197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         6818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1670826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1427041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3006150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5558764                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4492608962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 149156087710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    522616376                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117881276222                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    383389863                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 113061695995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    119772787                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  99217709654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 215724326105                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 43353131740054                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33432.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60328.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48902.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66554.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56232.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67668.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54244.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69526.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71761.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7799059.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          27672676500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14708357400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34039450200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14233431420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     143042094000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     302860989330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     440791114080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       977348112930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.356776                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1142348759323                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  60508500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 609205102177                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28048119120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14907909885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39920246940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14513035500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     143042094000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     528019389420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     251184040320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1019634835185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.693016                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 647226253477                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  60508500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1104327608023                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13004011942.622952                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76276841040.028946                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        73500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 701345176000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   225572904500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1586489457000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15038104                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15038104                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15038104                       # number of overall hits
system.cpu1.icache.overall_hits::total       15038104                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       110670                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        110670                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       110670                       # number of overall misses
system.cpu1.icache.overall_misses::total       110670                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2520757999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2520757999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2520757999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2520757999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15148774                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15148774                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15148774                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15148774                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007306                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007306                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007306                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007306                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22777.247664                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22777.247664                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22777.247664                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22777.247664                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          990                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.875000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        97830                       # number of writebacks
system.cpu1.icache.writebacks::total            97830                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        12808                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        12808                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        12808                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        12808                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        97862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        97862                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        97862                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        97862                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2249550999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2249550999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2249550999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2249550999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22986.971439                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22986.971439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22986.971439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22986.971439                       # average overall mshr miss latency
system.cpu1.icache.replacements                 97830                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15038104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15038104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       110670                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       110670                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2520757999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2520757999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15148774                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15148774                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007306                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007306                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22777.247664                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22777.247664                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        12808                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        12808                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        97862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        97862                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2249550999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2249550999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22986.971439                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22986.971439                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993614                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14842553                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            97830                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           151.717806                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        354085500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993614                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999800                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999800                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30395410                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30395410                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25177554                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25177554                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25177554                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25177554                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5369668                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5369668                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5369668                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5369668                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 625612034064                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 625612034064                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 625612034064                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 625612034064                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30547222                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30547222                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30547222                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30547222                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175783                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175783                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175783                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175783                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 116508.513015                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116508.513015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 116508.513015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116508.513015                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5536690                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       824324                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            64693                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9277                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    85.584066                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    88.856742                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2087275                       # number of writebacks
system.cpu1.dcache.writebacks::total          2087275                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4040699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4040699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4040699                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4040699                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1328969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1328969                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1328969                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1328969                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 143377352953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 143377352953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 143377352953                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 143377352953                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043505                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043505                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043505                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043505                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107886.153065                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107886.153065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107886.153065                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107886.153065                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2087275                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21170927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21170927                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3198945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3198945                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 327678973000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 327678973000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24369872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24369872                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131266                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131266                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 102433.450091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102433.450091                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2518789                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2518789                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       680156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       680156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  65233595500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  65233595500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95909.755262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95909.755262                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4006627                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4006627                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2170723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2170723                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 297933061064                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 297933061064                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6177350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6177350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.351400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.351400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 137250.612383                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 137250.612383                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1521910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1521910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       648813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       648813                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78143757453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78143757453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 120441.109307                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 120441.109307                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          213                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          213                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5336500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5336500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.390110                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.390110                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25053.990610                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25053.990610                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          134                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       793500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.144689                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.144689                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10044.303797                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10044.303797                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1202000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1202000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.453297                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.453297                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7284.848485                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7284.848485                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445055                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445055                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6487.654321                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6487.654321                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       317000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       317000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       306000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       306000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1125084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1125084                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775912                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775912                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  78857686000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  78857686000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1900996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1900996                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408161                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 101632.254689                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 101632.254689                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775911                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775911                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78081774000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78081774000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408160                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408160                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 100632.384384                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 100632.384384                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.960871                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28407041                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2104689                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.497025                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        354097000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.960871                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936277                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936277                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67002973                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67002973                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1812062361500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84604413                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17852238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83958515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12483697                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5134487                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1111                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           727                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1838                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           44                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11689984                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11689983                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47953158                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36651259                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         8869                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         8869                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143327889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    127660850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       293554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6280139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       185920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5910248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5099222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             288809801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6115322496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5445982208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12524288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267053888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7931904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251497408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2217088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217175808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12319705088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23229440                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359027584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        119501105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.082563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.326427                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              110829524     92.74%     92.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8033588      6.72%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 170272      0.14%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 378617      0.32%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  89095      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      9      0.00%    100.00% # Request fanout histogram
=======
system.mem_ctrls.wrQLenPdf::15                  34401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 270834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 353684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 355595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 357223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 361712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 341262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 343823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6969750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.066736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.005426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.579598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4483270     64.32%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1206820     17.32%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       519830      7.46%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       321896      4.62%     93.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       126908      1.82%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        61640      0.88%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32320      0.46%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26424      0.38%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       190642      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6969750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.228857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.825568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    518.735127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333923    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333924                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.321408                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.299915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288395     86.37%     86.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4854      1.45%     87.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26303      7.88%     95.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9664      2.89%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3276      0.98%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1006      0.30%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              295      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               91      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333924                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              752881408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9438464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348807040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               762319872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            351538816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       384.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    389.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1958372274500                       # Total gap between requests
system.mem_ctrls.avgGap                     112523.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7228288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    251405120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       881664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    180115328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    313251008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348807040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3690967.252591478173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 128374528.664855480194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 450202.447908662900                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91971954.816655471921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 159954779.384727239609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178110689.849846303463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       112942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3996133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2886524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4901873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5492794                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3755501505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 197563515053                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    542170024                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148892398177                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 261204045821                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46537538326251                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33251.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49438.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39356.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51581.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53286.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8472471.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24133178580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12827073435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38435219760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13700876580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154591794240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     368140980330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     442001503200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1053830626125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.115572                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1144833469703                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 748144662797                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25630900680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13623127815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45558112320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14748697620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154591794240.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     587033776830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     257670727200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1098857136705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.107375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 663397126544                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1229581005956                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18774637238.372093                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   89624627014.135178                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 695020303000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   343753490000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1614618802500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22909524                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22909524                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22909524                       # number of overall hits
system.cpu1.icache.overall_hits::total       22909524                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71192                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71192                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71192                       # number of overall misses
system.cpu1.icache.overall_misses::total        71192                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2125664500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2125664500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2125664500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2125664500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22980716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22980716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22980716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22980716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003098                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003098                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003098                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003098                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29858.193336                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29858.193336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29858.193336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29858.193336                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66154                       # number of writebacks
system.cpu1.icache.writebacks::total            66154                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5006                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5006                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5006                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5006                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66186                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66186                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66186                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1952022000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1952022000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1952022000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1952022000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002880                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002880                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002880                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002880                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29492.974345                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66154                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22909524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22909524                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71192                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2125664500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2125664500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22980716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22980716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003098                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29858.193336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29858.193336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5006                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5006                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66186                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1952022000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1952022000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002880                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29492.974345                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29492.974345                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.211719                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22587295                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66154                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           341.435061                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350052500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.211719                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975366                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975366                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46027618                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46027618                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37862224                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37862224                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37862224                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37862224                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8457770                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8457770                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8457770                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8457770                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 789527515837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 789527515837                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 789527515837                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 789527515837                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46319994                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46319994                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46319994                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46319994                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182594                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182594                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93349.371742                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93349.371742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93349.371742                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93349.371742                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4078739                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       997171                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            59195                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10950                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.903438                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.065845                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634241                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634241                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6162315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6162315                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6162315                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6162315                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295455                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200742879578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200742879578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200742879578                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200742879578                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049556                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049556                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049556                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049556                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87452.326261                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634241                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33188554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33188554                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5007890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5007890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398815753000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398815753000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38196444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38196444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79637.482652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79637.482652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3843676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3843676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164214                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164214                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  87369936000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  87369936000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030480                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75046.285305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75046.285305                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4673670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4673670                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3449880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3449880                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 390711762837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 390711762837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113253.725590                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113253.725590                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2318639                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2318639                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131241                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113372943578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113372943578                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100219.973974                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100219.973974                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5826500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5826500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.330561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.330561                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36644.654088                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36644.654088                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2588000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101871                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101871                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52816.326531                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52816.326531                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       738000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       738000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.268293                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.268293                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6099.173554                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6099.173554                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       617000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.268293                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.268293                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5099.173554                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5099.173554                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455363                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346209                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119449272000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119449272000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801572                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354119                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88730.109515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88730.109515                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346209                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118103063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118103063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354119                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87730.109515                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87730.109515                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.489900                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43957718                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3641556                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.071136                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350064000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.489900                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.952809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.952809                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103886578                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103886578                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1958372292500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84107327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14893374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83539374                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13487262                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8448501                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8846619                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8846619                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47913647                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36193681                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          723                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143542342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124184063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       198526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10910387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278835318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6124472384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5298146880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8469760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465182656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11896271680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27443752                       # Total snoops (count)
system.tol2bus.snoopTraffic                 352476736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        120383856                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255795                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              112400033     93.37%     93.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7836417      6.51%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 147396      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          119501105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       192576623610                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2967774276                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          93319232                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2554947279                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26186091                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       63855368536                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71801636092                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3157418756                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         147199612                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
=======
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          120383856                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185887603965                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62105016242                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71851899756                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5464560781                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          99419217                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
<<<<<<< HEAD
final_tick                               1951196186000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 527692                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750004                       # Number of bytes of host memory used
host_op_rate                                   529359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5146.49                       # Real time elapsed on the host
host_tick_rate                               27034726                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715758291                       # Number of instructions simulated
sim_ops                                    2724339115                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.139134                       # Number of seconds simulated
sim_ticks                                139133824500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.174974                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20672463                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22427414                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3778507                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         38016347                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             48522                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          70456                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21934                       # Number of indirect misses.
system.cpu0.branchPred.lookups               41119637                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11836                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6775                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2846438                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19725650                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5793181                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         858881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59177121                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            93011599                       # Number of instructions committed
system.cpu0.commit.committedOps              93434327                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    244351895                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.382376                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.408618                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    213282721     87.29%     87.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16500204      6.75%     94.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3478473      1.42%     95.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2451046      1.00%     96.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       743042      0.30%     96.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       398839      0.16%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       618495      0.25%     97.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1085894      0.44%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5793181      2.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    244351895                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84625                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91519539                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21470914                       # Number of loads committed
system.cpu0.commit.membars                     635648                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       636413      0.68%      0.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68082392     72.87%     73.55% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8118      0.01%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21477061     22.99%     96.55% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3224502      3.45%    100.00% # Class of committed instruction
=======
final_tick                               2180476248000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 566417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710076                       # Number of bytes of host memory used
host_op_rate                                   568208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4786.85                       # Real time elapsed on the host
host_tick_rate                               46398783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711354214                       # Number of instructions simulated
sim_ops                                    2719923561                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.222104                       # Number of seconds simulated
sim_ticks                                222103955500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.293814                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39207160                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42025466                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7147005                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71956705                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49966                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          65118                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15152                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77753405                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10726                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9650                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5379705                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38545904                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11160825                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375546                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113176281                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181649224                       # Number of instructions committed
system.cpu0.commit.committedOps             182329962                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    408259307                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.446603                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.513462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    347832881     85.20%     85.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32198521      7.89%     93.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6427981      1.57%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4685070      1.15%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1534801      0.38%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       963954      0.24%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1212223      0.30%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2243051      0.55%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11160825      2.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    408259307                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89514                       # Number of function calls committed.
system.cpu0.commit.int_insts                178768223                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42066048                       # Number of loads committed
system.cpu0.commit.membars                    1024250                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025015      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133527438     73.23%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7518      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42075070     23.08%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5689080      3.12%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu0.commit.op_class_0::total         93434327                       # Class of committed instruction
system.cpu0.commit.refs                      24702527                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   93011599                       # Number of Instructions Simulated
system.cpu0.committedOps                     93434327                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.882948                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.882948                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            149382940                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               936874                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17718383                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             166856596                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18379356                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81020125                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2849747                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2810667                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3409061                       # Number of cycles decode is unblocking
=======
system.cpu0.commit.op_class_0::total        182329962                       # Class of committed instruction
system.cpu0.commit.refs                      47765114                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181649224                       # Number of Instructions Simulated
system.cpu0.committedOps                    182329962                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.430419                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.430419                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            224855187                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1775575                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34431854                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             324906697                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32340202                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                159710560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5381875                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5456926                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6340500                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.fetch.Branches                   41119637                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11995729                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    234588194                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               184446                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1995                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     192703413                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7563648                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153347                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16669023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20720985                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.718647                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         255041229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.762660                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.005118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               134060749     52.56%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67983937     26.66%     79.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38416549     15.06%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11873136      4.66%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  972102      0.38%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  886847      0.35%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  496448      0.19%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   39711      0.02%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  311750      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           255041229                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3096                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       13106365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3097730                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27153720                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.497100                       # Inst execution rate
system.cpu0.iew.exec_refs                    38128483                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3301757                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               80270274                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35448807                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            402799                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1874761                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3506112                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          152522307                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34826726                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3157786                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133296117                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                628255                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9233101                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2849747                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10397369                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       760931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           52365                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          329                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     13977893                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       274499                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           354                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       961475                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2136255                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100471489                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126526422                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.794099                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79784287                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.471854                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126850626                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               171011403                       # number of integer regfile reads
system.cpu0.int_regfile_writes               96051643                       # number of integer regfile writes
system.cpu0.ipc                              0.346867                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.346867                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           639416      0.47%      0.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96577424     70.78%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8509      0.01%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2258      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1545      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            35924150     26.33%     97.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3298482      2.42%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            665      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136453903                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3685                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7349                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3627                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3745                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1763685                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012925                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1061312     60.18%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    31      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     60      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                655118     37.14%     97.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                47143      2.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137574487                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         530243613                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126522795                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        211606896                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 151284176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136453903                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1238131                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59087982                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           538242                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        379250                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29814797                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    255041229                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.535027                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.131060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          185890958     72.89%     72.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35900136     14.08%     86.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16112964      6.32%     93.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7967816      3.12%     96.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5319989      2.09%     98.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1283013      0.50%     98.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1398947      0.55%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1003560      0.39%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             163846      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      255041229                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.508876                       # Inst issue rate
=======
system.cpu0.fetch.Branches                   77753405                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22491211                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    392782055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               295492                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          441                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     368771072                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14298350                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176118                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28696617                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39257126                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.835300                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         428628324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.864978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.006073                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               195994544     45.73%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130941393     30.55%     76.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                74357562     17.35%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22878507      5.34%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1827980      0.43%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1711968      0.40%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  340396      0.08%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   59842      0.01%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  516132      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           428628324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3099                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       12855317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5858317                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52797912                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586574                       # Inst execution rate
system.cpu0.iew.exec_refs                    73467151                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5834101                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              121658794                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68846832                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            516783                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4276285                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6040951                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295346658                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67633050                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6067969                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            258962737                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1192429                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13507567                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5381875                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15696390                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1459227                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           93556                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          512                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26780784                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       341885                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           512                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1883993                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3974324                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196231810                       # num instructions consuming a value
system.cpu0.iew.wb_count                    246097959                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.796260                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156251495                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.557434                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246712506                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               332148239                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187495005                       # number of integer regfile writes
system.cpu0.ipc                              0.411452                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.411452                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026743      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188342216     71.06%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7908      0.00%     71.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2265      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1548      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69818439     26.34%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5829475      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            658      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             265030706                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3682                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7346                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3630                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3719                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3197678                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012065                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1938997     60.64%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     64      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1209447     37.82%     98.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                49144      1.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             267197959                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         962902165                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    246094329                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        408360141                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293608848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                265030706                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1737810                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113016698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1022097                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        362264                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56818134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    428628324                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618323                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.191477                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          294221755     68.64%     68.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69359275     16.18%     84.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32022274      7.47%     92.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15151413      3.53%     95.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10556627      2.46%     98.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2514781      0.59%     98.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2557678      0.60%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1930005      0.45%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             314516      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      428628324                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.600318                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu0.memDep0.conflictingLoads           650583                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           46514                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35448807                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3506112                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6948                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       268147594                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10120083                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              106727845                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70105520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2506065                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22599817                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17789577                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               805823                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206703536                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             160519183                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          122851617                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78949115                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2091591                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2849747                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23973269                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52746101                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3174                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206700362                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19941436                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            392346                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11761273                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        392345                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   391134581                       # The number of ROB reads
system.cpu0.rob.rob_writes                  315943045                       # The number of ROB writes
system.cpu0.timesIdled                         125838                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2995                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.833795                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19469092                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20105679                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3411985                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         35232704                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20779                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          28951                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8172                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38133066                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2062                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6400                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2620056                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18814749                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5731322                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         491616                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58463691                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88666413                       # Number of instructions committed
system.cpu1.commit.committedOps              88907678                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    226050789                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.393308                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.447223                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    197608403     87.42%     87.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14934402      6.61%     94.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2847959      1.26%     95.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2145183      0.95%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       705367      0.31%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       386524      0.17%     96.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       604258      0.27%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1087371      0.48%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5731322      2.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    226050789                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28742                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87279132                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20584283                       # Number of loads committed
system.cpu1.commit.membars                     363458                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       363458      0.41%      0.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65463997     73.63%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            247      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20590683     23.16%     97.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2488911      2.80%    100.00% # Class of committed instruction
=======
system.cpu0.memDep0.conflictingLoads           984786                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           55853                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68846832                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6040951                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5684                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       441483641                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2724290                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160564078                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137458134                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4592239                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40594867                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              27005816                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1248815                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            402112154                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             312341043                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239953608                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155417297                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2769816                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5381875                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37392955                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102495478                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3147                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       402109007                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      29277252                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            509885                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21600616                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        509859                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   692584185                       # The number of ROB reads
system.cpu0.rob.rob_writes                  611440878                       # The number of ROB writes
system.cpu0.timesIdled                         124872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1728                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.690722                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37773449                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39066260                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6775308                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68035554                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26933                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          33757                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6824                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73618769                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1663                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8942                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5172407                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36979188                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11083761                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      112709675                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174821780                       # Number of instructions committed
system.cpu1.commit.committedOps             175101477                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    377389641                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.463981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.555496                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    320927272     85.04%     85.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29761464      7.89%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5574448      1.48%     94.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4411330      1.17%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1360136      0.36%     95.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       933588      0.25%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1184939      0.31%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2152703      0.57%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11083761      2.94%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    377389641                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37977                       # Number of function calls committed.
system.cpu1.commit.int_insts                172160067                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40474710                       # Number of loads committed
system.cpu1.commit.membars                     422794                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422794      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129408551     73.90%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40483652     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4785781      2.73%    100.00% # Class of committed instruction
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
<<<<<<< HEAD
system.cpu1.commit.op_class_0::total         88907678                       # Class of committed instruction
system.cpu1.commit.refs                      23079594                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88666413                       # Number of Instructions Simulated
system.cpu1.committedOps                     88907678                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.697040                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.697040                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            136953641                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               796039                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17144562                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             161144309                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14974929                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 78646421                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2621816                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2547312                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3275826                       # Number of cycles decode is unblocking
=======
system.cpu1.commit.op_class_0::total        175101477                       # Class of committed instruction
system.cpu1.commit.refs                      45269433                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174821780                       # Number of Instructions Simulated
system.cpu1.committedOps                    175101477                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.289463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.289463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            201004113                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1610771                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33594327                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314386901                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28895153                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156372417                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5173445                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5118401                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              6073056                       # Number of cycles decode is unblocking
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.fetch.Branches                   38133066                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10548079                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    220277344                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               145640                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles          135                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     182082774                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6827490                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.159461                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12781400                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19489871                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.761417                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236472633                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.772485                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.967639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               120936890     51.14%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65171296     27.56%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37120944     15.70%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11318916      4.79%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  839835      0.36%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  824366      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  113883      0.05%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   34757      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  111746      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236472633                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2664193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2866725                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26177857                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.536989                       # Inst execution rate
system.cpu1.iew.exec_refs                    36304725                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2557725                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               80518105                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34387248                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            173997                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1770279                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2623393                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147286410                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33747000                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3059004                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128413957                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                634676                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7995982                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2621816                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9160865                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       726628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           43876                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          124                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13802965                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       128082                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           124                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       951883                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1914842                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98086380                       # num instructions consuming a value
system.cpu1.iew.wb_count                    121778137                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.794029                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77883464                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.509240                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122095127                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164390257                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93166346                       # number of integer regfile writes
system.cpu1.ipc                              0.370777                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.370777                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           365124      0.28%      0.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             93697901     71.27%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 297      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            34856308     26.51%     98.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2552949      1.94%    100.00% # Type of FU issued
=======
system.cpu1.fetch.Branches                   73618769                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20094855                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    366841249                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               235455                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     352692477                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13552692                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.183933                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23900563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37800382                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.881185                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         397518184                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.889600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.982977                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173501297     43.65%     43.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126816853     31.90%     75.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71352235     17.95%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22064361      5.55%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1740093      0.44%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590988      0.40%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  281920      0.07%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   52533      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  117904      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           397518184                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2729791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5649327                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51257620                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.628638                       # Inst execution rate
system.cpu1.iew.exec_refs                    70678013                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4920934                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              121156221                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67059279                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            199557                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3503440                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5008395                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          287657925                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65757079                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6061707                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251611180                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1182473                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11600968                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5173445                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13776719                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1402206                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           86243                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26584569                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       213672                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           193                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1841391                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3807936                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192366928                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238965321                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.795800                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153085609                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.597043                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239578579                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               322383928                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183190556                       # number of integer regfile writes
system.cpu1.ipc                              0.436784                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.436784                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423670      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184419974     71.57%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 320      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67913518     26.36%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4915023      1.91%    100.00% # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
<<<<<<< HEAD
system.cpu1.iq.FU_type_0::total             131472961                       # Type of FU issued
=======
system.cpu1.iq.FU_type_0::total             257672887                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu1.iq.fu_busy_cnt                    1686671                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012829                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1057365     62.69%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                626784     37.16%     99.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2522      0.15%    100.00% # attempts to use FU when none available
=======
system.cpu1.iq.fu_busy_cnt                    3116661                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012095                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1941159     62.28%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1172683     37.63%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2819      0.09%    100.00% # attempts to use FU when none available
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
<<<<<<< HEAD
system.cpu1.iq.int_alu_accesses             132794508                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         501651244                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    121778137                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        205665260                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 146688049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                131472961                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             598361                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58378732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           546018                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        106745                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29601870                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236472633                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.555975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.156119                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          170718041     72.19%     72.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33406032     14.13%     86.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15702879      6.64%     92.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7591838      3.21%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5261823      2.23%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1242105      0.53%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1379773      0.58%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1011934      0.43%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             158208      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236472633                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.549781                       # Inst issue rate
=======
system.cpu1.iq.int_alu_accesses             260365878                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         916991935                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238965321                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        400214564                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 286968686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257672887                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             689239                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112556448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1011316                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        118131                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56349305                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    397518184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.648204                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.219036                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          268330278     67.50%     67.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65316112     16.43%     83.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31448252      7.91%     91.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14798293      3.72%     95.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10389781      2.61%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2454494      0.62%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2545370      0.64%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1923254      0.48%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             312350      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      397518184                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.643783                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu1.memDep0.conflictingLoads           569254                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           59566                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34387248                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2623393                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1666                       # number of misc regfile reads
system.cpu1.numCycles                       239136826                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    39039342                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              105659366                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67377129                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2499692                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18990164                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17236175                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               812413                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            199487962                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155145353                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          119662828                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 76657342                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1013294                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2621816                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22218028                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                52285699                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       199487962                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10325917                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            162919                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11345162                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        162949                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   367680800                       # The number of ROB reads
system.cpu1.rob.rob_writes                  305194167                       # The number of ROB writes
system.cpu1.timesIdled                          26482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.982762                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19571390                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20390526                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3445059                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         35325524                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             20102                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26343                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6241                       # Number of indirect misses.
system.cpu2.branchPred.lookups               38220025                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1968                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6463                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2635038                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18622166                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5729888                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         340990                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58247070                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            87897623                       # Number of instructions committed
system.cpu2.commit.committedOps              88063622                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    221248494                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.398030                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.458560                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    193241878     87.34%     87.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14648219      6.62%     93.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2803022      1.27%     95.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2122705      0.96%     96.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       674365      0.30%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       350472      0.16%     96.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       593295      0.27%     96.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1084650      0.49%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5729888      2.59%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    221248494                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28685                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86552801                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20374888                       # Number of loads committed
system.cpu2.commit.membars                     250494                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250494      0.28%      0.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        65040451     73.86%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            217      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20381351     23.14%     97.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2390727      2.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88063622                       # Class of committed instruction
system.cpu2.commit.refs                      22772078                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   87897623                       # Number of Instructions Simulated
system.cpu2.committedOps                     88063622                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.666034                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.666034                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            132652716                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               814122                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17142457                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             160076476                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15006420                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78120815                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2636810                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2578282                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3236854                       # Number of cycles decode is unblocking
=======
system.cpu1.memDep0.conflictingLoads           746026                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           55804                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67059279                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5008395                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    876                       # number of misc regfile reads
system.cpu1.numCycles                       400247975                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    43871467                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158202638                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133075034                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4589402                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36737008                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26251376                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1262347                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            389837649                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             303010095                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234187895                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152235515                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1416264                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5173445                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35081246                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101112861                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       389837649                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10088332                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            183090                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20797205                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        183092                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   654112716                       # The number of ROB reads
system.cpu1.rob.rob_writes                  595810369                       # The number of ROB writes
system.cpu1.timesIdled                          25195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.fetch.Branches                   38220025                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10360547                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    215636890                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               126315                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     181501051                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6893662                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.163098                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12569745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19591492                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.774527                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         231653615                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.787090                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.975831                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               116655761     50.36%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                64783940     27.97%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                36890484     15.92%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11280479      4.87%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  868900      0.38%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  802210      0.35%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  254733      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   25981      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   91127      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           231653615                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2684420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2881087                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                25982985                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.544151                       # Inst execution rate
system.cpu2.iew.exec_refs                    35996732                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2462827                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               80567329                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34122055                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            151488                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1779040                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2544378                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          146226457                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33533905                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3063963                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127515277                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                635187                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7791211                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2636810                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8968391                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       730183                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           42595                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13747167                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       147188                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           135                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       942328                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1938759                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 97659541                       # num instructions consuming a value
system.cpu2.iew.wb_count                    120870417                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792731                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77417726                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.515795                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121187487                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163197237                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92624439                       # number of integer regfile writes
system.cpu2.ipc                              0.375089                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.375089                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252160      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93236071     71.40%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 253      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34632497     26.52%     98.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2457877      1.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             130579240                       # Type of FU issued
=======
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu2.iq.fu_busy_cnt                    1693972                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012973                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1059235     62.53%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     62.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                634132     37.43%     99.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  605      0.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             132021052                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         495042560                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    120870417                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        204389421                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 145753922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                130579240                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             472535                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       58162835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           536493                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        131545                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29373090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    231653615                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.563683                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.163479                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          166608444     71.92%     71.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32740688     14.13%     86.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15666164      6.76%     92.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7658889      3.31%     96.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5227473      2.26%     98.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1211522      0.52%     98.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1380790      0.60%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             999845      0.43%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             159800      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      231653615                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.557226                       # Inst issue rate
=======
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu2.memDep0.conflictingLoads           342090                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           31416                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34122055                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2544378                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1666                       # number of misc regfile reads
system.cpu2.numCycles                       234338035                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    43838135                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              105700256                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66899045                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2553857                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19027571                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              17214884                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               822901                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            198067924                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             154060466                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          118957251                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76074318                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                764236                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2636810                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             21970882                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                52058206                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       198067924                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6243778                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            140454                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11136438                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        140458                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   361819548                       # The number of ROB reads
system.cpu2.rob.rob_writes                  303057067                       # The number of ROB writes
system.cpu2.timesIdled                          26456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.522856                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19348660                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20045677                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3497004                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34880060                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20522                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          25778                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            5256                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37781998                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2094                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6491                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2661770                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18516335                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5701956                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         290593                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       59064613                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87627377                       # Number of instructions committed
system.cpu3.commit.committedOps              87768076                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    220564580                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.397925                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.454641                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    192509136     87.28%     87.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14630310      6.63%     93.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2868268      1.30%     95.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2204861      1.00%     96.21% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       686580      0.31%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       361296      0.16%     96.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       597012      0.27%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1005161      0.46%     97.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5701956      2.59%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    220564580                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28977                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86292919                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20234721                       # Number of loads committed
system.cpu3.commit.membars                     212477                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       212477      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64846347     73.88%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            235      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20241212     23.06%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2467423      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87768076                       # Class of committed instruction
system.cpu3.commit.refs                      22708635                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87627377                       # Number of Instructions Simulated
system.cpu3.committedOps                     87768076                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.667330                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.667330                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            131053487                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               839101                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17157580                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             160669398                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15210072                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 78964580                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2663643                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2690827                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3191214                       # Number of cycles decode is unblocking
=======
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.fetch.Branches                   37781998                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10438467                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    214862329                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               127035                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     181237682                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6997754                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.161647                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12721711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19369182                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.775411                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         231082996                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.785979                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.965047                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               115931930     50.17%     50.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65220833     28.22%     78.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36636568     15.85%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11379713      4.92%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  918210      0.40%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  807948      0.35%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   98224      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   25162      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   64408      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           231082996                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2648130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2911534                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25989606                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.547040                       # Inst execution rate
system.cpu3.iew.exec_refs                    36071417                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2541299                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               79778187                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34184560                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            103362                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1812867                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2587718                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146748107                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33530118                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3127928                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127860188                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                632569                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7762623                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2663643                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8924070                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       725630                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           45942                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13949839                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       113804                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       930483                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1981051                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97558742                       # num instructions consuming a value
system.cpu3.iew.wb_count                    121165653                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.794604                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77520600                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.518398                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121487131                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163709496                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92861424                       # number of integer regfile writes
system.cpu3.ipc                              0.374907                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.374907                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214251      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93604804     71.46%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 240      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34631929     26.44%     98.06% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2536510      1.94%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130988116                       # Type of FU issued
=======
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
<<<<<<< HEAD
system.cpu3.iq.fu_busy_cnt                    1694470                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012936                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1059360     62.52%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     62.52% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                632962     37.35%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2148      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132468335                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         495294421                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    121165653                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        205728269                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 146399391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130988116                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             348716                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58980031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           540723                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         58123                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29690734                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    231082996                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.566844                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.164395                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          165628615     71.67%     71.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           33044185     14.30%     85.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15882833      6.87%     92.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7585427      3.28%     96.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5169786      2.24%     98.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1223212      0.53%     98.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1376634      0.60%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1011456      0.44%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             160848      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      231082996                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.560422                       # Inst issue rate
=======
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
<<<<<<< HEAD
system.cpu3.memDep0.conflictingLoads           396837                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           37503                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34184560                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2587718                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1774                       # number of misc regfile reads
system.cpu3.numCycles                       233731126                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    44444362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              104823859                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66658310                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2548955                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19244284                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              17137016                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               817797                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            199042479                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             154734780                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          119580958                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76864002                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                983825                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2663643                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             22053962                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52922648                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       199042479                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5433246                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             91614                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 11014319                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         91672                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   361684198                       # The number of ROB reads
system.cpu3.rob.rob_writes                  304214330                       # The number of ROB writes
system.cpu3.timesIdled                          26241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          4782740                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                77176                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5331132                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                112                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              25849752                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11453908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21982374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2904370                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       926066                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10425754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7479216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22490253                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8405282                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11145010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       879062                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9650198                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            41814                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11461                       # Transaction distribution
system.membus.trans_dist::ReadExReq            253286                       # Transaction distribution
system.membus.trans_dist::ReadExResp           252782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11145010                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1538                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33380166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33380166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    785718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               785718976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            48104                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11453109                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11453109    100.00%    100.00% # Request fanout histogram
=======
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7245823                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                77166                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7878785                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              21224555                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13418504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26311542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1303012                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       418493                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11201836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7252046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22401308                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7670539                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13078714                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       844602                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12048773                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           107279                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3944                       # Transaction distribution
system.membus.trans_dist::ReadExReq            226676                       # Transaction distribution
system.membus.trans_dist::ReadExResp           226264                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13078714                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1552                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39616520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39616520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    905573248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               905573248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           105624                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13418165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13418165    100.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
<<<<<<< HEAD
system.membus.snoop_fanout::total            11453109                       # Request fanout histogram
system.membus.respLayer1.occupancy        59020271645                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27836080333                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1838                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          920                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    23875290.760870                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   120582152.904699                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          920    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1973863000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            920                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   117168557000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21965267500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10333295                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10333295                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10333295                       # number of overall hits
system.cpu2.icache.overall_hits::total       10333295                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27252                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27252                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27252                       # number of overall misses
system.cpu2.icache.overall_misses::total        27252                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2046518999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2046518999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2046518999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2046518999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10360547                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10360547                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10360547                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10360547                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002630                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002630                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002630                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002630                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 75096.103002                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 75096.103002                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 75096.103002                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 75096.103002                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4043                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.197368                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets    75.666667                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25175                       # number of writebacks
system.cpu2.icache.writebacks::total            25175                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2077                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2077                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2077                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2077                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25175                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25175                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25175                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25175                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1878016499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1878016499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1878016499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1878016499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002430                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002430                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002430                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002430                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 74598.470665                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74598.470665                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 74598.470665                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74598.470665                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25175                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10333295                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10333295                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27252                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27252                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2046518999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2046518999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10360547                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10360547                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002630                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002630                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 75096.103002                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 75096.103002                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2077                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2077                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25175                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25175                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1878016499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1878016499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002430                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002430                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 74598.470665                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74598.470665                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10481768                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25207                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           415.827667                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20746269                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20746269                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21574569                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21574569                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21574569                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21574569                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10528394                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10528394                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10528394                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10528394                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 881009855807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 881009855807                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 881009855807                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 881009855807                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32102963                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32102963                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32102963                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32102963                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.327957                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.327957                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.327957                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.327957                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83679.415475                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83679.415475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83679.415475                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83679.415475                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     40439440                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        61221                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           771675                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            807                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.404756                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.862454                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2675589                       # number of writebacks
system.cpu2.dcache.writebacks::total          2675589                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7823664                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7823664                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7823664                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7823664                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2704730                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2704730                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2704730                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2704730                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 238135145093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 238135145093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 238135145093                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 238135145093                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.084252                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.084252                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.084252                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.084252                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 88043.961909                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88043.961909                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 88043.961909                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88043.961909                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2675577                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     19866570                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       19866570                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9928033                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9928033                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 814544467000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 814544467000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29794603                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29794603                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.333216                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.333216                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82044.899226                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82044.899226                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7306245                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7306245                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2621788                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2621788                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 230445381000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 230445381000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087995                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 87896.268119                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87896.268119                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1707999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1707999                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       600361                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       600361                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  66465388807                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  66465388807                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2308360                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2308360                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.260081                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.260081                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110709.038074                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110709.038074                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       517419                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       517419                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82942                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82942                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7689764093                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7689764093                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035931                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035931                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 92712.547238                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 92712.547238                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82057                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82057                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1497                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1497                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     50036500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     50036500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.017917                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017917                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 33424.515698                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33424.515698                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          600                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          600                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          897                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          897                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     16316500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     16316500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.010736                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.010736                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18190.078038                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18190.078038                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79136                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79136                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3077                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3077                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     24743500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     24743500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82213                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82213                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.037427                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037427                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8041.436464                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8041.436464                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2996                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2996                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     21907500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     21907500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.036442                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.036442                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7312.249666                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7312.249666                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4335000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4335000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      4175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      4175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1269                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1269                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5194                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5194                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    150521500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    150521500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6463                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6463                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.803652                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.803652                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 28979.880631                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 28979.880631                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5194                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5194                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    145327500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    145327500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.803652                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.803652                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 27979.880631                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 27979.880631                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.858851                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24454039                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2699347                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.059242                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.858851                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964339                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67249703                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67249703                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1842                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          922                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    24152627.982646                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   124160463.840066                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          922    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   2017556000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            922                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   116865101500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  22268723000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10410836                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10410836                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10410836                       # number of overall hits
system.cpu3.icache.overall_hits::total       10410836                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27631                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27631                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27631                       # number of overall misses
system.cpu3.icache.overall_misses::total        27631                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2042097998                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2042097998                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2042097998                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2042097998                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10438467                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10438467                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10438467                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10438467                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002647                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002647                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002647                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002647                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 73906.047483                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 73906.047483                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 73906.047483                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 73906.047483                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5214                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    67.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets    55.333333                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25722                       # number of writebacks
system.cpu3.icache.writebacks::total            25722                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1909                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1909                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1909                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1909                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25722                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25722                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25722                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25722                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1886719000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1886719000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1886719000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1886719000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002464                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002464                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002464                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002464                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 73350.400435                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 73350.400435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 73350.400435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 73350.400435                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25722                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10410836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10410836                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27631                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27631                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2042097998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2042097998                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10438467                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10438467                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 73906.047483                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 73906.047483                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1909                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1909                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25722                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25722                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1886719000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1886719000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002464                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002464                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 73350.400435                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 73350.400435                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10651787                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25754                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           413.597383                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20902656                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20902656                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21614037                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21614037                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21614037                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21614037                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10610954                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10610954                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10610954                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10610954                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 883913340093                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 883913340093                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 883913340093                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 883913340093                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32224991                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32224991                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32224991                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32224991                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.329277                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.329277                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.329277                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.329277                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 83301.967014                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 83301.967014                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 83301.967014                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 83301.967014                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     40252036                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        61178                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           767503                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            820                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.445445                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.607317                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2677547                       # number of writebacks
system.cpu3.dcache.writebacks::total          2677547                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7905618                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7905618                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7905618                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7905618                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2705336                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2705336                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2705336                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2705336                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 237809904487                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 237809904487                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 237809904487                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 237809904487                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.083951                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083951                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.083951                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083951                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 87904.018017                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87904.018017                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 87904.018017                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87904.018017                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2677539                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19864221                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19864221                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9963198                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9963198                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 811364744500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 811364744500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29827419                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29827419                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.334028                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.334028                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 81436.175864                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81436.175864                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7347613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7347613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2615585                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2615585                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 229399279500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 229399279500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.087691                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.087691                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 87704.769488                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87704.769488                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1749816                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1749816                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       647756                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       647756                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  72548595593                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  72548595593                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2397572                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2397572                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.270172                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.270172                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 111999.882044                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 111999.882044                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       558005                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       558005                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89751                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89751                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8410624987                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8410624987                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037434                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037434                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 93710.654890                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 93710.654890                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69426                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69426                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1516                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1516                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48102500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48102500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        70942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.021370                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021370                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 31729.881266                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31729.881266                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          628                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          628                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          888                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          888                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16242500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16242500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.012517                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012517                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18291.103604                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18291.103604                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66540                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66540                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3122                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3122                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     25034000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25034000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69662                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69662                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.044816                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.044816                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8018.577835                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8018.577835                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3048                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3048                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     22133000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     22133000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043754                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043754                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7261.482940                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7261.482940                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4076500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4076500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3929500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3929500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1281                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1281                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5210                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5210                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    150298500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    150298500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6491                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6491                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.802650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.802650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 28848.080614                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 28848.080614                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5209                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5209                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    145088500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    145088500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.802496                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.802496                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 27853.426761                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 27853.426761                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.816566                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24470489                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2700272                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.062231                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.816566                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963018                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67444418                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67444418                       # Number of data accesses
system.cpu0.numPwrStateTransitions                524                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          262                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    19313635.496183                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   126520830.793759                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          262    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1453158000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            262                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   134073652000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5060172500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11864070                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11864070                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11864070                       # number of overall hits
system.cpu0.icache.overall_hits::total       11864070                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131659                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131659                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131659                       # number of overall misses
system.cpu0.icache.overall_misses::total       131659                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10023152988                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10023152988                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10023152988                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10023152988                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11995729                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11995729                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11995729                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11995729                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.010975                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010975                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.010975                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010975                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76129.645433                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76129.645433                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76129.645433                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76129.645433                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        37946                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              504                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.289683                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       121213                       # number of writebacks
system.cpu0.icache.writebacks::total           121213                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10446                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10446                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10446                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10446                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       121213                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       121213                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       121213                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       121213                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9250477489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9250477489                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9250477489                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9250477489                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010105                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010105                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010105                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010105                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76315.885994                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76315.885994                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76315.885994                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76315.885994                       # average overall mshr miss latency
system.cpu0.icache.replacements                121213                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11864070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11864070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10023152988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10023152988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11995729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11995729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.010975                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010975                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76129.645433                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76129.645433                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10446                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10446                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       121213                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       121213                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9250477489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9250477489                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010105                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010105                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76315.885994                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76315.885994                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11986689                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           121245                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            98.863368                       # Average number of references to valid blocks.
=======
system.membus.snoop_fanout::total            13418165                       # Request fanout histogram
system.membus.respLayer1.occupancy        68788353036                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32148694669                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                294                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          147                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9266792.517007                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19394950.247833                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          147    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    180931000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            147                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   220741737000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1362218500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22362715                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22362715                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22362715                       # number of overall hits
system.cpu0.icache.overall_hits::total       22362715                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       128496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       128496                       # number of overall misses
system.cpu0.icache.overall_misses::total       128496                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9723110990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9723110990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9723110990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9723110990                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22491211                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22491211                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22491211                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22491211                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005713                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005713                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75668.588828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75668.588828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75668.588828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75668.588828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        32085                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              369                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    86.951220                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       118448                       # number of writebacks
system.cpu0.icache.writebacks::total           118448                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10048                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10048                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10048                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10048                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       118448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       118448                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       118448                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       118448                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8992551490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8992551490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8992551490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8992551490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005266                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005266                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005266                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005266                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75919.825493                       # average overall mshr miss latency
system.cpu0.icache.replacements                118448                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22362715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22362715                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       128496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9723110990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9723110990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22491211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22491211                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005713                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005713                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75668.588828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75668.588828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10048                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10048                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       118448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       118448                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8992551490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8992551490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005266                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75919.825493                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75919.825493                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22482577                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           118480                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           189.758415                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu0.icache.tags.tag_accesses         24112671                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        24112671                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22788990                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22788990                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22788990                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22788990                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11079991                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11079991                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11079991                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11079991                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 918549403943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 918549403943                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 918549403943                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 918549403943                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33868981                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33868981                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33868981                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33868981                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327143                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327143                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82901.638092                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82901.638092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82901.638092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82901.638092                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     42585136                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        54929                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           815349                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            764                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.229335                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.896597                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2877071                       # number of writebacks
system.cpu0.dcache.writebacks::total          2877071                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8178301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8178301                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8178301                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8178301                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2901690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2901690                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2901690                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2901690                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 252384139707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 252384139707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 252384139707                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 252384139707                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085674                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085674                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085674                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085674                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86978.326323                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86978.326323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86978.326323                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86978.326323                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2877056                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20741262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20741262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10115578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10115578                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 828285128000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 828285128000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30856840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30856840                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.327823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.327823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81882.135455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81882.135455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7369221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7369221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2746357                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2746357                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 239507954500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 239507954500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 87209.330215                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87209.330215                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2047728                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2047728                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       964413                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       964413                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  90264275943                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  90264275943                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3012141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3012141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.320175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.320175                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 93595.042729                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 93595.042729                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       809080                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       809080                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155333                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155333                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12876185207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12876185207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051569                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051569                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82894.074067                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82894.074067                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       211126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       211126                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2682                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2682                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68261500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68261500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       213808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       213808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012544                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25451.715138                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25451.715138                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2220                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2220                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          462                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          462                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4566500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4566500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002161                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002161                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9884.199134                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9884.199134                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       208674                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208674                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3967                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3967                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     46049000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     46049000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       212641                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       212641                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018656                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 11608.016133                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11608.016133                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3841                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3841                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     42233000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     42233000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018063                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018063                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10995.313720                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10995.313720                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       654500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       654500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       629500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       629500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2262                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2262                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4513                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4513                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    148178999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    148178999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6775                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6775                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.666125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.666125                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32833.813206                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32833.813206                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4511                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4511                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    143665999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    143665999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.665830                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.665830                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31847.927067                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31847.927067                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.717566                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26123694                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2895471                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.022261                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.717566                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71499849                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71499849                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              762972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              719036                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              710318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6152                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              715199                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2940322                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14629                       # number of overall hits
system.l2.overall_hits::.cpu0.data             762972                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6108                       # number of overall hits
system.l2.overall_hits::.cpu1.data             719036                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5908                       # number of overall hits
system.l2.overall_hits::.cpu2.data             710318                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6152                       # number of overall hits
system.l2.overall_hits::.cpu3.data             715199                       # number of overall hits
system.l2.overall_hits::total                 2940322                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106583                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2106823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1984139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             19267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1966467                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             19570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1962853                       # number of demand (read+write) misses
system.l2.demand_misses::total                8185570                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106583                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2106823                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19868                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1984139                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            19267                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1966467                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            19570                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1962853                       # number of overall misses
system.l2.overall_misses::total               8185570                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8891646965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 236615710774                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1798224478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 225451433463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1760403479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 223397791924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1765251479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 222983287005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     922663749567                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8891646965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 236615710774                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1798224478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 225451433463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1760403479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 223397791924                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1765251479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 222983287005                       # number of overall miss cycles
system.l2.overall_miss_latency::total    922663749567                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          121212                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2869795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           25976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2703175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25175                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2676785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2678052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11125892                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         121212                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2869795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          25976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2703175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25175                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2676785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2678052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11125892                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.879311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.734137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.764860                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.734003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.765323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.734638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.760827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.732941                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.735723                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.879311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.734137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.764860                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.734003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.765323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.734638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.760827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.732941                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.735723                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83424.626488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112309.249887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90508.580532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113626.834341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91368.842010                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113603.631245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90201.915125                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113601.623252                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112718.326221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83424.626488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112309.249887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90508.580532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113626.834341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91368.842010                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113603.631245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90201.915125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113601.623252                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112718.326221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3251484                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    144348                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.525314                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3130369                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              879055                       # number of writebacks
system.l2.writebacks::total                    879055                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            483                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61611                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5467                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          47269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5681                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          44510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          46234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              216647                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           483                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61611                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5467                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         47269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5681                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         44510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         46234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             216647                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       106100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2045212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1936870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        13586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1921957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1916619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7968923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       106100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2045212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1936870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        13586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1921957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1916619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3863880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11832803                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7796632473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 211935381432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1203349983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 202923606622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1147535987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 201185745062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1181676485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 200740112171                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 828114040215                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7796632473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 211935381432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1203349983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 202923606622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1147535987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 201185745062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1181676485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 200740112171                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 330867389707                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1158981429922                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.875326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.712668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.554396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.716517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.539662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.718009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.551201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.715677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.716250                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.875326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.712668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.554396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.716517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.539662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.718009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.551201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.715677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.063537                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73483.812187                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 103625.140783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83560.168252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104768.831477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84464.594951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104677.547449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 83345.781140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104736.576321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103917.937244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73483.812187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 103625.140783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83560.168252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104768.831477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84464.594951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104677.547449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 83345.781140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104736.576321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85630.865790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97946.482327                       # average overall mshr miss latency
system.l2.replacements                       18476035                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1241749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1241749                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            7                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              7                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1241756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1241756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000006                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            7                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7892147                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7892147                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7892152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7892152                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3863880                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3863880                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 330867389707                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 330867389707                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85630.865790                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85630.865790                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1231                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1354                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1302                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1285                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5172                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           889                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           835                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           854                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           814                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3392                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3617500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       463000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       934499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       778500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5793499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2156                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2099                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8564                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.419340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.381453                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.396104                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.387804                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.396077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4069.178853                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   554.491018                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1094.261124                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   956.388206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1707.989092                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          889                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          833                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          850                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          812                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3384                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     17872495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     16797494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     17267985                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     16439996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     68377970                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.419340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.380539                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.394249                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.386851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.395142                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20104.043870                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20165.058824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20315.276471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20246.300493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20206.255910                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           123                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                550                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1004                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          449                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          404                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          412                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2269                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4084000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2188000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2049999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      1402000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9723999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1182                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          583                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2819                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.849408                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.770154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.766603                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.781784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.804895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4067.729084                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4873.051225                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5074.254950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3402.912621                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4285.587924                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            34                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          997                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          440                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          394                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          404                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2235                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20136000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9316000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8311500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      8428999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     46192499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.843486                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.754717                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.747628                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.766603                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.792834                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20196.589769                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21172.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21095.177665                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20863.858911                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20667.784787                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            35305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            18302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            20230                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90261                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         104457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          59327                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          55170                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          58471                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              277425                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12063831778                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8010483786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7309377263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7972141775                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35355834602                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       139762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        71594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.747392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.764238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.770595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.742951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.754516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 115490.888863                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 135022.566218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132488.259253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136343.516872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127442.856996                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15641                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3587                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2332                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         3540                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25100                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        88816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        55740                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        52838                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        54931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         252325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   9944459353                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7178896383                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6600659339                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7151330343                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30875345418                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.635480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.718031                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.738023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.697971                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686251                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111966.980645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 128792.543649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124922.581078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 130187.514209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122363.402033                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5908                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              32797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        19267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        19570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           165288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8891646965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1798224478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1760403479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1765251479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14215526401                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       121212                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        25976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25175                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         198085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.879311                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.764860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.765323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.760827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.834430                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83424.626488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90508.580532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91368.842010                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90201.915125                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86004.588361                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          483                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5467                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5681                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         17023                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       106100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        13586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       148265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7796632473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1203349983                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1147535987                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1181676485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11329194928                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.875326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.554396                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.539662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.551201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.748492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73483.812187                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83560.168252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84464.594951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 83345.781140                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76411.795960                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       727667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       700734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       693894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       694969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2817264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2002366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1924812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1911297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      1904382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7742857                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 224551878996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 217440949677                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 216088414661                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 215011145230                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 873092388564                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2730033                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2625546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2605191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2599351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10560121                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.733459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.733109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.733649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.732637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112143.274005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112967.370152                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113058.522386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112903.369823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112761.011674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45970                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        43682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        42178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        42694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       174524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1956396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1881130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1869119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1861688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7568333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 201990922079                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 195744710239                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 194585085723                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 193588781828                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 785909499869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.716620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.716472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.717459                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.716213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.716690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103246.439923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104056.981835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 104105.241947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103985.620484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103841.823539                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2144                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2156                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2049                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           43                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2146                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     37629998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       206999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       848499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       127999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     38813495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4193                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.488672                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.955556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.498838                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18365.055149                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4813.930233                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 28283.300000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5333.291667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18086.437558                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          606                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          617                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1443                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1529                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28097990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       809999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       480497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       428999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29817485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.344145                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.687500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.355416                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19471.926542                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20249.975000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20020.708333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19499.954545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19501.298234                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999121                       # Cycle average of tags in use
system.l2.tags.total_refs                    23480509                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18478863                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.270668                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.468356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.658198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.743150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.312402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.245794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.332328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.154593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.357485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.174106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.552710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.074112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.066341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.064916                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.005586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.065220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.274261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 180687799                       # Number of tag accesses
system.l2.tags.data_accesses                180687799                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6790464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     130946304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        921664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     123993984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        869504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     123032384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        907392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     122689664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    219307328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          729458688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6790464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       921664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       869504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       907392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9489024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     56259968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        56259968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         106101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2046036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1937406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          13586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1922381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1917026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3426677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11397792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       879062                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             879062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         48805271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        941153630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6624299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        891185048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6249408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        884273716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          6521721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        881810476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1576233017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5242856585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     48805271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6624299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6249408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      6521721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68200698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404358668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404358668                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404358668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        48805271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       941153630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6624299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       891185048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6249408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       884273716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         6521721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       881810476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1576233017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5647215254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    828664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    106101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2022931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1918463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     13586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1902389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14178.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1898118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3415541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000457882500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16543176                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             782735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11397792                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     879067                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11397792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   879067                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92084                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50403                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            370663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            380007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            373430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            392379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            604359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            819842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            804783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1369820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2004423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1521580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           836531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           354770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           366210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           374534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           363234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           369143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            47385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47618                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 506908479777                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56528540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            718890504777                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44836.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63586.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8917867                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  752765                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.84                       # Row buffer hit rate for writes
=======
system.cpu0.icache.tags.tag_accesses         45100870                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45100870                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44706231                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44706231                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44706231                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44706231                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20877353                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20877353                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20877353                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20877353                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1396432900221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1396432900221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1396432900221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1396432900221                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65583584                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65583584                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65583584                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65583584                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.318332                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.318332                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.318332                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.318332                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66887.449775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66887.449775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66887.449775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66887.449775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     67466421                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        67677                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1560667                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1077                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.229223                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    62.838440                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5576749                       # number of writebacks
system.cpu0.dcache.writebacks::total          5576749                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15159618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15159618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15159618                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15159618                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5717735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5717735                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5717735                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5717735                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 405666951292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 405666951292                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 405666951292                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 405666951292                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087182                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70948.889952                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5576697                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     41046256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       41046256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19187064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19187064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1266521076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1266521076000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60233320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60233320                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318546                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318546                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66009.113015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66009.113015                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13764811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13764811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5422253                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5422253                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 388107611000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 388107611000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090021                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71576.817054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71576.817054                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3659975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3659975                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1690289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1690289                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 129911824221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 129911824221                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5350264                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5350264                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76857.758774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76857.758774                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1394807                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1394807                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       295482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       295482                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17559340292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17559340292                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055228                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59426.091241                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59426.091241                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1368                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45524500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004025                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004025                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33278.143275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33278.143275                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1126                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          242                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000712                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15196.280992                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15196.280992                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2259                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     20801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     20801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339129                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006661                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9208.277999                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9208.277999                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2209                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18608500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18608500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006514                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006514                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8423.947488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8423.947488                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       331000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       331000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       315000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       315000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2472                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2472                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7178                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7178                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    343672999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    343672999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9650                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9650                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.743834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.743834                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 47878.656868                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 47878.656868                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7178                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7178                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    336494999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    336494999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.743834                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.743834                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 46878.656868                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 46878.656868                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.936002                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51119509                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5663654                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.025888                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.936002                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138208154                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138208154                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               12280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1710845                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1660090                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3386435                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              12280                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1710845                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3220                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1660090                       # number of overall hits
system.l2.overall_hits::total                 3386435                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            106167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3859440                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             21140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3668248                       # number of demand (read+write) misses
system.l2.demand_misses::total                7654995                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           106167                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3859440                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            21140                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3668248                       # number of overall misses
system.l2.overall_misses::total               7654995                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8668416500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 373124973461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1814299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 354914377467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     738522066928                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8668416500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 373124973461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1814299500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 354914377467                       # number of overall miss cycles
system.l2.overall_miss_latency::total    738522066928                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          118447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5570285                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5328338                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11041430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         118447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5570285                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5328338                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11041430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.896325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.692862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.867816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.688441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.693297                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.896325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.692862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.867816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.688441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.693297                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81648.878653                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96678.526797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85823.060549                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96753.103244                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96475.839230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81648.878653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96678.526797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85823.060549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96753.103244                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96475.839230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              32382                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       814                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.781327                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5164785                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              844602                       # number of writebacks
system.l2.writebacks::total                    844602                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          98856                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            375                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          76585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              176010                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         98856                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           375                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         76585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             176010                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3760584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3591663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7478985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3760584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3591663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6072140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13551125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7597297501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 330161714997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1588832002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 315203691498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 654551535998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7597297501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 330161714997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1588832002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 315203691498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 454710504471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1109262040469                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.894687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.675115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.852422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.674068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.677357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.894687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.675115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.852422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.674068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.227298                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71690.878818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87795.330459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76514.904984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87759.818084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87518.765715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71690.878818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87795.330459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76514.904984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87759.818084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74884.720127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81857.560938                       # average overall mshr miss latency
system.l2.replacements                       20307264                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1223731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1223731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1223731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1223731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8679651                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8679651                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8679653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8679653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6072140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6072140                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 454710504471                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 454710504471                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74884.720127                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74884.720127                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9398                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2652                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2690                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5342                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3667500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2851500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6519000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        12050                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        12118                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            24168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.220083                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.221984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.221036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1382.918552                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1060.037175                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1220.329465                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2681                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5322                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     53104485                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     53933979                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    107038464                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.219170                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.221241                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.220209                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.718667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20117.112645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20112.450958                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          382                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          213                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              595                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1846000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       451500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2297500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          484                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.789256                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.841897                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.807327                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4832.460733                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2119.718310                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3861.344538                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          381                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          212                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          593                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7748000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4191500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11939500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.787190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.837945                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.804613                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20335.958005                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19771.226415                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20134.064081                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            60517                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         153868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         104353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              258221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16023517000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11146315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27169832000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       214385                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            363437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.717718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.700111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.710497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104138.072894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106813.555911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105219.296649                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23117                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9379                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32496                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       130751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         225725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  13031454001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9602521500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22633975501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.609889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.637187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.621084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99666.189941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101106.845031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100272.346887                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         12280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       106167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        21140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           127307                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8668416500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1814299500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10482716000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       118447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         142807                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.896325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.867816                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81648.878653                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85823.060549                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82342.023612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          194                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          375                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7597297501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1588832002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9186129503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.894687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.852422                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.887478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71690.878818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76514.904984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72481.256632                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1650328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1615391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3265719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3705572                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3563895                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7269467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 357101456461                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 343768062467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 700869518928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5355900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5179286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10535186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.691867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.688105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.690018                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96368.780977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96458.527108                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96412.779496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        75739                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       142945                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3629833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3496689                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7126522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 317130260996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 305601169998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 622731430994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.677726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.675130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.676450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87367.727660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87397.297843                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87382.236524                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2224                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2285                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2070                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           89                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2159                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     39949500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       170000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     40119500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4294                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          150                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4444                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.482068                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.593333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.485824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19299.275362                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1910.112360                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18582.445577                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          613                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          618                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1457                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           84                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1541                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     28402990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1597999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30000989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.339311                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.560000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.346760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19494.159231                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19023.797619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19468.519792                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999429                       # Cycle average of tags in use
system.l2.tags.total_refs                    26616568                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20310220                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.310501                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.144858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.572464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.262677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.179226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.807838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.032367                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.392888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.106372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.375506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 188106500                       # Number of tag accesses
system.l2.tags.data_accesses                188106500                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6782336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     240780544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1328960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     229928256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    372698496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          851518592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6782336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1328960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8111296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54054528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54054528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3762196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3592629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5823414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13304978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       844602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             844602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30536764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1084089401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          5983504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1035228101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1678036283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3833874053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30536764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      5983504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36520268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      243374900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            243374900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      243374900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30536764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1084089401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         5983504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1035228101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1678036283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4077248953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    806702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3729353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3565221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5803209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001008139500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49504                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49504                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23089645                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             761240                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13304978                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     844604                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13304978                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   844604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80456                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 37902                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            463486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            701872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            909037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            872033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1815957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2152833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1589423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            743395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            476426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           617555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           493811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           471641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           476326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           469273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           470710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 367953096743                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                66122610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            615912884243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27823.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46573.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11288306                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  729989                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.49                       # Row buffer hit rate for writes
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.readPktSize::6              11397792                       # Read request sizes (log2)
=======
system.mem_ctrls.readPktSize::6              13304978                       # Read request sizes (log2)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
<<<<<<< HEAD
system.mem_ctrls.writePktSize::6               879067                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  539934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  807578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1065298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1162035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1098602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1018477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  949361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  861893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  763968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  670485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 621008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 629945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 421534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 256061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 186718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 125705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  73976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  36221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  11673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5236                       # What read queue length does an incoming req see
=======
system.mem_ctrls.writePktSize::6               844604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1926134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2075696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1923758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1674941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1485983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1172853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  888162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  653682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  472939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  335437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 231975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  97824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  56196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  32535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   9364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     56                       # What read queue length does an incoming req see
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
<<<<<<< HEAD
system.mem_ctrls.wrQLenPdf::15                   3313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  42211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  45806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  47311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  45955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2463747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    315.212002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   179.287992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.812019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       974216     39.54%     39.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       550702     22.35%     61.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       196909      7.99%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175399      7.12%     77.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        80573      3.27%     80.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        58278      2.37%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        45327      1.84%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35405      1.44%     85.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       346938     14.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2463747                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     221.007917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    125.058890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    364.155907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         45650     89.24%     89.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         5105      9.98%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          306      0.60%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           41      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            8      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            7      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           14      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.199101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.184978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.712836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46897     91.68%     91.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              474      0.93%     92.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2271      4.44%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1047      2.05%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              342      0.67%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               94      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51155                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              723565312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5893376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                53034560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               729458688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56260288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5200.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       381.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5242.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    404.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    40.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  139133752000                       # Total gap between requests
system.mem_ctrls.avgGap                      11333.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6790464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    129467584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       921664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    122781632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       869504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    121752896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       907392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    121479552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    218594624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     53034560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48805270.928206242621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 930525589.052574276924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6624298.608279828914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 882471479.823369622231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 6249407.741968596354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 875077619.964367508888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 6521721.107436387800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 873113007.829379439354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1571110582.100041389465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 381176613.167849779129                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       106101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2046036                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1937406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        13586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1922381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14178                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1917026                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3426677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       879067                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3406903000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 126840866000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    600093742                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 122280734610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    578234216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 121178703474                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    588042646                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 120934665399                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 222482261690                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3590609564880                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32110.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61993.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41670.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63115.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42561.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63035.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     41475.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63084.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64926.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4084568.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8962028040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4763446050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         44199634500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2069087940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10983616800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62090413500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1140724320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       134208951150                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        964.603335                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2265329080                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4646200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 132222295420                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8629082700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4586473815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36523120620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2256543360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10983616800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61524596160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1617202080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       126120635535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        906.469983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3387075805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4646200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131100548695                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1796                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21764027.252503                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99203204.349473                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          899    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1795832500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119567964000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19565860500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10520417                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10520417                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10520417                       # number of overall hits
system.cpu1.icache.overall_hits::total       10520417                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27662                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27662                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27662                       # number of overall misses
system.cpu1.icache.overall_misses::total        27662                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2064333999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2064333999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2064333999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2064333999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10548079                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10548079                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10548079                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10548079                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002622                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002622                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002622                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002622                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74627.069590                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74627.069590                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74627.069590                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74627.069590                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4369                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          768                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    60.680556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          384                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        25976                       # number of writebacks
system.cpu1.icache.writebacks::total            25976                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1686                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1686                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1686                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1686                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        25976                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        25976                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        25976                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        25976                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1918674499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1918674499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1918674499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1918674499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002463                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002463                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002463                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002463                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73863.354597                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73863.354597                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73863.354597                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73863.354597                       # average overall mshr miss latency
system.cpu1.icache.replacements                 25976                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10520417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10520417                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2064333999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2064333999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10548079                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10548079                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002622                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002622                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74627.069590                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74627.069590                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1686                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1686                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        25976                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        25976                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1918674499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1918674499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73863.354597                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73863.354597                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10839806                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26008                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           416.787373                       # Average number of references to valid blocks.
=======
system.mem_ctrls.wrQLenPdf::15                   4899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2012919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    446.117218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.316116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.109763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       566823     28.16%     28.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       310352     15.42%     43.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       217532     10.81%     54.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       192027      9.54%     63.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        77194      3.83%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        55596      2.76%     70.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43756      2.17%     72.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        35901      1.78%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       513738     25.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2012919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     267.138878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    146.440911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.776211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41437     83.70%     83.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         7042     14.23%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          834      1.68%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          107      0.22%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           29      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           11      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            5      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           15      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49504                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.295592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.276483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.826891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43005     86.87%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              950      1.92%     88.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3719      7.51%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1284      2.59%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              392      0.79%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              116      0.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49504                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              846369408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5149184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51628608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               851518592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54054656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3810.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       232.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3833.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    243.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  222103893000                       # Total gap between requests
system.mem_ctrls.avgGap                      15696.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6782336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    238678592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1328960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    228174144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    371405376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51628608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30536763.673261098564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1074625580.002333641052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 5983504.422549556941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1027330393.492249131203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1672214144.785908460617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 232452447.250539839268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3762196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3592629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5823414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       844604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3215908802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 174303603681                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    728019723                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 166319752911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 271345599126                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5486146827909                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30346.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46330.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35059.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46294.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46595.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6495525.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4763879400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2532054360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30124638180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2005993800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17532606000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94037139090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6098749440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157095060270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        707.304199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14589696217                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7416500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200097759283                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9608397960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5106973245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         64298448900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2204964540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17532606000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      96887747850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3698236800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       199337375295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        897.495836                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8380633845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7416500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 206306821655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1088                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    40330715.596330                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   167948756.905309                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          545    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2087897000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   200123715500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21980240000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20068804                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20068804                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20068804                       # number of overall hits
system.cpu1.icache.overall_hits::total       20068804                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26051                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26051                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26051                       # number of overall misses
system.cpu1.icache.overall_misses::total        26051                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2020918000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2020918000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2020918000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2020918000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20094855                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20094855                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20094855                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20094855                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001296                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001296                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77575.448159                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77575.448159                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77575.448159                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77575.448159                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          380                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24360                       # number of writebacks
system.cpu1.icache.writebacks::total            24360                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1691                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1691                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1691                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24360                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24360                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24360                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1889874000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1889874000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1889874000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1889874000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001212                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001212                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77581.034483                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24360                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20068804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20068804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26051                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2020918000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2020918000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20094855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20094855                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77575.448159                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77575.448159                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1691                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24360                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1889874000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1889874000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001212                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77581.034483                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77581.034483                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20481579                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           839.684282                       # Average number of references to valid blocks.
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
<<<<<<< HEAD
system.cpu1.icache.tags.tag_accesses         21122134                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21122134                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21791369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21791369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21791369                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21791369                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10577282                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10577282                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10577282                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10577282                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 887707803490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 887707803490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 887707803490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 887707803490                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32368651                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32368651                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32368651                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32368651                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.326775                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.326775                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.326775                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.326775                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83925.889798                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83925.889798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83925.889798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83925.889798                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     40460410                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        51781                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           768313                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            784                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.661363                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    66.047194                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2702089                       # number of writebacks
system.cpu1.dcache.writebacks::total          2702089                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7846467                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7846467                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7846467                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7846467                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2730815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2730815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2730815                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2730815                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 240341133430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 240341133430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 240341133430                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 240341133430                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084366                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084366                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084366                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084366                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88010.770935                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88010.770935                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88010.770935                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88010.770935                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2702081                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20046718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20046718                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9953114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9953114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 816428627500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 816428627500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     29999832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     29999832                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.331772                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.331772                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82027.456683                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82027.456683                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7311286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7311286                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2641828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2641828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 231915852500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 231915852500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87786.128582                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87786.128582                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1744651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1744651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       624168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       624168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71279175990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71279175990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2368819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2368819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.263493                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.263493                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114198.702897                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114198.702897                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       535181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       535181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        88987                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        88987                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8425280930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8425280930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037566                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037566                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94679.907515                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94679.907515                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       119835                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       119835                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1396                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1396                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46987500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46987500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       121231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       121231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011515                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011515                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33658.667622                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33658.667622                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          580                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          580                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          816                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          816                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15507500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006731                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19004.289216                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19004.289216                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       117305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       117305                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2658                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2658                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     24835000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     24835000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       119963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       119963                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.022157                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.022157                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9343.491347                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9343.491347                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2598                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2598                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     22364000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22364000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021657                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021657                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8608.160123                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8608.160123                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3729500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3729500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3602500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3602500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1281                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1281                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5119                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5119                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    155749500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    155749500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6400                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6400                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.799844                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.799844                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30425.766751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30425.766751                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5119                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5119                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    150630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    150630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.799844                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.799844                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29425.766751                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29425.766751                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.160762                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24772949                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2725315                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.089940                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.160762                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.973774                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973774                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67957777                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67957777                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 139133824500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10823714                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2120811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9888559                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        17596986                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6155704                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           46959                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12024                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58983                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          459                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          459                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           389932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          389933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        198085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10625638                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4302                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4302                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       363638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8665066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        77928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8147718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8069211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        77166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8073045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33549297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15515264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    367798592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3324928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    345935232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3222400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    342551232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3292416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    342757568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1424397632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        24767571                       # Total snoops (count)
system.tol2bus.snoopTraffic                  61905984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         35955570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.366430                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.656838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               25389025     70.61%     70.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8807766     24.50%     95.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1032895      2.87%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 601882      1.67%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 124002      0.34%    100.00% # Request fanout histogram
=======
system.cpu1.icache.tags.tag_accesses         40214070                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40214070                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43186387                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43186387                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43186387                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43186387                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20262635                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20262635                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20262635                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20262635                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1351160448215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1351160448215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1351160448215                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1351160448215                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63449022                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63449022                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63449022                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63449022                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.319353                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.319353                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.319353                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.319353                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66682.366248                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66682.366248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66682.366248                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66682.366248                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     63765902                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        66238                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1489131                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1085                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    42.820881                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.048848                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5328420                       # number of writebacks
system.cpu1.dcache.writebacks::total          5328420                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14792272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14792272                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14792272                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14792272                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5470363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5470363                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5470363                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5470363                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 386425562142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 386425562142                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 386425562142                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 386425562142                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086217                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086217                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086217                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086217                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70639.839101                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5328355                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39877020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39877020                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     18924717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18924717                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1245425557500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1245425557500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58801737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58801737                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.321839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.321839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65809.467983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65809.467983                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13680191                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13680191                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5244526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5244526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 374107905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 374107905500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089190                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 71333.025234                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71333.025234                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3309367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3309367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1337918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1337918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105734890715                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105734890715                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4647285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4647285                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287892                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287892                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79029.425357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79029.425357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1112081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1112081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       225837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       225837                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12317656642                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12317656642                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048595                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54542.243485                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54542.243485                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137850                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          811                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     45756000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     45756000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005849                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005849                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56419.235512                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56419.235512                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          504                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          504                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003635                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003635                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 45946.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45946.428571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136518                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1941                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1941                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14057000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14057000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014019                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014019                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7242.143225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7242.143225                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1904                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12163000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12163000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013751                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013751                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6388.130252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6388.130252                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       280500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       280500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       270500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1840                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7102                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7102                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    340166999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    340166999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8942                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.794229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.794229                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 47897.352718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 47897.352718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7102                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7102                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    333064999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    333064999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.794229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.794229                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 46897.352718                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 46897.352718                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.573970                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48952740                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5416768                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.037260                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.573970                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986687                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986687                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132886910                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132886910                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 222103955500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10809245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2068333                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9824008                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19462663                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10101175                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          126030                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4087                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         130117                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           26                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           409574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          409574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        142807                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10666437                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       355343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16892747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16150755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33471925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15161344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    713402240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3118080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    682025280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1413706944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30691067                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65409088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41761917                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.228520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.443103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32636981     78.15%     78.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8706443     20.85%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 418493      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
<<<<<<< HEAD
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35955570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22416952310                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4081316506                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40640788                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4082391347                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41320593                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4370866185                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         182129739                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4119969073                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          41739582                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6004                       # Layer occupancy (ticks)
=======
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41761917                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22254196370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8543756050                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         177792757                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8177133472                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36742095                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
>>>>>>> 6be7a0502e78ebf80a09b838e3e9c0d652379c93
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
