{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606524476769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606524476769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:47:56 2020 " "Processing started: Fri Nov 27 21:47:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606524476769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524476769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP -c IP " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP -c IP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524476769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606524477402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606524477402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anxi4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anxi4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anxi4-arch_1 " "Found design unit 1: anxi4-arch_1" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606524493741 ""} { "Info" "ISGN_ENTITY_NAME" "1 anxi4 " "Found entity 1: anxi4" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606524493741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ANXI4 " "Elaborating entity \"ANXI4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606524493784 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_CLK ANXI4.vhd(20) " "VHDL Signal Declaration warning at ANXI4.vhd(20): used implicit default value for signal \"o_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606524493786 "|ANXI4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_BUFFER ANXI4.vhd(62) " "VHDL Process Statement warning at ANXI4.vhd(62): signal \"i_BUFFER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606524493786 "|ANXI4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_BUFFER ANXI4.vhd(69) " "VHDL Process Statement warning at ANXI4.vhd(69): signal \"i_BUFFER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1606524493790 "|ANXI4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_TLAST ANXI4.vhd(45) " "VHDL Process Statement warning at ANXI4.vhd(45): inferring latch(es) for signal or variable \"o_TLAST\", which holds its previous value in one or more paths through the process" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606524493791 "|ANXI4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_TVALID ANXI4.vhd(45) " "VHDL Process Statement warning at ANXI4.vhd(45): inferring latch(es) for signal or variable \"o_TVALID\", which holds its previous value in one or more paths through the process" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606524493791 "|ANXI4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_TDATA ANXI4.vhd(45) " "VHDL Process Statement warning at ANXI4.vhd(45): inferring latch(es) for signal or variable \"o_TDATA\", which holds its previous value in one or more paths through the process" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606524493791 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[0\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[0\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493792 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[1\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[1\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493792 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[2\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[2\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493792 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[3\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[3\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493792 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[4\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[4\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493792 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[5\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[5\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493793 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[6\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[6\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493793 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TDATA\[7\] ANXI4.vhd(45) " "Inferred latch for \"o_TDATA\[7\]\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493793 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TVALID ANXI4.vhd(45) " "Inferred latch for \"o_TVALID\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493793 "|ANXI4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_TLAST ANXI4.vhd(45) " "Inferred latch for \"o_TLAST\" at ANXI4.vhd(45)" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524493793 "|ANXI4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "o_TVALID\$latch " "Latch o_TVALID\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_VALID " "Ports D and ENA on the latch are fed by the same signal i_VALID" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606524494492 ""}  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 45 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606524494492 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_CLK GND " "Pin \"o_CLK\" is stuck at GND" {  } { { "ANXI4.vhd" "" { Text "C:/Users/DiogoMarchi/Documents/FACULDADE-MATERIAS/Trabalho_Final_CD/ANXI4.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606524494501 "|anxi4|o_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606524494501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606524494649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606524495040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606524495040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606524495112 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606524495112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606524495112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606524495112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "767 " "Peak virtual memory: 767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606524495131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:48:15 2020 " "Processing ended: Fri Nov 27 21:48:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606524495131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606524495131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606524495131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606524495131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606524504482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606524504483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:48:24 2020 " "Processing started: Fri Nov 27 21:48:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606524504483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606524504483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IP -c IP --netlist_type=sgate " "Command: quartus_npp IP -c IP --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606524504483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1606524504772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606524504782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:48:24 2020 " "Processing ended: Fri Nov 27 21:48:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606524504782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606524504782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606524504782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606524504782 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606524509441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606524509441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 21:48:29 2020 " "Processing started: Fri Nov 27 21:48:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606524509441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606524509441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IP -c IP --netlist_type=sm_process " "Command: quartus_npp IP -c IP --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606524509441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1606524509729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "468 " "Peak virtual memory: 468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606524509749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 21:48:29 2020 " "Processing ended: Fri Nov 27 21:48:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606524509749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606524509749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606524509749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1606524509749 ""}
