{
  "name": "core_arch::x86::avx2::_mm256_madd_epi16",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_i16x16": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i16x16": "Constructor"
      }
    },
    "intrinsics::simd::simd_cast": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Numerically casts a vector, elementwise.\n\n `T` and `U` must be vectors of integers or floats, and must have the same length.\n\n When casting floats to integers, the result is truncated. Out-of-bounds result lead to UB.\n When casting integers to floats, the result is rounded.\n Otherwise, truncates or extends the value, maintaining the sign for signed integers.\n\n # Safety\n Casting from integer types is always safe.\n Casting between two float types is also always safe.\n\n Casting floats to integers truncates, following the same rules as `to_int_unchecked`.\n Specifically, each element must:\n * Not be `NaN`\n * Not be infinite\n * Be representable in the return type, after truncating off its fractional part\n",
      "adt": {}
    },
    "intrinsics::simd::simd_mul": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Multiplies two simd vectors elementwise.\n\n `T` must be a vector of integers or floats.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_add": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Adds two simd vectors elementwise.\n\n `T` must be a vector of integers or floats.\n",
      "adt": {}
    },
    "core_arch::x86::<impl core_arch::simd::i32x8>::as_m256i": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::i16x16": [
      "Plain"
    ],
    "core_arch::simd::i32x16": [
      "Plain"
    ],
    "core_arch::simd::i32x8": [
      "Plain"
    ]
  },
  "path": 6100,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:1756:1: 1763:2",
  "src": "pub fn _mm256_madd_epi16(a: __m256i, b: __m256i) -> __m256i {\n    unsafe {\n        let r: i32x16 = simd_mul(simd_cast(a.as_i16x16()), simd_cast(b.as_i16x16()));\n        let even: i32x8 = simd_shuffle!(r, r, [0, 2, 4, 6, 8, 10, 12, 14]);\n        let odd: i32x8 = simd_shuffle!(r, r, [1, 3, 5, 7, 9, 11, 13, 15]);\n        simd_add(even, odd).as_m256i()\n    }\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_madd_epi16(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _3: core_arch::simd::i32x16;\n    let mut _4: core_arch::simd::i32x16;\n    let mut _5: core_arch::simd::i16x16;\n    let mut _6: core_arch::simd::i32x16;\n    let mut _7: core_arch::simd::i16x16;\n    let  _8: core_arch::simd::i32x8;\n    let  _9: core_arch::simd::i32x8;\n    let mut _10: core_arch::simd::i32x8;\n    debug a => _1;\n    debug b => _2;\n    debug r => _3;\n    debug even => _8;\n    debug odd => _9;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m256i::as_i16x16(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = intrinsics::simd::simd_cast::<core_arch::simd::i16x16, core_arch::simd::i32x16>(move _5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = core_arch::x86::__m256i::as_i16x16(_2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _6 = intrinsics::simd::simd_cast::<core_arch::simd::i16x16, core_arch::simd::i32x16>(move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        _3 = intrinsics::simd::simd_mul::<core_arch::simd::i32x16>(move _4, move _6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_6);\n        StorageDead(_4);\n        _8 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<8>, core_arch::simd::i32x8>(_3, _3, core_arch::x86::avx2::_mm256_madd_epi16::{constant#0}) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _9 = intrinsics::simd::simd_shuffle::<core_arch::simd::i32x16, core_arch::macros::SimdShuffleIdx<8>, core_arch::simd::i32x8>(_3, _3, core_arch::x86::avx2::_mm256_madd_epi16::{constant#1}) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageLive(_10);\n        _10 = intrinsics::simd::simd_add::<core_arch::simd::i32x8>(_8, _9) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _0 = core_arch::x86::<impl core_arch::simd::i32x8>::as_m256i(move _10) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_10);\n        return;\n    }\n}\n",
  "doc": " Multiplies packed signed 16-bit integers in `a` and `b`, producing\n intermediate signed 32-bit integers. Horizontally add adjacent pairs\n of intermediate 32-bit integers.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_madd_epi16)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}