-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity accelerator_backProp_8_8_10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    agg_result_0_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_0_0_ap_vld : OUT STD_LOGIC;
    agg_result_1_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_1_0_ap_vld : OUT STD_LOGIC;
    agg_result_2_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_2_0_ap_vld : OUT STD_LOGIC;
    agg_result_3_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_3_0_ap_vld : OUT STD_LOGIC;
    agg_result_4_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_4_0_ap_vld : OUT STD_LOGIC;
    agg_result_5_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_5_0_ap_vld : OUT STD_LOGIC;
    agg_result_6_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_6_0_ap_vld : OUT STD_LOGIC;
    agg_result_7_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    agg_result_7_0_ap_vld : OUT STD_LOGIC;
    weights_l3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weights_l3_ce0 : OUT STD_LOGIC;
    weights_l3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
    p_read : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_val : IN STD_LOGIC_VECTOR (4095 downto 0);
    biases_val : IN STD_LOGIC_VECTOR (511 downto 0);
    grp_fu_8493_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8493_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8493_p_ce : OUT STD_LOGIC;
    grp_fu_8581_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8581_p_ce : OUT STD_LOGIC;
    grp_fu_8485_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8485_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8485_p_ce : OUT STD_LOGIC;
    grp_fu_8497_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8497_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8497_p_ce : OUT STD_LOGIC;
    grp_fu_8501_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8501_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8501_p_ce : OUT STD_LOGIC;
    grp_fu_8505_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8505_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8505_p_ce : OUT STD_LOGIC;
    grp_fu_8509_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8509_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8509_p_ce : OUT STD_LOGIC;
    grp_fu_8513_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8513_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8513_p_ce : OUT STD_LOGIC;
    grp_fu_8517_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8517_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8517_p_ce : OUT STD_LOGIC;
    grp_fu_8585_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8585_p_ce : OUT STD_LOGIC;
    grp_fu_8589_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8589_p_ce : OUT STD_LOGIC;
    grp_fu_8593_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8593_p_ce : OUT STD_LOGIC;
    grp_fu_8597_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8597_p_ce : OUT STD_LOGIC;
    grp_fu_8601_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8601_p_ce : OUT STD_LOGIC;
    grp_fu_8605_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8605_p_ce : OUT STD_LOGIC;
    grp_fu_8609_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8609_p_ce : OUT STD_LOGIC;
    grp_fu_8489_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8489_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_8489_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_8489_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_8489_p_ce : OUT STD_LOGIC;
    grp_fu_9001_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_9001_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_9001_p_ce : OUT STD_LOGIC );
end;


architecture behav of accelerator_backProp_8_8_10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_ce0 : STD_LOGIC;
    signal C_0_we0 : STD_LOGIC;
    signal C_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_ce1 : STD_LOGIC;
    signal C_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_ce0 : STD_LOGIC;
    signal net_0_we0 : STD_LOGIC;
    signal net_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal net_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal d_activation_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_activation_0_ce0 : STD_LOGIC;
    signal d_activation_0_we0 : STD_LOGIC;
    signal d_activation_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_done : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_idle : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_ready : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_weights_l3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_weights_l3_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_773259_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_773259_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_672256_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_672256_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_571253_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_571253_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_470250_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_470250_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_369247_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_369247_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_268244_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_268244_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_167241_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_167241_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_066238_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_066238_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_765235_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_765235_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_664232_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_664232_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_563229_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_563229_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_462226_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_462226_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_361223_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_361223_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_260220_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_260220_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_159217_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_159217_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_058214_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_058214_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_757211_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_757211_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_656208_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_656208_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_555205_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_555205_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_454202_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_454202_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_353199_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_353199_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_252196_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_252196_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_151193_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_151193_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_050190_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_050190_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_749187_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_749187_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_648184_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_648184_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_547181_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_547181_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_446178_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_446178_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_345175_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_345175_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_244172_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_244172_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_143169_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_143169_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_042166_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_042166_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_741163_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_741163_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_640160_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_640160_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_539157_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_539157_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_438154_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_438154_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_337151_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_337151_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_236148_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_236148_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_135145_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_135145_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_034142_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_034142_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_733139_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_733139_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_632136_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_632136_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_531133_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_531133_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_430130_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_430130_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_329127_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_329127_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_228124_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_228124_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_127121_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_127121_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_026118_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_026118_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_725115_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_725115_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_624112_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_624112_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_523109_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_523109_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_422106_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_422106_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_321103_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_321103_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_220100_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_220100_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11997_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11997_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01894_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01894_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_71791_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_71791_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_61688_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_61688_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_51585_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_51585_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_41482_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_41482_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_31379_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_31379_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_21276_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_21276_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11173_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11173_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01070_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01070_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_7967_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_7967_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_6864_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_6864_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_5761_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_5761_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_4658_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_4658_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_3555_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_3555_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_2452_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_2452_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_1349_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_1349_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_0246_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_0246_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_743_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_743_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_639_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_639_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_536_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_536_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_433_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_433_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_330_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_330_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_226_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_226_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_122_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_122_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_019_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_019_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_done : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_idle : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_ready : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_we0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce1 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_done : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_idle : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_ready : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_915_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_915_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_913_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_913_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_911_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_911_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_99_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_99_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_97_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_97_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_95_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_95_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_93_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_93_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_91_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_91_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_78_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_78_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_67_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_67_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_56_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_56_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_45_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_45_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_34_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_34_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_23_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_23_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_12_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_12_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_01_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_01_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_done : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_idle : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_ready : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_we0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_done : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_idle : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_ready : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_we0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_done : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_idle : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_ready : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_ce0 : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_0_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_0_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_1_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_1_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_2_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_2_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_3_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_3_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_4_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_4_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_5_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_5_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_6_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_6_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_7_0_local_0_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_7_0_local_0_out_ap_vld : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_ce : STD_LOGIC;
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start_reg : STD_LOGIC := '0';
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start_reg : STD_LOGIC := '0';
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal C_0_we1_local : STD_LOGIC;
    signal C_0_ce1_local : STD_LOGIC;
    signal C_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal C_0_we0_local : STD_LOGIC;
    signal C_0_ce0_local : STD_LOGIC;
    signal C_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_we1_local : STD_LOGIC;
    signal net_0_ce1_local : STD_LOGIC;
    signal net_0_address1_local : STD_LOGIC_VECTOR (2 downto 0);
    signal net_0_we0_local : STD_LOGIC;
    signal net_0_ce0_local : STD_LOGIC;
    signal net_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_2564_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2564_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2564_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2564_ce : STD_LOGIC;
    signal grp_fu_2568_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2568_ce : STD_LOGIC;
    signal grp_fu_2572_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_2572_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2572_ce : STD_LOGIC;
    signal grp_fu_2576_ce : STD_LOGIC;
    signal grp_fu_2580_ce : STD_LOGIC;
    signal grp_fu_2584_ce : STD_LOGIC;
    signal grp_fu_2588_ce : STD_LOGIC;
    signal grp_fu_2592_ce : STD_LOGIC;
    signal grp_fu_2596_ce : STD_LOGIC;
    signal grp_fu_2600_ce : STD_LOGIC;
    signal grp_fu_2604_ce : STD_LOGIC;
    signal grp_fu_2608_ce : STD_LOGIC;
    signal grp_fu_2612_ce : STD_LOGIC;
    signal grp_fu_2616_ce : STD_LOGIC;
    signal grp_fu_2620_ce : STD_LOGIC;
    signal grp_fu_2624_ce : STD_LOGIC;
    signal grp_fu_2628_ce : STD_LOGIC;
    signal grp_fu_2632_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weights_l3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        weights_l3_ce0 : OUT STD_LOGIC;
        weights_l3_q0 : IN STD_LOGIC_VECTOR (511 downto 0);
        mux_case_773259_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_773259_out_ap_vld : OUT STD_LOGIC;
        mux_case_672256_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_672256_out_ap_vld : OUT STD_LOGIC;
        mux_case_571253_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_571253_out_ap_vld : OUT STD_LOGIC;
        mux_case_470250_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_470250_out_ap_vld : OUT STD_LOGIC;
        mux_case_369247_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_369247_out_ap_vld : OUT STD_LOGIC;
        mux_case_268244_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_268244_out_ap_vld : OUT STD_LOGIC;
        mux_case_167241_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_167241_out_ap_vld : OUT STD_LOGIC;
        mux_case_066238_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_066238_out_ap_vld : OUT STD_LOGIC;
        mux_case_765235_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_765235_out_ap_vld : OUT STD_LOGIC;
        mux_case_664232_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_664232_out_ap_vld : OUT STD_LOGIC;
        mux_case_563229_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_563229_out_ap_vld : OUT STD_LOGIC;
        mux_case_462226_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_462226_out_ap_vld : OUT STD_LOGIC;
        mux_case_361223_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_361223_out_ap_vld : OUT STD_LOGIC;
        mux_case_260220_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_260220_out_ap_vld : OUT STD_LOGIC;
        mux_case_159217_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_159217_out_ap_vld : OUT STD_LOGIC;
        mux_case_058214_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_058214_out_ap_vld : OUT STD_LOGIC;
        mux_case_757211_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_757211_out_ap_vld : OUT STD_LOGIC;
        mux_case_656208_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_656208_out_ap_vld : OUT STD_LOGIC;
        mux_case_555205_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_555205_out_ap_vld : OUT STD_LOGIC;
        mux_case_454202_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_454202_out_ap_vld : OUT STD_LOGIC;
        mux_case_353199_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_353199_out_ap_vld : OUT STD_LOGIC;
        mux_case_252196_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_252196_out_ap_vld : OUT STD_LOGIC;
        mux_case_151193_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_151193_out_ap_vld : OUT STD_LOGIC;
        mux_case_050190_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_050190_out_ap_vld : OUT STD_LOGIC;
        mux_case_749187_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_749187_out_ap_vld : OUT STD_LOGIC;
        mux_case_648184_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_648184_out_ap_vld : OUT STD_LOGIC;
        mux_case_547181_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_547181_out_ap_vld : OUT STD_LOGIC;
        mux_case_446178_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_446178_out_ap_vld : OUT STD_LOGIC;
        mux_case_345175_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_345175_out_ap_vld : OUT STD_LOGIC;
        mux_case_244172_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_244172_out_ap_vld : OUT STD_LOGIC;
        mux_case_143169_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_143169_out_ap_vld : OUT STD_LOGIC;
        mux_case_042166_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_042166_out_ap_vld : OUT STD_LOGIC;
        mux_case_741163_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_741163_out_ap_vld : OUT STD_LOGIC;
        mux_case_640160_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_640160_out_ap_vld : OUT STD_LOGIC;
        mux_case_539157_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_539157_out_ap_vld : OUT STD_LOGIC;
        mux_case_438154_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_438154_out_ap_vld : OUT STD_LOGIC;
        mux_case_337151_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_337151_out_ap_vld : OUT STD_LOGIC;
        mux_case_236148_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_236148_out_ap_vld : OUT STD_LOGIC;
        mux_case_135145_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_135145_out_ap_vld : OUT STD_LOGIC;
        mux_case_034142_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_034142_out_ap_vld : OUT STD_LOGIC;
        mux_case_733139_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_733139_out_ap_vld : OUT STD_LOGIC;
        mux_case_632136_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_632136_out_ap_vld : OUT STD_LOGIC;
        mux_case_531133_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_531133_out_ap_vld : OUT STD_LOGIC;
        mux_case_430130_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_430130_out_ap_vld : OUT STD_LOGIC;
        mux_case_329127_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_329127_out_ap_vld : OUT STD_LOGIC;
        mux_case_228124_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_228124_out_ap_vld : OUT STD_LOGIC;
        mux_case_127121_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_127121_out_ap_vld : OUT STD_LOGIC;
        mux_case_026118_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_026118_out_ap_vld : OUT STD_LOGIC;
        mux_case_725115_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_725115_out_ap_vld : OUT STD_LOGIC;
        mux_case_624112_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_624112_out_ap_vld : OUT STD_LOGIC;
        mux_case_523109_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_523109_out_ap_vld : OUT STD_LOGIC;
        mux_case_422106_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_422106_out_ap_vld : OUT STD_LOGIC;
        mux_case_321103_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_321103_out_ap_vld : OUT STD_LOGIC;
        mux_case_220100_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_220100_out_ap_vld : OUT STD_LOGIC;
        mux_case_11997_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_11997_out_ap_vld : OUT STD_LOGIC;
        mux_case_01894_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_01894_out_ap_vld : OUT STD_LOGIC;
        mux_case_71791_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_71791_out_ap_vld : OUT STD_LOGIC;
        mux_case_61688_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_61688_out_ap_vld : OUT STD_LOGIC;
        mux_case_51585_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_51585_out_ap_vld : OUT STD_LOGIC;
        mux_case_41482_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_41482_out_ap_vld : OUT STD_LOGIC;
        mux_case_31379_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_31379_out_ap_vld : OUT STD_LOGIC;
        mux_case_21276_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_21276_out_ap_vld : OUT STD_LOGIC;
        mux_case_11173_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_11173_out_ap_vld : OUT STD_LOGIC;
        mux_case_01070_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_01070_out_ap_vld : OUT STD_LOGIC;
        mux_case_7967_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_7967_out_ap_vld : OUT STD_LOGIC;
        mux_case_6864_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_6864_out_ap_vld : OUT STD_LOGIC;
        mux_case_5761_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_5761_out_ap_vld : OUT STD_LOGIC;
        mux_case_4658_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_4658_out_ap_vld : OUT STD_LOGIC;
        mux_case_3555_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_3555_out_ap_vld : OUT STD_LOGIC;
        mux_case_2452_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_2452_out_ap_vld : OUT STD_LOGIC;
        mux_case_1349_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_1349_out_ap_vld : OUT STD_LOGIC;
        mux_case_0246_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_0246_out_ap_vld : OUT STD_LOGIC;
        mux_case_743_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_743_out_ap_vld : OUT STD_LOGIC;
        mux_case_639_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_639_out_ap_vld : OUT STD_LOGIC;
        mux_case_536_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_536_out_ap_vld : OUT STD_LOGIC;
        mux_case_433_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_433_out_ap_vld : OUT STD_LOGIC;
        mux_case_330_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_330_out_ap_vld : OUT STD_LOGIC;
        mux_case_226_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_226_out_ap_vld : OUT STD_LOGIC;
        mux_case_122_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_122_out_ap_vld : OUT STD_LOGIC;
        mux_case_019_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_019_out_ap_vld : OUT STD_LOGIC );
    end component;


    component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_we0 : OUT STD_LOGIC;
        C_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        C_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce1 : OUT STD_LOGIC;
        C_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        weights_val : IN STD_LOGIC_VECTOR (4095 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2572_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_ce : OUT STD_LOGIC;
        grp_fu_2564_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2564_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2564_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2564_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2564_p_ce : OUT STD_LOGIC;
        grp_fu_2576_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2576_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2576_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2576_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2576_p_ce : OUT STD_LOGIC;
        grp_fu_2580_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2580_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2580_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2580_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2580_p_ce : OUT STD_LOGIC;
        grp_fu_2584_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2584_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2584_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2584_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2584_p_ce : OUT STD_LOGIC;
        grp_fu_2588_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2588_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2588_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2588_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2588_p_ce : OUT STD_LOGIC;
        grp_fu_2592_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2592_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2592_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2592_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2592_p_ce : OUT STD_LOGIC;
        grp_fu_2596_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2596_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2596_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2596_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2596_p_ce : OUT STD_LOGIC;
        grp_fu_2568_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_ce : OUT STD_LOGIC;
        grp_fu_2600_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2600_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2600_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2600_p_ce : OUT STD_LOGIC;
        grp_fu_2604_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2604_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2604_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2604_p_ce : OUT STD_LOGIC;
        grp_fu_2608_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2608_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2608_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2608_p_ce : OUT STD_LOGIC;
        grp_fu_2612_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2612_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2612_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2612_p_ce : OUT STD_LOGIC;
        grp_fu_2616_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2616_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2616_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2616_p_ce : OUT STD_LOGIC;
        grp_fu_2620_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2620_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2620_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2620_p_ce : OUT STD_LOGIC;
        grp_fu_2624_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2624_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2624_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2624_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mux_case_019_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_122_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_226_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_330_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_433_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_536_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_639_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_743_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_0246_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_1349_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_2452_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_3555_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_4658_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_5761_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_6864_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_7967_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_01070_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_11173_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_21276_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_31379_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_41482_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_51585_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_61688_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_71791_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_01894_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_11997_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_220100_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_321103_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_422106_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_523109_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_624112_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_725115_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_026118_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_127121_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_228124_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_329127_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_430130_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_531133_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_632136_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_733139_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_034142_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_135145_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_236148_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_337151_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_438154_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_539157_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_640160_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_741163_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_042166_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_143169_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_244172_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_345175_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_446178_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_547181_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_648184_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_749187_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_050190_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_151193_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_252196_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_353199_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_454202_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_555205_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_656208_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_757211_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_058214_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_159217_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_260220_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_361223_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_462226_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_563229_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_664232_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_765235_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_066238_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_167241_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_268244_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_369247_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_470250_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_571253_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_672256_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_773259_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_915_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_915_out_ap_vld : OUT STD_LOGIC;
        add_i_913_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_913_out_ap_vld : OUT STD_LOGIC;
        add_i_911_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_911_out_ap_vld : OUT STD_LOGIC;
        add_i_99_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_99_out_ap_vld : OUT STD_LOGIC;
        add_i_97_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_97_out_ap_vld : OUT STD_LOGIC;
        add_i_95_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_95_out_ap_vld : OUT STD_LOGIC;
        add_i_93_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_93_out_ap_vld : OUT STD_LOGIC;
        add_i_91_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        add_i_91_out_ap_vld : OUT STD_LOGIC;
        mux_case_78_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_78_out_ap_vld : OUT STD_LOGIC;
        mux_case_67_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_67_out_ap_vld : OUT STD_LOGIC;
        mux_case_56_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_56_out_ap_vld : OUT STD_LOGIC;
        mux_case_45_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_45_out_ap_vld : OUT STD_LOGIC;
        mux_case_34_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_34_out_ap_vld : OUT STD_LOGIC;
        mux_case_23_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_23_out_ap_vld : OUT STD_LOGIC;
        mux_case_12_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_12_out_ap_vld : OUT STD_LOGIC;
        mux_case_01_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mux_case_01_out_ap_vld : OUT STD_LOGIC;
        grp_fu_2564_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2564_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2564_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2564_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2564_p_ce : OUT STD_LOGIC;
        grp_fu_2568_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        C_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        C_0_ce0 : OUT STD_LOGIC;
        C_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        biases_val : IN STD_LOGIC_VECTOR (511 downto 0);
        net_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_we0 : OUT STD_LOGIC;
        net_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2572_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2572_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        net_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        net_0_ce0 : OUT STD_LOGIC;
        net_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_activation_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        d_activation_0_ce0 : OUT STD_LOGIC;
        d_activation_0_we0 : OUT STD_LOGIC;
        d_activation_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2628_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2628_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2628_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_2628_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_2628_p_ce : OUT STD_LOGIC;
        grp_fu_2632_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2632_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2632_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_i_913_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_911_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_99_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_97_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_95_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_93_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_91_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        add_i_915_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_78_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_67_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_56_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_45_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_34_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_23_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_12_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        mux_case_01_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        d_activation_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        d_activation_0_ce0 : OUT STD_LOGIC;
        d_activation_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        agg_result_0_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_0_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_1_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_1_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_2_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_2_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_3_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_3_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_4_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_4_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_5_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_5_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_6_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_6_0_local_0_out_ap_vld : OUT STD_LOGIC;
        agg_result_7_0_local_0_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        agg_result_7_0_local_0_out_ap_vld : OUT STD_LOGIC;
        grp_fu_2568_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_2568_p_ce : OUT STD_LOGIC );
    end component;


    component accelerator_dadddsub_64ns_64ns_64_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component accelerator_sitodp_32ns_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    C_0_U : component accelerator_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => C_0_address0,
        ce0 => C_0_ce0,
        we0 => C_0_we0,
        d0 => C_0_d0,
        q0 => C_0_q0,
        address1 => C_0_address1,
        ce1 => C_0_ce1,
        we1 => C_0_we1_local,
        d1 => ap_const_lv64_0,
        q1 => C_0_q1);

    net_0_U : component accelerator_forwardPropagation_64_8_s_net_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => net_0_address0,
        ce0 => net_0_ce0,
        we0 => net_0_we0,
        d0 => net_0_d0,
        q0 => net_0_q0,
        address1 => net_0_address1_local,
        ce1 => net_0_ce1_local,
        we1 => net_0_we1_local,
        d1 => ap_const_lv64_0);

    d_activation_0_U : component accelerator_backProp_8_8_10_s_d_activation_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => d_activation_0_address0,
        ce0 => d_activation_0_ce0,
        we0 => d_activation_0_we0,
        d0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_d0,
        q0 => d_activation_0_q0);

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864 : component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start,
        ap_done => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_done,
        ap_idle => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_idle,
        ap_ready => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_ready,
        weights_l3_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_weights_l3_address0,
        weights_l3_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_weights_l3_ce0,
        weights_l3_q0 => weights_l3_q0,
        mux_case_773259_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_773259_out,
        mux_case_773259_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_773259_out_ap_vld,
        mux_case_672256_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_672256_out,
        mux_case_672256_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_672256_out_ap_vld,
        mux_case_571253_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_571253_out,
        mux_case_571253_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_571253_out_ap_vld,
        mux_case_470250_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_470250_out,
        mux_case_470250_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_470250_out_ap_vld,
        mux_case_369247_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_369247_out,
        mux_case_369247_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_369247_out_ap_vld,
        mux_case_268244_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_268244_out,
        mux_case_268244_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_268244_out_ap_vld,
        mux_case_167241_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_167241_out,
        mux_case_167241_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_167241_out_ap_vld,
        mux_case_066238_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_066238_out,
        mux_case_066238_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_066238_out_ap_vld,
        mux_case_765235_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_765235_out,
        mux_case_765235_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_765235_out_ap_vld,
        mux_case_664232_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_664232_out,
        mux_case_664232_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_664232_out_ap_vld,
        mux_case_563229_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_563229_out,
        mux_case_563229_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_563229_out_ap_vld,
        mux_case_462226_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_462226_out,
        mux_case_462226_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_462226_out_ap_vld,
        mux_case_361223_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_361223_out,
        mux_case_361223_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_361223_out_ap_vld,
        mux_case_260220_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_260220_out,
        mux_case_260220_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_260220_out_ap_vld,
        mux_case_159217_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_159217_out,
        mux_case_159217_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_159217_out_ap_vld,
        mux_case_058214_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_058214_out,
        mux_case_058214_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_058214_out_ap_vld,
        mux_case_757211_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_757211_out,
        mux_case_757211_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_757211_out_ap_vld,
        mux_case_656208_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_656208_out,
        mux_case_656208_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_656208_out_ap_vld,
        mux_case_555205_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_555205_out,
        mux_case_555205_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_555205_out_ap_vld,
        mux_case_454202_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_454202_out,
        mux_case_454202_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_454202_out_ap_vld,
        mux_case_353199_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_353199_out,
        mux_case_353199_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_353199_out_ap_vld,
        mux_case_252196_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_252196_out,
        mux_case_252196_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_252196_out_ap_vld,
        mux_case_151193_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_151193_out,
        mux_case_151193_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_151193_out_ap_vld,
        mux_case_050190_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_050190_out,
        mux_case_050190_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_050190_out_ap_vld,
        mux_case_749187_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_749187_out,
        mux_case_749187_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_749187_out_ap_vld,
        mux_case_648184_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_648184_out,
        mux_case_648184_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_648184_out_ap_vld,
        mux_case_547181_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_547181_out,
        mux_case_547181_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_547181_out_ap_vld,
        mux_case_446178_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_446178_out,
        mux_case_446178_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_446178_out_ap_vld,
        mux_case_345175_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_345175_out,
        mux_case_345175_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_345175_out_ap_vld,
        mux_case_244172_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_244172_out,
        mux_case_244172_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_244172_out_ap_vld,
        mux_case_143169_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_143169_out,
        mux_case_143169_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_143169_out_ap_vld,
        mux_case_042166_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_042166_out,
        mux_case_042166_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_042166_out_ap_vld,
        mux_case_741163_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_741163_out,
        mux_case_741163_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_741163_out_ap_vld,
        mux_case_640160_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_640160_out,
        mux_case_640160_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_640160_out_ap_vld,
        mux_case_539157_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_539157_out,
        mux_case_539157_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_539157_out_ap_vld,
        mux_case_438154_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_438154_out,
        mux_case_438154_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_438154_out_ap_vld,
        mux_case_337151_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_337151_out,
        mux_case_337151_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_337151_out_ap_vld,
        mux_case_236148_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_236148_out,
        mux_case_236148_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_236148_out_ap_vld,
        mux_case_135145_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_135145_out,
        mux_case_135145_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_135145_out_ap_vld,
        mux_case_034142_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_034142_out,
        mux_case_034142_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_034142_out_ap_vld,
        mux_case_733139_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_733139_out,
        mux_case_733139_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_733139_out_ap_vld,
        mux_case_632136_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_632136_out,
        mux_case_632136_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_632136_out_ap_vld,
        mux_case_531133_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_531133_out,
        mux_case_531133_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_531133_out_ap_vld,
        mux_case_430130_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_430130_out,
        mux_case_430130_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_430130_out_ap_vld,
        mux_case_329127_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_329127_out,
        mux_case_329127_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_329127_out_ap_vld,
        mux_case_228124_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_228124_out,
        mux_case_228124_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_228124_out_ap_vld,
        mux_case_127121_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_127121_out,
        mux_case_127121_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_127121_out_ap_vld,
        mux_case_026118_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_026118_out,
        mux_case_026118_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_026118_out_ap_vld,
        mux_case_725115_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_725115_out,
        mux_case_725115_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_725115_out_ap_vld,
        mux_case_624112_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_624112_out,
        mux_case_624112_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_624112_out_ap_vld,
        mux_case_523109_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_523109_out,
        mux_case_523109_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_523109_out_ap_vld,
        mux_case_422106_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_422106_out,
        mux_case_422106_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_422106_out_ap_vld,
        mux_case_321103_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_321103_out,
        mux_case_321103_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_321103_out_ap_vld,
        mux_case_220100_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_220100_out,
        mux_case_220100_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_220100_out_ap_vld,
        mux_case_11997_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11997_out,
        mux_case_11997_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11997_out_ap_vld,
        mux_case_01894_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01894_out,
        mux_case_01894_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01894_out_ap_vld,
        mux_case_71791_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_71791_out,
        mux_case_71791_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_71791_out_ap_vld,
        mux_case_61688_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_61688_out,
        mux_case_61688_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_61688_out_ap_vld,
        mux_case_51585_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_51585_out,
        mux_case_51585_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_51585_out_ap_vld,
        mux_case_41482_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_41482_out,
        mux_case_41482_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_41482_out_ap_vld,
        mux_case_31379_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_31379_out,
        mux_case_31379_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_31379_out_ap_vld,
        mux_case_21276_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_21276_out,
        mux_case_21276_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_21276_out_ap_vld,
        mux_case_11173_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11173_out,
        mux_case_11173_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11173_out_ap_vld,
        mux_case_01070_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01070_out,
        mux_case_01070_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01070_out_ap_vld,
        mux_case_7967_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_7967_out,
        mux_case_7967_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_7967_out_ap_vld,
        mux_case_6864_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_6864_out,
        mux_case_6864_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_6864_out_ap_vld,
        mux_case_5761_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_5761_out,
        mux_case_5761_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_5761_out_ap_vld,
        mux_case_4658_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_4658_out,
        mux_case_4658_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_4658_out_ap_vld,
        mux_case_3555_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_3555_out,
        mux_case_3555_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_3555_out_ap_vld,
        mux_case_2452_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_2452_out,
        mux_case_2452_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_2452_out_ap_vld,
        mux_case_1349_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_1349_out,
        mux_case_1349_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_1349_out_ap_vld,
        mux_case_0246_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_0246_out,
        mux_case_0246_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_0246_out_ap_vld,
        mux_case_743_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_743_out,
        mux_case_743_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_743_out_ap_vld,
        mux_case_639_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_639_out,
        mux_case_639_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_639_out_ap_vld,
        mux_case_536_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_536_out,
        mux_case_536_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_536_out_ap_vld,
        mux_case_433_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_433_out,
        mux_case_433_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_433_out_ap_vld,
        mux_case_330_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_330_out,
        mux_case_330_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_330_out_ap_vld,
        mux_case_226_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_226_out,
        mux_case_226_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_226_out_ap_vld,
        mux_case_122_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_122_out,
        mux_case_122_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_122_out_ap_vld,
        mux_case_019_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_019_out,
        mux_case_019_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_019_out_ap_vld);

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950 : component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start,
        ap_done => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_done,
        ap_idle => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_idle,
        ap_ready => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_ready,
        C_0_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address0,
        C_0_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce0,
        C_0_we0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_we0,
        C_0_d0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_d0,
        C_0_address1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address1,
        C_0_ce1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce1,
        C_0_q1 => C_0_q1,
        weights_val => weights_val,
        p_read10 => p_read10,
        p_read11 => p_read11,
        p_read12 => p_read12,
        p_read13 => p_read13,
        p_read14 => p_read14,
        p_read15 => p_read15,
        p_read16 => p_read16,
        p_read17 => p_read17,
        grp_fu_2572_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din0,
        grp_fu_2572_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din1,
        grp_fu_2572_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_opcode,
        grp_fu_2572_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_2572_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_ce,
        grp_fu_2564_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din0,
        grp_fu_2564_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din1,
        grp_fu_2564_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_opcode,
        grp_fu_2564_p_dout0 => grp_fu_8493_p_dout0,
        grp_fu_2564_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_ce,
        grp_fu_2576_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_din0,
        grp_fu_2576_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_din1,
        grp_fu_2576_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_opcode,
        grp_fu_2576_p_dout0 => grp_fu_8497_p_dout0,
        grp_fu_2576_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_ce,
        grp_fu_2580_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_din0,
        grp_fu_2580_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_din1,
        grp_fu_2580_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_opcode,
        grp_fu_2580_p_dout0 => grp_fu_8501_p_dout0,
        grp_fu_2580_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_ce,
        grp_fu_2584_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_din0,
        grp_fu_2584_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_din1,
        grp_fu_2584_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_opcode,
        grp_fu_2584_p_dout0 => grp_fu_8505_p_dout0,
        grp_fu_2584_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_ce,
        grp_fu_2588_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_din0,
        grp_fu_2588_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_din1,
        grp_fu_2588_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_opcode,
        grp_fu_2588_p_dout0 => grp_fu_8509_p_dout0,
        grp_fu_2588_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_ce,
        grp_fu_2592_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_din0,
        grp_fu_2592_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_din1,
        grp_fu_2592_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_opcode,
        grp_fu_2592_p_dout0 => grp_fu_8513_p_dout0,
        grp_fu_2592_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_ce,
        grp_fu_2596_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_din0,
        grp_fu_2596_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_din1,
        grp_fu_2596_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_opcode,
        grp_fu_2596_p_dout0 => grp_fu_8517_p_dout0,
        grp_fu_2596_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_ce,
        grp_fu_2568_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din0,
        grp_fu_2568_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din1,
        grp_fu_2568_p_dout0 => grp_fu_8581_p_dout0,
        grp_fu_2568_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_ce,
        grp_fu_2600_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_din0,
        grp_fu_2600_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_din1,
        grp_fu_2600_p_dout0 => grp_fu_8585_p_dout0,
        grp_fu_2600_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_ce,
        grp_fu_2604_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_din0,
        grp_fu_2604_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_din1,
        grp_fu_2604_p_dout0 => grp_fu_8589_p_dout0,
        grp_fu_2604_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_ce,
        grp_fu_2608_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_din0,
        grp_fu_2608_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_din1,
        grp_fu_2608_p_dout0 => grp_fu_8593_p_dout0,
        grp_fu_2608_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_ce,
        grp_fu_2612_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_din0,
        grp_fu_2612_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_din1,
        grp_fu_2612_p_dout0 => grp_fu_8597_p_dout0,
        grp_fu_2612_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_ce,
        grp_fu_2616_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_din0,
        grp_fu_2616_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_din1,
        grp_fu_2616_p_dout0 => grp_fu_8601_p_dout0,
        grp_fu_2616_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_ce,
        grp_fu_2620_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_din0,
        grp_fu_2620_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_din1,
        grp_fu_2620_p_dout0 => grp_fu_8605_p_dout0,
        grp_fu_2620_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_ce,
        grp_fu_2624_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_din0,
        grp_fu_2624_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_din1,
        grp_fu_2624_p_dout0 => grp_fu_8609_p_dout0,
        grp_fu_2624_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_ce);

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973 : component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start,
        ap_done => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_done,
        ap_idle => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_idle,
        ap_ready => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_ready,
        mux_case_019_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_019_out,
        mux_case_122_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_122_out,
        mux_case_226_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_226_out,
        mux_case_330_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_330_out,
        mux_case_433_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_433_out,
        mux_case_536_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_536_out,
        mux_case_639_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_639_out,
        mux_case_743_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_743_out,
        p_read => p_read,
        mux_case_0246_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_0246_out,
        mux_case_1349_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_1349_out,
        mux_case_2452_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_2452_out,
        mux_case_3555_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_3555_out,
        mux_case_4658_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_4658_out,
        mux_case_5761_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_5761_out,
        mux_case_6864_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_6864_out,
        mux_case_7967_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_7967_out,
        p_read1 => p_read1,
        mux_case_01070_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01070_out,
        mux_case_11173_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11173_out,
        mux_case_21276_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_21276_out,
        mux_case_31379_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_31379_out,
        mux_case_41482_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_41482_out,
        mux_case_51585_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_51585_out,
        mux_case_61688_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_61688_out,
        mux_case_71791_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_71791_out,
        p_read2 => p_read2,
        mux_case_01894_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_01894_out,
        mux_case_11997_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_11997_out,
        mux_case_220100_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_220100_out,
        mux_case_321103_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_321103_out,
        mux_case_422106_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_422106_out,
        mux_case_523109_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_523109_out,
        mux_case_624112_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_624112_out,
        mux_case_725115_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_725115_out,
        p_read3 => p_read3,
        mux_case_026118_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_026118_out,
        mux_case_127121_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_127121_out,
        mux_case_228124_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_228124_out,
        mux_case_329127_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_329127_out,
        mux_case_430130_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_430130_out,
        mux_case_531133_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_531133_out,
        mux_case_632136_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_632136_out,
        mux_case_733139_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_733139_out,
        p_read4 => p_read4,
        mux_case_034142_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_034142_out,
        mux_case_135145_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_135145_out,
        mux_case_236148_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_236148_out,
        mux_case_337151_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_337151_out,
        mux_case_438154_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_438154_out,
        mux_case_539157_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_539157_out,
        mux_case_640160_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_640160_out,
        mux_case_741163_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_741163_out,
        p_read5 => p_read5,
        mux_case_042166_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_042166_out,
        mux_case_143169_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_143169_out,
        mux_case_244172_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_244172_out,
        mux_case_345175_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_345175_out,
        mux_case_446178_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_446178_out,
        mux_case_547181_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_547181_out,
        mux_case_648184_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_648184_out,
        mux_case_749187_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_749187_out,
        p_read6 => p_read6,
        mux_case_050190_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_050190_out,
        mux_case_151193_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_151193_out,
        mux_case_252196_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_252196_out,
        mux_case_353199_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_353199_out,
        mux_case_454202_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_454202_out,
        mux_case_555205_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_555205_out,
        mux_case_656208_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_656208_out,
        mux_case_757211_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_757211_out,
        p_read7 => p_read7,
        mux_case_058214_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_058214_out,
        mux_case_159217_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_159217_out,
        mux_case_260220_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_260220_out,
        mux_case_361223_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_361223_out,
        mux_case_462226_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_462226_out,
        mux_case_563229_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_563229_out,
        mux_case_664232_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_664232_out,
        mux_case_765235_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_765235_out,
        p_read8 => p_read8,
        mux_case_066238_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_066238_out,
        mux_case_167241_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_167241_out,
        mux_case_268244_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_268244_out,
        mux_case_369247_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_369247_out,
        mux_case_470250_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_470250_out,
        mux_case_571253_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_571253_out,
        mux_case_672256_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_672256_out,
        mux_case_773259_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_mux_case_773259_out,
        p_read9 => p_read9,
        add_i_915_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_915_out,
        add_i_915_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_915_out_ap_vld,
        add_i_913_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_913_out,
        add_i_913_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_913_out_ap_vld,
        add_i_911_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_911_out,
        add_i_911_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_911_out_ap_vld,
        add_i_99_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_99_out,
        add_i_99_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_99_out_ap_vld,
        add_i_97_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_97_out,
        add_i_97_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_97_out_ap_vld,
        add_i_95_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_95_out,
        add_i_95_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_95_out_ap_vld,
        add_i_93_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_93_out,
        add_i_93_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_93_out_ap_vld,
        add_i_91_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_91_out,
        add_i_91_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_91_out_ap_vld,
        mux_case_78_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_78_out,
        mux_case_78_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_78_out_ap_vld,
        mux_case_67_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_67_out,
        mux_case_67_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_67_out_ap_vld,
        mux_case_56_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_56_out,
        mux_case_56_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_56_out_ap_vld,
        mux_case_45_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_45_out,
        mux_case_45_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_45_out_ap_vld,
        mux_case_34_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_34_out,
        mux_case_34_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_34_out_ap_vld,
        mux_case_23_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_23_out,
        mux_case_23_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_23_out_ap_vld,
        mux_case_12_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_12_out,
        mux_case_12_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_12_out_ap_vld,
        mux_case_01_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_01_out,
        mux_case_01_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_01_out_ap_vld,
        grp_fu_2564_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din0,
        grp_fu_2564_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din1,
        grp_fu_2564_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_opcode,
        grp_fu_2564_p_dout0 => grp_fu_8493_p_dout0,
        grp_fu_2564_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_ce,
        grp_fu_2568_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din0,
        grp_fu_2568_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din1,
        grp_fu_2568_p_dout0 => grp_fu_8581_p_dout0,
        grp_fu_2568_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_ce);

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093 : component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start,
        ap_done => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_done,
        ap_idle => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_idle,
        ap_ready => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_ready,
        C_0_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_address0,
        C_0_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_ce0,
        C_0_q0 => C_0_q0,
        biases_val => biases_val,
        net_0_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_address0,
        net_0_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_ce0,
        net_0_we0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_we0,
        net_0_d0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_d0,
        grp_fu_2572_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din0,
        grp_fu_2572_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din1,
        grp_fu_2572_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_opcode,
        grp_fu_2572_p_dout0 => grp_fu_8485_p_dout0,
        grp_fu_2572_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_ce);

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101 : component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start,
        ap_done => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_done,
        ap_idle => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_idle,
        ap_ready => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_ready,
        net_0_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_address0,
        net_0_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_ce0,
        net_0_q0 => net_0_q0,
        d_activation_0_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_address0,
        d_activation_0_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_ce0,
        d_activation_0_we0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_we0,
        d_activation_0_d0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_d0,
        grp_fu_2628_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_din0,
        grp_fu_2628_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_din1,
        grp_fu_2628_p_opcode => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_opcode,
        grp_fu_2628_p_dout0 => grp_fu_8489_p_dout0,
        grp_fu_2628_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_ce,
        grp_fu_2632_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_din0,
        grp_fu_2632_p_dout0 => grp_fu_9001_p_dout0,
        grp_fu_2632_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_ce);

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107 : component accelerator_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start,
        ap_done => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_done,
        ap_idle => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_idle,
        ap_ready => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_ready,
        add_i_913_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_913_out,
        add_i_911_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_911_out,
        add_i_99_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_99_out,
        add_i_97_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_97_out,
        add_i_95_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_95_out,
        add_i_93_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_93_out,
        add_i_91_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_91_out,
        add_i_915_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_add_i_915_out,
        mux_case_78_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_78_out,
        mux_case_67_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_67_out,
        mux_case_56_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_56_out,
        mux_case_45_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_45_out,
        mux_case_34_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_34_out,
        mux_case_23_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_23_out,
        mux_case_12_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_12_out,
        mux_case_01_reload => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_mux_case_01_out,
        d_activation_0_address0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_address0,
        d_activation_0_ce0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_ce0,
        d_activation_0_q0 => d_activation_0_q0,
        agg_result_0_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_0_0_local_0_out,
        agg_result_0_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_0_0_local_0_out_ap_vld,
        agg_result_1_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_1_0_local_0_out,
        agg_result_1_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_1_0_local_0_out_ap_vld,
        agg_result_2_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_2_0_local_0_out,
        agg_result_2_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_2_0_local_0_out_ap_vld,
        agg_result_3_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_3_0_local_0_out,
        agg_result_3_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_3_0_local_0_out_ap_vld,
        agg_result_4_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_4_0_local_0_out,
        agg_result_4_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_4_0_local_0_out_ap_vld,
        agg_result_5_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_5_0_local_0_out,
        agg_result_5_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_5_0_local_0_out_ap_vld,
        agg_result_6_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_6_0_local_0_out,
        agg_result_6_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_6_0_local_0_out_ap_vld,
        agg_result_7_0_local_0_out => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_7_0_local_0_out,
        agg_result_7_0_local_0_out_ap_vld => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_7_0_local_0_out_ap_vld,
        grp_fu_2568_p_din0 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din0,
        grp_fu_2568_p_din1 => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din1,
        grp_fu_2568_p_dout0 => grp_fu_8581_p_dout0,
        grp_fu_2568_p_ce => grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_ready = ap_const_logic_1)) then 
                    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_done, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_block_state6_on_subcall_done, ap_block_state8_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    C_0_address0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, C_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_0_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address0;
        else 
            C_0_address0 <= C_0_address0_local;
        end if; 
    end process;


    C_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            C_0_address0_local <= "XXX";
        end if; 
    end process;


    C_0_address1_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address1, ap_CS_fsm_state6, C_0_address1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_address1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_address1;
        else 
            C_0_address1 <= C_0_address1_local;
        end if; 
    end process;


    C_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            C_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            C_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            C_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            C_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            C_0_address1_local <= "XXX";
        end if; 
    end process;


    C_0_ce0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, C_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            C_0_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_C_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce0;
        else 
            C_0_ce0 <= C_0_ce0_local;
        end if; 
    end process;


    C_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_ce0_local <= ap_const_logic_1;
        else 
            C_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_ce1_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce1, ap_CS_fsm_state6, C_0_ce1_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_ce1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_ce1;
        else 
            C_0_ce1 <= C_0_ce1_local;
        end if; 
    end process;


    C_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_ce1_local <= ap_const_logic_1;
        else 
            C_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_d0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_d0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_d0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_d0;
        else 
            C_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    C_0_we0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_we0, ap_CS_fsm_state6, C_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            C_0_we0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_C_0_we0;
        else 
            C_0_we0 <= C_0_we0_local;
        end if; 
    end process;


    C_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_we0_local <= ap_const_logic_1;
        else 
            C_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    C_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            C_0_we1_local <= ap_const_logic_1;
        else 
            C_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_0_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_0_0_local_0_out;

    agg_result_0_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_0_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_1_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_1_0_local_0_out;

    agg_result_1_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_1_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_2_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_2_0_local_0_out;

    agg_result_2_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_2_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_2_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_3_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_3_0_local_0_out;

    agg_result_3_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_3_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_4_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_4_0_local_0_out;

    agg_result_4_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_4_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_5_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_5_0_local_0_out;

    agg_result_5_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_5_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_6_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_6_0_local_0_out;

    agg_result_6_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_6_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_6_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_result_7_0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_agg_result_7_0_local_0_out;

    agg_result_7_0_ap_vld_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            agg_result_7_0_ap_vld <= ap_const_logic_1;
        else 
            agg_result_7_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_done)
    begin
        if ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_done)
    begin
        if ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state6_on_subcall_done_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_done, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_done = ap_const_logic_0) or (grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_done, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_done = ap_const_logic_0) or (grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    d_activation_0_address0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_address0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            d_activation_0_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            d_activation_0_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_address0;
        else 
            d_activation_0_address0 <= "XXX";
        end if; 
    end process;


    d_activation_0_ce0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_ce0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            d_activation_0_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_d_activation_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            d_activation_0_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_ce0;
        else 
            d_activation_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    d_activation_0_we0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            d_activation_0_we0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_d_activation_0_we0;
        else 
            d_activation_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_ap_start_reg;
    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_ap_start_reg;
    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_ap_start_reg;
    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_ap_start_reg;
    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_ap_start_reg;
    grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_ap_start_reg;

    grp_fu_2564_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_ce, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2564_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2564_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_ce;
        else 
            grp_fu_2564_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2564_opcode_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_opcode, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2564_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2564_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_opcode),2));
        else 
            grp_fu_2564_opcode <= "XX";
        end if; 
    end process;


    grp_fu_2564_p0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2564_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2564_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din0;
        else 
            grp_fu_2564_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2564_p1_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din1, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2564_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2564_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2564_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2564_p_din1;
        else 
            grp_fu_2564_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2568_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_ce, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_ce, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_2568_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2568_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2568_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_ce;
        else 
            grp_fu_2568_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2568_p0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_2568_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2568_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2568_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din0;
        else 
            grp_fu_2568_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2568_p1_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din1, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din1, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_2568_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_284_3_fu_1107_grp_fu_2568_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2568_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_1_fu_973_grp_fu_2568_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2568_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2568_p_din1;
        else 
            grp_fu_2568_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2572_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_ce, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2572_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2572_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_ce;
        else 
            grp_fu_2572_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2572_opcode_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_opcode, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2572_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2572_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_opcode),2));
        else 
            grp_fu_2572_opcode <= "XX";
        end if; 
    end process;


    grp_fu_2572_p0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2572_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2572_p0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din0;
        else 
            grp_fu_2572_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2572_p1_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din1, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_2572_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_grp_fu_2572_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2572_p1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2572_p_din1;
        else 
            grp_fu_2572_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2576_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2576_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_ce;
        else 
            grp_fu_2576_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2580_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2580_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_ce;
        else 
            grp_fu_2580_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2584_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2584_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_ce;
        else 
            grp_fu_2584_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2588_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2588_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_ce;
        else 
            grp_fu_2588_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2592_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2592_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_ce;
        else 
            grp_fu_2592_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2596_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2596_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_ce;
        else 
            grp_fu_2596_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2600_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2600_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_ce;
        else 
            grp_fu_2600_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2604_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2604_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_ce;
        else 
            grp_fu_2604_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2608_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2608_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_ce;
        else 
            grp_fu_2608_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2612_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2612_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_ce;
        else 
            grp_fu_2612_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2616_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2616_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_ce;
        else 
            grp_fu_2616_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2620_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2620_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_ce;
        else 
            grp_fu_2620_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2624_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_2624_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_ce;
        else 
            grp_fu_2624_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2628_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_ce, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_2628_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_ce;
        else 
            grp_fu_2628_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2632_ce_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_ce, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_2632_ce <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_ce;
        else 
            grp_fu_2632_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_8485_p_ce <= grp_fu_2572_ce;
    grp_fu_8485_p_din0 <= grp_fu_2572_p0;
    grp_fu_8485_p_din1 <= grp_fu_2572_p1;
    grp_fu_8485_p_opcode <= grp_fu_2572_opcode(1 - 1 downto 0);
    grp_fu_8489_p_ce <= grp_fu_2628_ce;
    grp_fu_8489_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_din0;
    grp_fu_8489_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_din1;
    grp_fu_8489_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2628_p_opcode;
    grp_fu_8493_p_ce <= grp_fu_2564_ce;
    grp_fu_8493_p_din0 <= grp_fu_2564_p0;
    grp_fu_8493_p_din1 <= grp_fu_2564_p1;
    grp_fu_8493_p_opcode <= grp_fu_2564_opcode(1 - 1 downto 0);
    grp_fu_8497_p_ce <= grp_fu_2576_ce;
    grp_fu_8497_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_din0;
    grp_fu_8497_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_din1;
    grp_fu_8497_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2576_p_opcode;
    grp_fu_8501_p_ce <= grp_fu_2580_ce;
    grp_fu_8501_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_din0;
    grp_fu_8501_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_din1;
    grp_fu_8501_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2580_p_opcode;
    grp_fu_8505_p_ce <= grp_fu_2584_ce;
    grp_fu_8505_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_din0;
    grp_fu_8505_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_din1;
    grp_fu_8505_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2584_p_opcode;
    grp_fu_8509_p_ce <= grp_fu_2588_ce;
    grp_fu_8509_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_din0;
    grp_fu_8509_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_din1;
    grp_fu_8509_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2588_p_opcode;
    grp_fu_8513_p_ce <= grp_fu_2592_ce;
    grp_fu_8513_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_din0;
    grp_fu_8513_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_din1;
    grp_fu_8513_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2592_p_opcode;
    grp_fu_8517_p_ce <= grp_fu_2596_ce;
    grp_fu_8517_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_din0;
    grp_fu_8517_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_din1;
    grp_fu_8517_p_opcode <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2596_p_opcode;
    grp_fu_8581_p_ce <= grp_fu_2568_ce;
    grp_fu_8581_p_din0 <= grp_fu_2568_p0;
    grp_fu_8581_p_din1 <= grp_fu_2568_p1;
    grp_fu_8585_p_ce <= grp_fu_2600_ce;
    grp_fu_8585_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_din0;
    grp_fu_8585_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2600_p_din1;
    grp_fu_8589_p_ce <= grp_fu_2604_ce;
    grp_fu_8589_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_din0;
    grp_fu_8589_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2604_p_din1;
    grp_fu_8593_p_ce <= grp_fu_2608_ce;
    grp_fu_8593_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_din0;
    grp_fu_8593_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2608_p_din1;
    grp_fu_8597_p_ce <= grp_fu_2612_ce;
    grp_fu_8597_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_din0;
    grp_fu_8597_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2612_p_din1;
    grp_fu_8601_p_ce <= grp_fu_2616_ce;
    grp_fu_8601_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_din0;
    grp_fu_8601_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2616_p_din1;
    grp_fu_8605_p_ce <= grp_fu_2620_ce;
    grp_fu_8605_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_din0;
    grp_fu_8605_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2620_p_din1;
    grp_fu_8609_p_ce <= grp_fu_2624_ce;
    grp_fu_8609_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_din0;
    grp_fu_8609_p_din1 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_81_12_fu_950_grp_fu_2624_p_din1;
    grp_fu_9001_p_ce <= grp_fu_2632_ce;
    grp_fu_9001_p_din0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_grp_fu_2632_p_din0;

    net_0_address0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_address0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state10, net_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_address0;
        else 
            net_0_address0 <= net_0_address0_local;
        end if; 
    end process;


    net_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address0_local <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address0_local <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address0_local <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address0_local <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            net_0_address0_local <= "XXX";
        end if; 
    end process;


    net_0_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            net_0_address1_local <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            net_0_address1_local <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            net_0_address1_local <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            net_0_address1_local <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            net_0_address1_local <= "XXX";
        end if; 
    end process;


    net_0_ce0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_ce0, grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10, net_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            net_0_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_22_1_fu_1101_net_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_ce0;
        else 
            net_0_ce0 <= net_0_ce0_local;
        end if; 
    end process;


    net_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_ce0_local <= ap_const_logic_1;
        else 
            net_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_ce1_local <= ap_const_logic_1;
        else 
            net_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_d0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_d0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_d0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_d0;
        else 
            net_0_d0 <= ap_const_lv64_0;
        end if; 
    end process;


    net_0_we0_assign_proc : process(grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_we0, ap_CS_fsm_state8, net_0_we0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            net_0_we0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_266_1_fu_1093_net_0_we0;
        else 
            net_0_we0 <= net_0_we0_local;
        end if; 
    end process;


    net_0_we0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_we0_local <= ap_const_logic_1;
        else 
            net_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    net_0_we1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            net_0_we1_local <= ap_const_logic_1;
        else 
            net_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    weights_l3_address0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_weights_l3_address0;
    weights_l3_ce0 <= grp_backProp_8_8_10_Pipeline_VITIS_LOOP_40_1_fu_864_weights_l3_ce0;
end behav;
