-- VHDL for IBM SMS ALD page 41.20.01.1
-- Title: CONSOLE ALTER CONTROL
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/24/2020 1:13:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_41_20_01_1_CONSOLE_ALTER_CONTROL is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_CONS_PRINTER_END_OF_LINE:	 in STD_LOGIC;
		PS_CLOCK_STOPPED:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		MS_CONSOLE_SET_START_CND:	 in STD_LOGIC;
		PS_START_KEY_2:	 in STD_LOGIC;
		PS_CONS_MX_32_OR_33_POS:	 in STD_LOGIC;
		PS_MASTER_ERROR:	 in STD_LOGIC;
		MV_CONS_MODE_SW_ALTER_MODE:	 in STD_LOGIC;
		PS_CONSOLE_HOME_POSITION:	 in STD_LOGIC;
		PS_CONS_MX_33_POS:	 in STD_LOGIC;
		MS_CONS_RESET_START_CONDITION:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_STOP_KEY_LATCH:	 in STD_LOGIC;
		PS_CONS_PRINTER_END_OF_LINE:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_2:	 in STD_LOGIC;
		PS_DISPLAY_ROUTINE_2:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_WRAP_AROUND_CONDITIONS:	 in STD_LOGIC;
		MS_UNGATED_ALTER_ROUTINE:	 out STD_LOGIC;
		MS_ALTER_ROUTINE:	 out STD_LOGIC;
		PS_ALTER_ROUTINE:	 out STD_LOGIC;
		MS_CONS_ALTER_MX_GATE:	 out STD_LOGIC;
		MS_DISPLAY_END_OF_MEMORY:	 out STD_LOGIC);
end ALD_41_20_01_1_CONSOLE_ALTER_CONTROL;

architecture behavioral of ALD_41_20_01_1_CONSOLE_ALTER_CONTROL is 

	signal OUT_5A_NoPin: STD_LOGIC;
	signal OUT_4A_C: STD_LOGIC;
	signal OUT_4A_C_Latch: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_3A_D_Latch: STD_LOGIC;
	signal OUT_5B_K: STD_LOGIC;
	signal OUT_4B_E: STD_LOGIC;
	signal OUT_3B_C: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_1C_C: STD_LOGIC;
	signal OUT_5D_P: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_E: STD_LOGIC;
	signal OUT_2D_A: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_5F_E: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_4F_G_Latch: STD_LOGIC;
	signal OUT_3F_C: STD_LOGIC;
	signal OUT_3F_C_Latch: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_4G_C_Latch: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3G_D_Latch: STD_LOGIC;
	signal OUT_5H_E: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_D: STD_LOGIC;
	signal OUT_4I_K: STD_LOGIC;
	signal OUT_3I_NoPin: STD_LOGIC;
	signal OUT_DOT_4A: STD_LOGIC;
	signal OUT_DOT_5B: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_5A_NoPin <= NOT(PS_B_CH_WM_BIT_1 AND PS_CONS_MX_33_POS AND PS_DISPLAY_ROUTINE_2 );
	OUT_4A_C_Latch <= NOT(OUT_3A_D AND MS_CONS_PRINTER_END_OF_LINE AND MS_PROGRAM_RESET_4 );
	OUT_3A_D_Latch <= NOT(OUT_5A_NoPin AND OUT_DOT_4A );
	OUT_5B_K <= NOT(PS_CLOCK_STOPPED );
	OUT_4B_E <= NOT(OUT_DOT_5B AND MS_CONS_RESET_START_CONDITION AND MS_CONSOLE_SET_START_CND );
	OUT_3B_C <= NOT(OUT_4D_C );
	OUT_5C_D <= NOT(PS_B_CH_WM_BIT_1 AND PS_CONS_MX_33_POS AND OUT_4E_R );
	OUT_3C_P <= NOT(MS_STOP_KEY_LATCH AND OUT_5D_P );
	OUT_1C_C <= NOT OUT_2D_A;
	OUT_5D_P <= NOT(PS_CONS_MX_32_OR_33_POS AND PS_MASTER_ERROR );
	OUT_4D_C <= NOT(OUT_DOT_4A AND OUT_DOT_4F );
	OUT_3D_E <= NOT(OUT_4D_C AND OUT_4E_R );

	SMS_AEK_2D: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_3D,	-- Pin F
		OUT1 => OUT_2D_A,
		IN2 => OPEN );

	OUT_4E_R <= NOT MV_CONS_MODE_SW_ALTER_MODE;
	OUT_1E_D <= NOT(OUT_2D_A AND PS_START_KEY_2 AND PS_CONSOLE_HOME_POSITION );
	OUT_5F_E <= NOT(OUT_4E_R AND PS_CLOCK_STOPPED AND OUT_3G_D );
	OUT_4F_G_Latch <= NOT(OUT_5F_E AND OUT_3F_C AND MS_PROGRAM_RESET_4 );
	OUT_3F_C_Latch <= NOT(OUT_DOT_4F AND OUT_4I_K AND OUT_3H_D );
	OUT_5G_C <= NOT(PS_CLOCK_STOPPED );
	OUT_4G_C_Latch <= NOT(OUT_3G_D AND MS_LOGIC_GATE_D_1 AND MS_STOP_KEY_LATCH );
	OUT_3G_D_Latch <= NOT(OUT_4G_C AND OUT_3I_NoPin );
	OUT_5H_E <= NOT(OUT_4E_R AND PS_CONS_MX_33_POS AND PS_CONS_PRINTER_END_OF_LINE );
	OUT_4H_G <= NOT(MS_CONSOLE_SET_START_CND AND MS_CONS_RESET_START_CONDITION AND OUT_DOT_5H );
	OUT_3H_D <= NOT(OUT_3G_D AND PS_DISPLAY_ROUTINE_2 AND PS_LOGIC_GATE_C_1 );
	OUT_4I_K <= NOT(PS_CONS_PRINTER_END_OF_LINE AND PS_DISPLAY_ROUTINE_2 );
	OUT_3I_NoPin <= NOT(PS_LOGIC_GATE_F_1 AND PS_WRAP_AROUND_CONDITIONS AND PS_2ND_CLOCK_PULSE_2 );
	OUT_DOT_4A <= OUT_4A_C OR OUT_4B_E;
	OUT_DOT_5B <= OUT_5B_K OR OUT_5C_D;
	OUT_DOT_3D <= OUT_3C_P OR OUT_3D_E;
	OUT_DOT_5H <= OUT_5G_C OR OUT_5H_E;
	OUT_DOT_4F <= OUT_4F_G OR OUT_4H_G;

	MS_UNGATED_ALTER_ROUTINE <= OUT_3B_C;
	MS_ALTER_ROUTINE <= OUT_1C_C;
	PS_ALTER_ROUTINE <= OUT_2D_A;
	MS_CONS_ALTER_MX_GATE <= OUT_1E_D;
	MS_DISPLAY_END_OF_MEMORY <= OUT_3H_D;

	Latch_4A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4A_C_Latch,
		Q => OUT_4A_C,
		QBar => OPEN );

	Latch_3A: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3A_D_Latch,
		Q => OUT_3A_D,
		QBar => OPEN );

	Latch_4F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4F_G_Latch,
		Q => OUT_4F_G,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_C_Latch,
		Q => OUT_3F_C,
		QBar => OPEN );

	Latch_4G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4G_C_Latch,
		Q => OUT_4G_C,
		QBar => OPEN );

	Latch_3G: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3G_D_Latch,
		Q => OUT_3G_D,
		QBar => OPEN );


end;
