PPA Report for PriorityMatrixStage.v (Module: PriorityMatrixStage)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 23
IO Count: 48
Cell Count: 124

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 488.76 MHz
Reg-to-Reg Critical Path Delay: 2.316 ns

POWER METRICS:
-------------
Total Power Consumption: 0.456 W
