CSR_CLRBIT_1,FUNC_0
CSR_SETBIT_1,FUNC_1
CSR_WRITE_1,FUNC_2
CSR_WRITE_2,FUNC_3
CSR_WRITE_4,FUNC_4
ETHER_ADDR_LEN,VAR_0
IFCAP_POLLING,VAR_1
IFF_DRV_OACTIVE,VAR_2
IFF_DRV_RUNNING,VAR_3
IF_LLADDR,FUNC_5
VGE_ADDR_HI,FUNC_6
VGE_ADDR_LO,FUNC_7
VGE_CHIPCFG1,VAR_4
VGE_CHIPCFG1_BAKOPT,VAR_5
VGE_CHIPCFG1_CAP,VAR_6
VGE_CHIPCFG1_CRANDOM,VAR_7
VGE_CHIPCFG1_MBA,VAR_8
VGE_CHIPCFG1_OFSET,VAR_9
VGE_CR0_RX_ENABLE,VAR_10
VGE_CR0_START,VAR_11
VGE_CR0_STOP,VAR_12
VGE_CR0_TX_ENABLE,VAR_13
VGE_CR1_NOPOLL,VAR_14
VGE_CR2_XON_ENABLE,VAR_15
VGE_CR3_INT_GMSK,VAR_16
VGE_CRC0,VAR_17
VGE_CRC2,VAR_18
VGE_CRS0,VAR_19
VGE_CRS1,VAR_20
VGE_CRS2,VAR_21
VGE_CRS3,VAR_22
VGE_DIAGCTL,VAR_23
VGE_DIAGCTL_LPSEL_DIS,VAR_24
VGE_DMABURST_128,VAR_25
VGE_DMACFG0,VAR_26
VGE_DMACFG0_BURSTLEN,VAR_27
VGE_FLAG_LINK,VAR_28
VGE_IMR,VAR_29
VGE_INTRS,VAR_30
VGE_INTRS_POLLING,VAR_31
VGE_ISR,VAR_32
VGE_LOCK_ASSERT,FUNC_8
VGE_PAR0,VAR_33
VGE_RXCFG,VAR_34
VGE_RXCFG_FIFO_THR,VAR_35
VGE_RXCFG_VTAGOPT,VAR_36
VGE_RXDESCNUM,VAR_37
VGE_RXDESC_ADDR_LO,VAR_38
VGE_RXDESC_RESIDUECNT,VAR_39
VGE_RXFIFOTHR_128BYTES,VAR_40
VGE_RXQCSRS,VAR_41
VGE_RXQCSR_RUN,VAR_42
VGE_RXQCSR_WAK,VAR_43
VGE_RX_DESC_CNT,VAR_44
VGE_TXCFG,VAR_45
VGE_TXCFG_ARB_PRIO,VAR_46
VGE_TXCFG_NONBLK,VAR_47
VGE_TXDESCNUM,VAR_48
VGE_TXDESC_ADDR_LO0,VAR_49
VGE_TXDESC_HIADDR,VAR_50
VGE_TXQCSRS,VAR_51
VGE_TXQCSR_RUN0,VAR_52
VGE_TX_DESC_CNT,VAR_53
VGE_TX_PAUSE_TIMER,VAR_54
callout_reset,FUNC_9
device_printf,FUNC_10
hz,VAR_55
vge_cam_clear,FUNC_11
vge_ifmedia_upd_locked,FUNC_12
vge_intr_holdoff,FUNC_13
vge_miipoll_start,FUNC_14
vge_reset,FUNC_15
vge_rx_list_init,FUNC_16
vge_rxfilter,FUNC_17
vge_setvlan,FUNC_18
vge_stats_clear,FUNC_19
vge_stop,FUNC_20
vge_tx_list_init,FUNC_21
vge_watchdog,VAR_56
vge_init_locked,FUNC_22
sc,VAR_57
ifp,VAR_58
error,VAR_59
i,VAR_60
