Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: add_sub_on_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "add_sub_on_board.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "add_sub_on_board"
Output Format                      : NGC
Target Device                      : xc3s100e-5-tq144

---- Source Options
Top Module Name                    : add_sub_on_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/half_adder.vhd" in Library work.
Architecture dataflow of Entity half_adder is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/muxn_1.vhd" in Library work.
Architecture dataflow of Entity muxn_1 is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/demux1_n.vhd" in Library work.
Architecture dataflow of Entity demux1_n is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/cathode_encoder.vhd" in Library work.
Architecture behavioral of Entity cathode_encoder is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/full_adder.vhd" in Library work.
Architecture structural of Entity full_adder is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/clock_filter.vhd" in Library work.
Architecture behavioral of Entity clock_filter is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/counter_mod2n.vhd" in Library work.
Architecture behavioral of Entity counter_mod2n is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/cathode_manager.vhd" in Library work.
Architecture structural of Entity cathode_manager is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/anode_manager.vhd" in Library work.
Architecture structural of Entity anode_manager is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/ripple_carry_adder.vhd" in Library work.
Architecture structural of Entity ripple_carry_adder is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/edge_triggered_d_n.vhd" in Library work.
Architecture behavioral of Entity edge_triggered_d_n is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/add_sub.vhd" in Library work.
Architecture structural of Entity add_sub is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/display.vhd" in Library work.
Architecture structural of Entity display is up to date.
Compiling vhdl file "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/add_sub_on_board.vhd" in Library work.
Architecture structural of Entity add_sub_on_board is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <add_sub_on_board> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <edge_triggered_d_n> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <add_sub> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <display> in library <work> (architecture <structural>) with generics.
	freq_clock = 50000000
	freq_hit = 5000000

Analyzing hierarchy for entity <ripple_carry_adder> in library <work> (architecture <structural>) with generics.
	width = 8

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <behavioral>) with generics.
	freq_clock = 50000000
	freq_hit = 5000000

Analyzing hierarchy for entity <counter_mod2n> in library <work> (architecture <behavioral>) with generics.
	width = 2

Analyzing hierarchy for entity <cathode_manager> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <anode_manager> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <full_adder> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <muxn_1> in library <work> (architecture <dataflow>) with generics.
	address_width = 2

Analyzing hierarchy for entity <cathode_encoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demux1_n> in library <work> (architecture <dataflow>) with generics.
	address_width = 2

Analyzing hierarchy for entity <half_adder> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <add_sub_on_board> in library <work> (Architecture <structural>).
WARNING:Xst:819 - "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/add_sub_on_board.vhd" line 171: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <a>, <b>, <s>
Entity <add_sub_on_board> analyzed. Unit <add_sub_on_board> generated.

Analyzing generic Entity <edge_triggered_d_n> in library <work> (Architecture <behavioral>).
	width = 8
Entity <edge_triggered_d_n> analyzed. Unit <edge_triggered_d_n> generated.

Analyzing generic Entity <add_sub> in library <work> (Architecture <structural>).
	width = 8
Entity <add_sub> analyzed. Unit <add_sub> generated.

Analyzing generic Entity <ripple_carry_adder> in library <work> (Architecture <structural>).
	width = 8
Entity <ripple_carry_adder> analyzed. Unit <ripple_carry_adder> generated.

Analyzing Entity <full_adder> in library <work> (Architecture <structural>).
Entity <full_adder> analyzed. Unit <full_adder> generated.

Analyzing Entity <half_adder> in library <work> (Architecture <dataflow>).
Entity <half_adder> analyzed. Unit <half_adder> generated.

Analyzing generic Entity <display> in library <work> (Architecture <structural>).
	freq_clock = 50000000
	freq_hit = 5000000
Entity <display> analyzed. Unit <display> generated.

Analyzing generic Entity <clock_filter> in library <work> (Architecture <behavioral>).
	freq_clock = 50000000
	freq_hit = 5000000
Entity <clock_filter> analyzed. Unit <clock_filter> generated.

Analyzing generic Entity <counter_mod2n> in library <work> (Architecture <behavioral>).
	width = 2
Entity <counter_mod2n> analyzed. Unit <counter_mod2n> generated.

Analyzing Entity <cathode_manager> in library <work> (Architecture <structural>).
Entity <cathode_manager> analyzed. Unit <cathode_manager> generated.

Analyzing generic Entity <muxn_1> in library <work> (Architecture <dataflow>).
	address_width = 2
Entity <muxn_1> analyzed. Unit <muxn_1> generated.

Analyzing Entity <cathode_encoder> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/cathode_encoder.vhd" line 97: Mux is complete : default of case is discarded
Entity <cathode_encoder> analyzed. Unit <cathode_encoder> generated.

Analyzing Entity <anode_manager> in library <work> (Architecture <structural>).
Entity <anode_manager> analyzed. Unit <anode_manager> generated.

Analyzing generic Entity <demux1_n> in library <work> (Architecture <dataflow>).
	address_width = 2
Entity <demux1_n> analyzed. Unit <demux1_n> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <edge_triggered_d_n>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/edge_triggered_d_n.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <edge_triggered_d_n> synthesized.


Synthesizing Unit <half_adder>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/half_adder.vhd".
    Found 1-bit xor2 for signal <s>.
Unit <half_adder> synthesized.


Synthesizing Unit <clock_filter>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/clock_filter.vhd".
    Found 3-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <clock_filter> synthesized.


Synthesizing Unit <counter_mod2n>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/counter_mod2n.vhd".
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count$add0000> created at line 25.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_mod2n> synthesized.


Synthesizing Unit <muxn_1>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/muxn_1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <X>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <muxn_1> synthesized.


Synthesizing Unit <cathode_encoder>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/cathode_encoder.vhd".
    Found 16x7-bit ROM for signal <cathodes>.
    Summary:
	inferred   1 ROM(s).
Unit <cathode_encoder> synthesized.


Synthesizing Unit <demux1_n>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/demux1_n.vhd".
Unit <demux1_n> synthesized.


Synthesizing Unit <full_adder>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/full_adder.vhd".
Unit <full_adder> synthesized.


Synthesizing Unit <cathode_manager>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/cathode_manager.vhd".
Unit <cathode_manager> synthesized.


Synthesizing Unit <anode_manager>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/anode_manager.vhd".
Unit <anode_manager> synthesized.


Synthesizing Unit <display>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/display.vhd".
Unit <display> synthesized.


Synthesizing Unit <ripple_carry_adder>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/ripple_carry_adder.vhd".
Unit <ripple_carry_adder> synthesized.


Synthesizing Unit <add_sub>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/add_sub.vhd".
Unit <add_sub> synthesized.


Synthesizing Unit <add_sub_on_board>.
    Related source file is "C:/Users/Michele/Documents/TesinaASE/VHDL/Michele/ISE/prototipi/add_sub/add_sub_on_board.vhd".
WARNING:Xst:646 - Signal <carry> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <add_sub_on_board> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 3
 2-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 6
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 18
 Flip-Flops                                            : 18
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 6
# Xors                                                 : 16
 1-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <add_sub_on_board> ...

Optimizing unit <ripple_carry_adder> ...

Optimizing unit <add_sub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block add_sub_on_board, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : add_sub_on_board.ngr
Top Level Output File Name         : add_sub_on_board
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 63
#      INV                         : 2
#      LUT2                        : 10
#      LUT3                        : 7
#      LUT4                        : 33
#      MUXF5                       : 10
#      VCC                         : 1
# FlipFlops/Latches                : 21
#      FDC                         : 3
#      FDCE                        : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 12
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-5 

 Number of Slices:                       27  out of    960     2%  
 Number of Slice Flip Flops:             21  out of   1920     1%  
 Number of 4 input LUTs:                 52  out of   1920     2%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    108    25%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.587ns (Maximum Frequency: 386.615MHz)
   Minimum input arrival time before clock: 2.482ns
   Maximum output required time after clock: 16.329ns
   Maximum combinational path delay: 17.380ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 2.587ns (frequency: 386.615MHz)
  Total number of paths / destination ports: 15 / 7
-------------------------------------------------------------------------
Delay:               2.587ns (Levels of Logic = 1)
  Source:            inst_display/inst_counter/count_0 (FF)
  Destination:       inst_display/inst_counter/count_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: inst_display/inst_counter/count_0 to inst_display/inst_counter/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.514   0.836  inst_display/inst_counter/count_0 (inst_display/inst_counter/count_0)
     INV:I->O              1   0.612   0.357  inst_display/inst_counter/Madd_count_add0000_xor<0>11_INV_0 (inst_display/inst_counter/count_add0000<0>)
     FDCE:D                    0.268          inst_display/inst_counter/count_0
    ----------------------------------------
    Total                      2.587ns (1.394ns logic, 1.193ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.482ns (Levels of Logic = 1)
  Source:            load_b (PAD)
  Destination:       inst_edge_triggered_d_b/q_7 (FF)
  Destination Clock: clock rising

  Data Path: load_b to inst_edge_triggered_d_b/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.106   0.893  load_b_IBUF (load_b_IBUF)
     FDCE:CE                   0.483          inst_edge_triggered_d_b/q_0
    ----------------------------------------
    Total                      2.482ns (1.589ns logic, 0.893ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 1016 / 11
-------------------------------------------------------------------------
Offset:              16.329ns (Levels of Logic = 13)
  Source:            inst_edge_triggered_d_b/q_0 (FF)
  Destination:       cathodes<4> (PAD)
  Source Clock:      clock rising

  Data Path: inst_edge_triggered_d_b/q_0 to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.532  inst_edge_triggered_d_b/q_0 (inst_edge_triggered_d_b/q_0)
     LUT3:I0->O            2   0.612   0.383  inst_add_sub/rca/carry<8>71 (inst_add_sub/rca/carry<8>_bdd12)
     LUT4:I3->O            3   0.612   0.454  inst_add_sub/rca/carry<8>61 (inst_add_sub/rca/carry<8>_bdd10)
     LUT4:I3->O            3   0.612   0.454  inst_add_sub/rca/carry<8>51 (inst_add_sub/rca/carry<8>_bdd8)
     LUT4:I3->O            3   0.612   0.454  inst_add_sub/rca/carry<8>41 (inst_add_sub/rca/carry<8>_bdd6)
     LUT4:I3->O            2   0.612   0.383  inst_add_sub/rca/carry<8>31 (inst_add_sub/rca/carry<8>_bdd4)
     LUT4:I3->O            1   0.612   0.426  inst_add_sub/rca/carry<8>21 (inst_add_sub/rca/carry<8>_bdd2)
     LUT4:I1->O            3   0.612   0.451  inst_add_sub/rca/s<7>_SW1 (N33)
     MUXF5:S->O            2   0.641   0.449  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X225_f5 (inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X225)
     LUT3:I1->O            1   0.612   0.000  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X298_G (N38)
     MUXF5:I1->O           1   0.278   0.509  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X298 (inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X298)
     LUT2:I0->O            7   0.612   0.754  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X2113 (inst_display/inst_cathode_manager/nibble<3>)
     LUT4:I0->O            1   0.612   0.357  inst_display/inst_cathode_manager/inst_encoder/Mrom_cathodes41 (cathodes_4_OBUF)
     OBUF:I->O                 3.169          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                     16.329ns (10.722ns logic, 5.607ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 471 / 9
-------------------------------------------------------------------------
Delay:               17.380ns (Levels of Logic = 14)
  Source:            add_sub_n (PAD)
  Destination:       cathodes<4> (PAD)

  Data Path: add_sub_n to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.106   0.991  add_sub_n_IBUF (add_sub_n_IBUF)
     LUT3:I1->O            2   0.612   0.383  inst_add_sub/rca/carry<8>71 (inst_add_sub/rca/carry<8>_bdd12)
     LUT4:I3->O            3   0.612   0.454  inst_add_sub/rca/carry<8>61 (inst_add_sub/rca/carry<8>_bdd10)
     LUT4:I3->O            3   0.612   0.454  inst_add_sub/rca/carry<8>51 (inst_add_sub/rca/carry<8>_bdd8)
     LUT4:I3->O            3   0.612   0.454  inst_add_sub/rca/carry<8>41 (inst_add_sub/rca/carry<8>_bdd6)
     LUT4:I3->O            2   0.612   0.383  inst_add_sub/rca/carry<8>31 (inst_add_sub/rca/carry<8>_bdd4)
     LUT4:I3->O            1   0.612   0.426  inst_add_sub/rca/carry<8>21 (inst_add_sub/rca/carry<8>_bdd2)
     LUT4:I1->O            3   0.612   0.451  inst_add_sub/rca/s<7>_SW1 (N33)
     MUXF5:S->O            2   0.641   0.449  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X225_f5 (inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X225)
     LUT3:I1->O            1   0.612   0.000  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X298_G (N38)
     MUXF5:I1->O           1   0.278   0.509  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X298 (inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X298)
     LUT2:I0->O            7   0.612   0.754  inst_display/inst_cathode_manager/inst_mux_all[3].inst_mux4_1/Mmux_X2113 (inst_display/inst_cathode_manager/nibble<3>)
     LUT4:I0->O            1   0.612   0.357  inst_display/inst_cathode_manager/inst_encoder/Mrom_cathodes41 (cathodes_4_OBUF)
     OBUF:I->O                 3.169          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                     17.380ns (11.314ns logic, 6.066ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.24 secs
 
--> 

Total memory usage is 201504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

