0.7
2020.1
May 27 2020
20:09:33
C:/Users/Ying/Desktop/HDL_projects/twos_comp_adder/twos_comp_adder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/twos_comp_adder/twos_comp_adder.srcs/sources_1/new/TwosCompAdder.sv,1622101825,systemVerilog,,C:/Users/Ying/Desktop/HDL_projects/twos_comp_adder/twos_comp_adder.srcs/sources_1/new/TwosCompAdder_tb.sv,,TwosCompAdder,,,,,,,,
C:/Users/Ying/Desktop/HDL_projects/twos_comp_adder/twos_comp_adder.srcs/sources_1/new/TwosCompAdder_tb.sv,1622142821,systemVerilog,,,,TwosCompAdder_tb,,,,,,,,
