 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac
Version: T-2022.03
Date   : Tue Jul 25 14:37:48 2023
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: stage2_result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: stage2_protect_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                G5K                   fsa0m_a_generic_core_ss1p62v125c
  mac_DW01_add_2     enG5K                 fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  stage2_result_reg_0_/CK (QDFFRBN)        0.00       0.50 r
  stage2_result_reg_0_/Q (QDFFRBN)         0.65       1.15 f
  add_78/A[0] (mac_DW01_add_2)             0.00       1.15 f
  add_78/U1/O (AN2)                        0.36       1.51 f
  add_78/U1_1/CO (FA1S)                    0.46       1.97 f
  add_78/U1_2/CO (FA1S)                    0.49       2.47 f
  add_78/U1_3/CO (FA1S)                    0.49       2.96 f
  add_78/U1_4/CO (FA1S)                    0.49       3.45 f
  add_78/U1_5/CO (FA1S)                    0.49       3.95 f
  add_78/U1_6/CO (FA1S)                    0.49       4.44 f
  add_78/U1_7/CO (FA1S)                    0.49       4.94 f
  add_78/U1_8/CO (FA1S)                    0.49       5.43 f
  add_78/U1_9/CO (FA1S)                    0.49       5.92 f
  add_78/U1_10/CO (FA1S)                   0.49       6.42 f
  add_78/U1_11/CO (FA1S)                   0.49       6.91 f
  add_78/U1_12/CO (FA1S)                   0.49       7.40 f
  add_78/U1_13/CO (FA1S)                   0.49       7.90 f
  add_78/U1_14/CO (FA1S)                   0.49       8.39 f
  add_78/U1_15/CO (FA1S)                   0.49       8.89 f
  add_78/U1_16/CO (FA1S)                   0.49       9.38 f
  add_78/U1_17/CO (FA1S)                   0.49       9.87 f
  add_78/U1_18/CO (FA1S)                   0.49      10.37 f
  add_78/U1_19/CO (FA1S)                   0.49      10.86 f
  add_78/U1_20/CO (FA1S)                   0.49      11.35 f
  add_78/U1_21/CO (FA1S)                   0.49      11.85 f
  add_78/U1_22/CO (FA1S)                   0.49      12.34 f
  add_78/U1_23/CO (FA1S)                   0.49      12.84 f
  add_78/U1_24/CO (FA1S)                   0.49      13.33 f
  add_78/U1_25/CO (FA1S)                   0.49      13.82 f
  add_78/U1_26/CO (FA1S)                   0.49      14.32 f
  add_78/U1_27/CO (FA1S)                   0.49      14.81 f
  add_78/U1_28/CO (FA1S)                   0.49      15.30 f
  add_78/U1_29/CO (FA1S)                   0.49      15.80 f
  add_78/U1_30/CO (FA1S)                   0.49      16.29 f
  add_78/U1_31/CO (FA1S)                   0.49      16.79 f
  add_78/U1_32/CO (FA1S)                   0.50      17.28 f
  add_78/U1_33/CO (FA1S)                   0.50      17.78 f
  add_78/U1_34/CO (FA1S)                   0.50      18.27 f
  add_78/U1_35/CO (FA1S)                   0.50      18.77 f
  add_78/U1_36/CO (FA1S)                   0.50      19.26 f
  add_78/U1_37/CO (FA1S)                   0.50      19.76 f
  add_78/U1_38/CO (FA1S)                   0.47      20.23 f
  add_78/U1_39/O (XOR3)                    0.33      20.56 f
  add_78/SUM[39] (mac_DW01_add_2)          0.00      20.56 f
  U578/O (AOI22S)                          0.23      20.79 r
  U577/O (ND3)                             0.15      20.94 f
  stage2_protect_reg_7_/D (QDFFRBN)        0.00      20.94 f
  data arrival time                                  20.94

  clock clk (rise edge)                  300.00     300.00
  clock network delay (ideal)              0.50     300.50
  clock uncertainty                       -0.10     300.40
  stage2_protect_reg_7_/CK (QDFFRBN)       0.00     300.40 r
  library setup time                      -0.12     300.28
  data required time                                300.28
  -----------------------------------------------------------
  data required time                                300.28
  data arrival time                                 -20.94
  -----------------------------------------------------------
  slack (MET)                                       279.33


1
