
#COPYRIGHT (c) 2006 XILINX, INC.
#ALL RIGHTS RESERVED

Core name    : Virtex-5 RocketIO GTP Wizard
Version      : 1.4
Release Date : Mar 2007
File         : readme_pcie.txt

###########################
# README FOR PCIE PROTOCOL#
###########################

# A NOTE on the Example design generated from PCIe protocol file

The Example design demonstrates only the Transceiver configuration required for PCIe protocol.
For designing a PCI Express Endpoint (Hard Block on V5 LXT FPGAs) based system with Transceivers, 
Xilinx offers two different IP solutions. They are: 
PCI Express Endpoint Block LogiCORE and PCI Express Endpoint Block Plus LogiCORE. 
   
For more information on the two cores, please refer to the following link : 
http://www.xilinx.com/ipcenter/V5LXT_pcie_ep_sel_guide/
     

# REFERENCES
1. UG197 : Virtex-5 PCI Express Endpoint Block User Guide
2. UG196 : Virtex-5 RocketIO GTP Transceiver User Guide

 
