// Seed: 2561903763
module module_0 (
    input wand id_0,
    output wand id_1,
    input uwire id_2,
    output supply1 id_3,
    output uwire id_4,
    output wand id_5,
    input wor id_6
);
  wire [1 : -1 'b0] id_8, id_9;
  assign module_1.id_9 = 0;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 void id_0,
    input supply1 id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    input uwire id_9,
    input tri id_10,
    output tri1 id_11,
    output tri id_12,
    output supply0 id_13,
    input tri1 id_14,
    input supply0 id_15,
    output uwire id_16,
    input wire id_17,
    output supply0 id_18,
    output logic id_19,
    input wire id_20
);
  always id_19 <= -1;
  assign id_5  = 1;
  assign id_18 = 1 != (-1 && 1 | id_20);
  module_0 modCall_1 (
      id_20,
      id_13,
      id_7,
      id_8,
      id_3,
      id_3,
      id_14
  );
  logic id_22;
  ;
  wire  id_23;
  logic id_24;
endmodule
