<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

</twCmdLine><twDesign>mojo_top_0_routed.ncd</twDesign><twDesignPath>mojo_top_0_routed.ncd</twDesignPath><twPCF>mojo_top_0.pcf</twPCF><twPcfPath>mojo_top_0.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="clkgen/dcm_sp_inst/CLK0" logResource="clkgen/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkgen/clk0"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmper_CLKDV" slack="33.980" period="40.000" constraintValue="40.000" deviceLimit="6.020" freqLimit="166.113" physResource="clkgen/dcm_sp_inst/CLKDV" logResource="clkgen/dcm_sp_inst/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="clkgen/clkdv"/><twPinLimit anchorID="12" type="MAXPERIOD" name="Tdcmper_CLKIN" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="clkgen/dcm_sp_inst/CLKIN" logResource="clkgen/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clkgen/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="13" type="MAXPERIOD" name="Tdcmper_CLKOUT" slack="180.000" period="20.000" constraintValue="20.000" deviceLimit="200.000" freqLimit="5.000" physResource="clkgen/dcm_sp_inst/CLK0" logResource="clkgen/dcm_sp_inst/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="clkgen/clk0"/><twPinLimit anchorID="14" type="MAXPERIOD" name="Tdcmper_CLKDV" slack="3160.000" period="40.000" constraintValue="40.000" deviceLimit="3200.000" freqLimit="0.313" physResource="clkgen/dcm_sp_inst/CLKDV" logResource="clkgen/dcm_sp_inst/CLKDV" locationPin="DCM_X0Y1.CLKDV" clockNet="clkgen/clkdv"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;</twConstName><twItemCnt>109463839</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3402</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>28.481</twMinPer></twConstHead><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.519</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.363</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.610</twLogDel><twRouteDel>19.753</twRouteDel><twTotDel>28.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.523</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.359</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.351</twLogDel><twRouteDel>20.008</twRouteDel><twTotDel>28.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.528</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.354</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.610</twLogDel><twRouteDel>19.744</twRouteDel><twTotDel>28.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.532</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.350</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.351</twLogDel><twRouteDel>19.999</twRouteDel><twTotDel>28.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.568</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.314</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.614</twLogDel><twRouteDel>19.700</twRouteDel><twTotDel>28.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.572</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.310</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.355</twLogDel><twRouteDel>19.955</twRouteDel><twTotDel>28.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.577</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.305</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.614</twLogDel><twRouteDel>19.691</twRouteDel><twTotDel>28.305</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.581</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.301</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.355</twLogDel><twRouteDel>19.946</twRouteDel><twTotDel>28.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.635</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.247</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/Sh33</twComp><twBEL>snake/snake_fsm/alu_a&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B0</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>snake/M_snake_fsm_alu_a[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.614</twLogDel><twRouteDel>19.633</twRouteDel><twTotDel>28.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.639</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.243</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/Sh33</twComp><twBEL>snake/snake_fsm/alu_a&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B0</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>snake/M_snake_fsm_alu_a[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.355</twLogDel><twRouteDel>19.888</twRouteDel><twTotDel>28.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.644</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.238</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/Sh33</twComp><twBEL>snake/snake_fsm/alu_a&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B0</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>snake/M_snake_fsm_alu_a[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.614</twLogDel><twRouteDel>19.624</twRouteDel><twTotDel>28.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.648</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.234</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y33.C6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/Sh33</twComp><twBEL>snake/snake_fsm/alu_a&lt;0&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B0</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.296</twDelInfo><twComp>snake/M_snake_fsm_alu_a[0]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.355</twLogDel><twRouteDel>19.879</twRouteDel><twTotDel>28.234</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.655</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.227</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp><twBEL>snake/snake_fsm/alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.614</twLogDel><twRouteDel>19.613</twRouteDel><twTotDel>28.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.659</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.223</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp><twBEL>snake/snake_fsm/alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.355</twLogDel><twRouteDel>19.868</twRouteDel><twTotDel>28.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.664</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.218</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp><twBEL>snake/snake_fsm/alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.614</twLogDel><twRouteDel>19.604</twRouteDel><twTotDel>28.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.668</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.214</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y30.D2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp><twBEL>snake/snake_fsm/alu_a&lt;4&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>snake/M_snake_fsm_alu_a[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.355</twLogDel><twRouteDel>19.859</twRouteDel><twTotDel>28.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.746</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.077</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.681</twLogDel><twRouteDel>19.396</twRouteDel><twTotDel>28.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.750</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.073</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.422</twLogDel><twRouteDel>19.651</twRouteDel><twTotDel>28.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.755</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.068</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.681</twLogDel><twRouteDel>19.387</twRouteDel><twTotDel>28.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.759</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.064</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.422</twLogDel><twRouteDel>19.642</twRouteDel><twTotDel>28.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.764</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd5</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.093</twTotPathDel><twClkSkew dest = "0.697" src = "0.655">-0.042</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd5</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X9Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd9</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd5_rt</twBEL><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;0&gt;LogicTrst_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[0]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;0&gt;LogicTrst_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.299</twLogDel><twRouteDel>19.794</twRouteDel><twTotDel>28.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.773</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd5</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.084</twTotPathDel><twClkSkew dest = "0.697" src = "0.655">-0.042</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd5</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X9Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X9Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd9</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd5</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.D4</twSite><twDelType>net</twDelType><twFanCnt>113</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd5</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd5_rt</twBEL><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;0&gt;LogicTrst_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y33.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>snake/snake_fsm/GND_25_o_M_r4_q[31]_equal_1000_o_l1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y33.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[0]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;0&gt;LogicTrst_cy1_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y35.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>snake/N160</twComp><twBEL>snake/snake_fsm/alu_a&lt;7&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B7</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.464</twDelInfo><twComp>snake/M_snake_fsm_alu_a[7]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.299</twLogDel><twRouteDel>19.785</twRouteDel><twTotDel>28.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.790</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.092</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N176</twComp><twBEL>snake/snake_fsm/alu_a&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B14</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>snake/M_snake_fsm_alu_a[14]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.609</twLogDel><twRouteDel>19.483</twRouteDel><twTotDel>28.092</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.794</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.088</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N176</twComp><twBEL>snake/snake_fsm/alu_a&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B14</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>snake/M_snake_fsm_alu_a[14]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.350</twLogDel><twRouteDel>19.738</twRouteDel><twTotDel>28.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.795</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.028</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.685</twLogDel><twRouteDel>19.343</twRouteDel><twTotDel>28.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.799</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.024</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.426</twLogDel><twRouteDel>19.598</twRouteDel><twTotDel>28.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.799</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.083</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N176</twComp><twBEL>snake/snake_fsm/alu_a&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B14</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>snake/M_snake_fsm_alu_a[14]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.609</twLogDel><twRouteDel>19.474</twRouteDel><twTotDel>28.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.803</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.079</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd12</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd12</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">1.929</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd12</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/N176</twComp><twBEL>snake/snake_fsm/alu_a&lt;14&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B14</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.749</twDelInfo><twComp>snake/M_snake_fsm_alu_a[14]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.350</twLogDel><twRouteDel>19.729</twRouteDel><twTotDel>28.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.803</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="DSP">snake/snake_fsm/Maddsub_n2392</twDest><twTotPathDel>28.079</twTotPathDel><twClkSkew dest = "0.785" src = "0.718">-0.067</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='DSP'>snake/snake_fsm/Maddsub_n2392</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.648</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_alu_a[5]</twComp><twBEL>snake/snake_fsm/alu_a&lt;5&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>snake/M_snake_fsm_alu_a[5]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M8</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y28.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>snake/alu/add/n0023[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp><twBEL>snake/alu/add/Mmux_sum151</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.658</twDelInfo><twComp>snake/alu/M_add_out[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu303</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.161</twDelInfo><twComp>snake/M_alu_alu[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT91</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y3.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[4]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y3.CLK</twSite><twDelType>Tdspdck_C_CREG</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>snake/snake_fsm/Maddsub_n2392</twComp><twBEL>snake/snake_fsm/Maddsub_n2392</twBEL></twPathDel><twLogDel>8.590</twLogDel><twRouteDel>19.489</twRouteDel><twTotDel>28.079</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.804</twSlack><twSrc BELType="FF">snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType="FF">snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twTotPathDel>28.019</twTotPathDel><twClkSkew dest = "0.726" src = "0.718">-0.008</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>snake/snake_fsm/M_state_q_FSM_FFd10</twSrc><twDest BELType='FF'>snake/snake_fsm/M_vram_refresh_ctr_q_3</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X15Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">M_clkgen_clk_25</twSrcClk><twPathDel><twSite>SLICE_X15Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd13</twComp><twBEL>snake/snake_fsm/M_state_q_FSM_FFd10</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.524</twDelInfo><twComp>snake/snake_fsm/M_state_q_FSM_FFd10</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y31.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_PWR_196_o_Select_1558_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/M_state_q_FSM_FFd11</twComp><twBEL>snake/snake_fsm/M_state_q_M_vram_refresh_d111</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y36.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_vram_refresh_d11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/travel_dir&lt;3&gt;3</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>snake/snake_fsm/M_state_q_M_state_q[4]_GND_32_o_Select_1236_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp><twBEL>snake/snake_fsm/direction_lut_dir_state&lt;2&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>snake/M_snake_fsm_direction_lut_dir_state[4]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;211</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.813</twDelInfo><twComp>snake/direction_lut/travel_dir&lt;1&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_direction_q[3]</twComp><twBEL>snake/direction_lut/travel_dir&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y27.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.938</twDelInfo><twComp>snake/M_direction_lut_travel_dir[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>snake/Sh43</twComp><twBEL>snake/snake_fsm/M_state_q_M_state_q[4]_GND_56_o_Select_1318_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">1.113</twDelInfo><twComp>snake/M_snake_fsm_alu_b[10]</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/N148</twComp><twBEL>snake/snake_fsm/alu_a&lt;1&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.460</twDelInfo><twComp>snake/M_snake_fsm_alu_a[1]</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y7.M7</twSite><twDelType>Tdspdo_B_M</twDelType><twDelInfo twEdge="twRising">3.894</twDelInfo><twComp>snake/alu/add/Mmult_n0023</twComp><twBEL>snake/alu/add/Mmult_n0023</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>snake/alu/add/n0023[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y28.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/alu/M_add_out[12]</twComp><twBEL>snake/alu/add/Mmux_sum141</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>snake/alu/M_add_out[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_r1_q[8]</twComp><twBEL>snake/alu/Mmux_alu283</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.776</twDelInfo><twComp>snake/M_alu_alu[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/Mmux_ram_addr[9]_alu_alu[9]_mux_1018_OUT81</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>snake/snake_fsm/ram_addr[9]_alu_alu[9]_mux_1018_OUT[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>snake/snake_fsm/N138</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y32.D5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>snake/snake_fsm/PWR_24_o_ram_addr[9]_LessThan_1021_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y32.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y17.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.275</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;11&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y17.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[0]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.B3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d&lt;0&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_d&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y16.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_d[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y16.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>snake/snake_fsm/M_vram_refresh_ctr_q[5]</twComp><twBEL>snake/snake_fsm/M_vram_refresh_ctr_q_3</twBEL></twPathDel><twLogDel>8.685</twLogDel><twRouteDel>19.334</twRouteDel><twTotDel>28.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">M_clkgen_clk_25</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="76"><twPinLimitBanner>Component Switching Limit Checks: TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem1/CLKA" logResource="vga/vram/disp_vram/Mram_mem1/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem1/CLKB" logResource="vga/vram/disp_vram/Mram_mem1/CLKB" locationPin="RAMB16_X0Y8.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem2/CLKA" logResource="vga/vram/disp_vram/Mram_mem2/CLKA" locationPin="RAMB16_X0Y10.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem2/CLKB" logResource="vga/vram/disp_vram/Mram_mem2/CLKB" locationPin="RAMB16_X0Y10.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="81" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem3/CLKA" logResource="vga/vram/disp_vram/Mram_mem3/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="82" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem3/CLKB" logResource="vga/vram/disp_vram/Mram_mem3/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="83" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem4/CLKA" logResource="vga/vram/disp_vram/Mram_mem4/CLKA" locationPin="RAMB16_X0Y12.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="84" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="vga/vram/disp_vram/Mram_mem4/CLKB" logResource="vga/vram/disp_vram/Mram_mem4/CLKB" locationPin="RAMB16_X0Y12.CLKB" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="85" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="36.430" period="40.000" constraintValue="40.000" deviceLimit="3.570" freqLimit="280.112" physResource="snake/game_ram/Mram_ram/CLKA" logResource="snake/game_ram/Mram_ram/CLKA" locationPin="RAMB16_X0Y18.CLKA" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="clkgen/clkout2_buf/I0" logResource="clkgen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="clkgen/clkdv"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tockper" slack="37.751" period="40.000" constraintValue="40.000" deviceLimit="2.249" freqLimit="444.642" physResource="vga_clk_OBUF/CLK0" logResource="vga/oddr/CK0" locationPin="OLOGIC_X9Y2.CLK0" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tockper" slack="37.960" period="40.000" constraintValue="40.000" deviceLimit="2.040" freqLimit="490.196" physResource="vga_clk_OBUF/CLK1" logResource="vga/oddr/CK1" locationPin="OLOGIC_X9Y2.CLK1" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_right_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y16.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_up_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y16.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_left_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y16.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tcp" slack="38.601" period="40.000" constraintValue="40.000" deviceLimit="1.399" freqLimit="714.796" physResource="b_down_a_button/M_sync_out/CLK" logResource="b_down_a_button/sync/Mshreg_M_pipe_q_1/CLK" locationPin="SLICE_X0Y16.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="93" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[3]/CLK" logResource="b_left_a_button/M_ctr_q_0/CK" locationPin="SLICE_X0Y31.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="94" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[3]/CLK" logResource="b_left_a_button/M_ctr_q_1/CK" locationPin="SLICE_X0Y31.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[3]/CLK" logResource="b_left_a_button/M_ctr_q_2/CK" locationPin="SLICE_X0Y31.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="96" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[3]/CLK" logResource="b_left_a_button/M_ctr_q_3/CK" locationPin="SLICE_X0Y31.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="97" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[7]/CLK" logResource="b_left_a_button/M_ctr_q_4/CK" locationPin="SLICE_X0Y32.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="98" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[7]/CLK" logResource="b_left_a_button/M_ctr_q_5/CK" locationPin="SLICE_X0Y32.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[7]/CLK" logResource="b_left_a_button/M_ctr_q_6/CK" locationPin="SLICE_X0Y32.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[7]/CLK" logResource="b_left_a_button/M_ctr_q_7/CK" locationPin="SLICE_X0Y32.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="101" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[11]/CLK" logResource="b_left_a_button/M_ctr_q_8/CK" locationPin="SLICE_X0Y33.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[11]/CLK" logResource="b_left_a_button/M_ctr_q_9/CK" locationPin="SLICE_X0Y33.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[11]/CLK" logResource="b_left_a_button/M_ctr_q_10/CK" locationPin="SLICE_X0Y33.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="104" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[11]/CLK" logResource="b_left_a_button/M_ctr_q_11/CK" locationPin="SLICE_X0Y33.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[15]/CLK" logResource="b_left_a_button/M_ctr_q_12/CK" locationPin="SLICE_X0Y34.CLK" clockNet="M_clkgen_clk_25"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="b_left_a_button/M_ctr_q[15]/CLK" logResource="b_left_a_button/M_ctr_q_13/CK" locationPin="SLICE_X0Y34.CLK" clockNet="M_clkgen_clk_25"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="14.241" errors="0" errorRollup="0" items="0" itemsRollup="109463839"/><twConstRollup name="TS_clkgen_clkdv" fullName="TS_clkgen_clkdv = PERIOD TIMEGRP &quot;clkgen_clkdv&quot; TS_clk / 2 HIGH 50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="28.481" actualRollup="N/A" errors="0" errorRollup="0" items="109463839" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">0</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>28.481</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="111"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>109463839</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5527</twConnCnt></twConstCov><twStats anchorID="112"><twMinPer>28.481</twMinPer><twFootnote number="1" /><twMaxFreq>35.111</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Dec 14 05:36:32 2019 </twTimestamp></twFoot><twClientInfo anchorID="113"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4611 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
