// SPDX-License-Identifier: MIT
// Copyright (C) 2025-2026, Advanced Micro Devices, Inc. All rights reserved.
//
// a16w16 interleaved-schedule variant (scaffold). EXACT clone of the
// split-barrier kernel body. Multiple schedule rewrites were tried and
// ALL lost to the base split-barrier, even apples-to-apples (same tile /
// waves). See docs/dsv4_wo_a_opus_gemm_optimization.md:
//   - single-barrier full-drain;
//   - PGR2 triple-buffer (batch read/drain/mma);
//   - PGR2+PLR1 triple-buffer (fine-grained ds_read/mma interleave).
// All ~1.5-2x slower: the base schedule chains partial waitcnt counts +
// setprio + sched_barrier(0) compiler pins that a hand rewrite loses.
// Kept == base. Beating it needs hipBLASLt-level ISA co-design (separate
// multi-week project), not an incremental in-framework patch.
#pragma once
#include "opus_gemm_pipeline_a16w16_gfx950.cuh"

template<typename Traits>
__global__ __launch_bounds__(Traits::BLOCK_SIZE, 2) void gemm_a16w16_interleave_kernel(opus_gemm_noscale_kargs_gfx950 kargs) {
#ifdef __HIP_DEVICE_COMPILE__
#if defined(__gfx950__)
    // Real kernel body. Non-gfx950 device passes drop into the empty #else
    // branch below so multi-arch wheels (e.g. GPU_ARCHS='gfx942;gfx950')
    // compile cleanly without pulling in MFMA / ds_read_b64_tr / 160 KiB
    // LDS intrinsics that don't exist on other archs. The Python import
    // guard (aiter/ops/opus/_arch.py) plus the host arch router in
    // opus_gemm.cu prevent runtime dispatch from ever reaching the empty
    // stub, so the unreachable case stays unreachable.
    using namespace opus;

    using T = opus::remove_cvref_t<Traits>;
    using D_A = typename T::D_A;
    using D_B = typename T::D_B;
    using D_C = typename T::D_C;
    using D_ACC = typename T::D_ACC;

    const int grid_dim_x = opus::grid_size_x() / opus::block_size_x();
    int wgid = (opus::block_id_y() * grid_dim_x) + opus::block_id_x();
    const int num_tiles_m = ceil_div(kargs.m, T::B_M);
    const int num_tiles_n = ceil_div_constexpr(kargs.n, T::B_N);
    const int total_wgs = num_tiles_m * num_tiles_n;

    // HipKittens XCD swizzle (Algorithm 1) for joint L2+LLC cache reuse
    int tile_m_id, tile_n_id;
    if constexpr (T::NUM_XCD > 1) {
        constexpr int nXCD = T::NUM_XCD;
        constexpr int W = T::SWIZZLE_W;
        constexpr int C = T::SWIZZLE_C;
        int xy = wgid;
        int blocks_per_cycle = nXCD * C;
        int tid_per_group = W * num_tiles_n;
        int limit = (total_wgs / blocks_per_cycle) * blocks_per_cycle;
        if (xy >= limit) {
            // Swizzle covers new_xy ? [0, limit) contiguously. Within that,
            // (limit / tid_per_group) groups are full; the remainder lands in
            // a partial last group covering (covered_cols) complete tn
            // columns. The original fallback `xy/num_tiles_n` jumps row-major
            // from xy without accounting for those holes, dropping the
            // (partial_first_row..end, covered_cols..num_tiles_n) rectangle.
            int full_groups = limit / tid_per_group;
            int covered_cols = (limit - full_groups * tid_per_group) / W;
            int partial_first_row = full_groups * W;
            int partial_row_extent = num_tiles_m - partial_first_row;
            if (partial_row_extent > W) partial_row_extent = W;
            int f = xy - limit;
            int remaining_in_partial =
                (partial_row_extent > 0)
                    ? (num_tiles_n - covered_cols) * partial_row_extent
                    : 0;
            if (f < remaining_in_partial) {
                tile_m_id = partial_first_row + (f % partial_row_extent);
                tile_n_id = covered_cols + (f / partial_row_extent);
            } else {
                int g = f - remaining_in_partial;
                tile_m_id = (partial_first_row + partial_row_extent) + g / num_tiles_n;
                tile_n_id = g % num_tiles_n;
            }
        } else {
            int xcd = xy % nXCD;
            int local = xy / nXCD;
            int chunk_idx = local / C;
            int pos = local % C;
            int new_xy = xcd * C + chunk_idx * blocks_per_cycle + pos;
            int group_id = new_xy / tid_per_group;
            int first_row = group_id * W;
            int win_h = num_tiles_m - first_row;
            if (win_h > W) win_h = W;
            int l = new_xy % tid_per_group;
            tile_m_id = first_row + (l % win_h);
            tile_n_id = l / win_h;
            if (tile_n_id >= num_tiles_n) {
                tile_m_id = xy / num_tiles_n;
                tile_n_id = xy % num_tiles_n;
            }
        }
    } else {
        tile_m_id = wgid / num_tiles_n;
        tile_n_id = wgid % num_tiles_n;
    }
    int row = tile_m_id * T::B_M;
    int col = tile_n_id * T::B_N;

    int batch_id = opus::block_id_z();
    int wave_id = __builtin_amdgcn_readfirstlane(opus::thread_id_x() / get_warp_size());
    int lane_id = opus::thread_id_x() % get_warp_size();

    auto g_a = make_gmem(reinterpret_cast<const D_A*>(kargs.ptr_a) + batch_id * kargs.stride_a_batch + row * kargs.stride_a, (kargs.m - row) * kargs.stride_a * sizeof(D_A));
    auto g_b = make_gmem(reinterpret_cast<const D_B*>(kargs.ptr_b) + batch_id * kargs.stride_b_batch + col * kargs.stride_b, (kargs.n - col) * kargs.stride_b * sizeof(D_B));
    auto g_c = make_gmem(reinterpret_cast<D_C*>(kargs.ptr_c) + batch_id * kargs.stride_c_batch + row * kargs.stride_c + col);

    int wave_id_m = wave_id / T::T_N;
    int wave_id_n = wave_id % T::T_N;

    auto u_ga = make_layout_ga_noscale<T>(lane_id, wave_id_m, wave_id_n, kargs.stride_a);
    auto u_sa = make_layout_sa_noscale<T>(lane_id, wave_id_m, wave_id_n);
    auto u_ra = make_layout_ra_noscale<T>(lane_id, wave_id_m);
    auto u_gb = make_layout_gb_noscale<T>(lane_id, wave_id_m, wave_id_n, kargs.stride_b);
    auto u_sb = make_layout_sb_noscale<T>(lane_id, wave_id_m, wave_id_n);
    auto u_rb = make_layout_rb_noscale<T>(lane_id, wave_id_n);

    constexpr int smem_a_byte = T::smem_m_rep * (T::smem_linear_wave + T::smem_padding) * sizeof(D_A);
    __shared__ char smem_a[smem_a_byte * 4];
    smem<D_A> s_a[2][2] = {
        {make_smem(reinterpret_cast<D_A*>(smem_a)),
         make_smem(reinterpret_cast<D_A*>(smem_a + smem_a_byte))},
        {make_smem(reinterpret_cast<D_A*>(smem_a + 2 * smem_a_byte)),
         make_smem(reinterpret_cast<D_A*>(smem_a + 3 * smem_a_byte))}
    };
    constexpr int smem_b_byte = T::smem_n_rep * (T::smem_linear_wave + T::smem_padding) * sizeof(D_B);
    __shared__ char smem_b[smem_b_byte * 4];
    smem<D_B> s_b[2][2] = {
        {make_smem(reinterpret_cast<D_B*>(smem_b)),
         make_smem(reinterpret_cast<D_B*>(smem_b + smem_b_byte))},
        {make_smem(reinterpret_cast<D_B*>(smem_b + 2 * smem_b_byte)),
         make_smem(reinterpret_cast<D_B*>(smem_b + 3 * smem_b_byte))}
    };

    auto mma = make_tiled_mma<D_A, D_B, D_ACC>(
        seq<T::E_M, T::E_N, T::E_K>{},
        seq<T::T_M, T::T_N, T::T_K>{},
        seq<T::W_M, T::W_N, T::W_K>{},
        mfma_adaptor_swap_ab{});

    typename decltype(mma)::vtype_a v_a;
    typename decltype(mma)::vtype_b v_b[2];
    typename decltype(mma)::vtype_c v_c[2][2];
    clear(v_c[0][0]);
    clear(v_c[0][1]);
    clear(v_c[1][0]);
    clear(v_c[1][1]);

    auto a_offset = [&](int half_tile_m, int tile_k) {
        return half_tile_m * T::HALF_B_M * kargs.stride_a + tile_k * T::B_K;
    };
    auto b_offset = [&](int half_tile_n, int tile_k) {
        return half_tile_n * T::HALF_B_N * kargs.stride_b + tile_k * T::B_K;
    };

    const int loops = ceil_div(kargs.k, T::B_K);
    int tic = 0, toc = 1;

    // Prologue
    async_load<T::VEC_B>(g_b, s_b[tic][0].ptr, u_gb, u_sb, b_offset(0, 0), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
    async_load<T::VEC_A>(g_a, s_a[tic][0].ptr, u_ga, u_sa, a_offset(0, 0), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
    async_load<T::VEC_B>(g_b, s_b[tic][1].ptr, u_gb, u_sb, b_offset(1, 0), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
    async_load<T::VEC_A>(g_a, s_a[tic][1].ptr, u_ga, u_sa, a_offset(1, 0), opus::number<0>{}, opus::number<T::CACHECTL_A>{});

    if (wave_id_m == 1) __builtin_amdgcn_s_barrier();

    s_waitcnt_vmcnt(number<T::a_buffer_load_insts + T::b_buffer_load_insts>{});
    __builtin_amdgcn_s_barrier();

    async_load<T::VEC_B>(g_b, s_b[toc][0].ptr, u_gb, u_sb, b_offset(0, 1), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
    async_load<T::VEC_A>(g_a, s_a[toc][0].ptr, u_ga, u_sa, a_offset(0, 1), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
    async_load<T::VEC_B>(g_b, s_b[toc][1].ptr, u_gb, u_sb, b_offset(1, 1), opus::number<0>{}, opus::number<T::CACHECTL_B>{});

    s_waitcnt_vmcnt(number<T::a_buffer_load_insts + 2 * T::b_buffer_load_insts>{});
    __builtin_amdgcn_s_barrier();

    v_b[0] = load<T::VEC_B>(s_b[tic][0], u_rb);
    __builtin_amdgcn_s_barrier();

    // Main loop
    for(int tile = 0; tile < loops - 2; tile += 2) {
        // First tile
        v_a = load<T::VEC_A>(s_a[tic][0], u_ra);
        async_load<T::VEC_A>(g_a, s_a[toc][1].ptr, u_ga, u_sa, a_offset(1, tile + 1), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
        s_waitcnt_lgkmcnt(number<T::a_ds_read_insts>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][0] = mma(v_a, v_b[0], v_c[0][0]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_b[1] = load<T::VEC_B>(s_b[tic][1], u_rb);
        async_load<T::VEC_B>(g_b, s_b[tic][0].ptr, u_gb, u_sb, b_offset(0, tile + 2), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][1] = mma(v_a, v_b[1], v_c[0][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_a = load<T::VEC_A>(s_a[tic][1], u_ra);
        async_load<T::VEC_A>(g_a, s_a[tic][0].ptr, u_ga, u_sa, a_offset(0, tile + 2), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[1][0] = mma(v_a, v_b[0], v_c[1][0]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        async_load<T::VEC_B>(g_b, s_b[tic][1].ptr, u_gb, u_sb, b_offset(1, tile + 2), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
        s_waitcnt_vmcnt(number<T::a_buffer_load_insts + 2 * T::b_buffer_load_insts>{});
        __builtin_amdgcn_s_barrier();
        v_b[0] = load<T::VEC_B>(s_b[toc][0], u_rb);

        __builtin_amdgcn_s_setprio(1);
        v_c[1][1] = mma(v_a, v_b[1], v_c[1][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        // Second tile
        v_a = load<T::VEC_A>(s_a[toc][0], u_ra);
        async_load<T::VEC_A>(g_a, s_a[tic][1].ptr, u_ga, u_sa, a_offset(1, tile + 2), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
        s_waitcnt_lgkmcnt(number<T::a_ds_read_insts>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][0] = mma(v_a, v_b[0], v_c[0][0]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_b[1] = load<T::VEC_B>(s_b[toc][1], u_rb);
        async_load<T::VEC_B>(g_b, s_b[toc][0].ptr, u_gb, u_sb, b_offset(0, tile + 3), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][1] = mma(v_a, v_b[1], v_c[0][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_a = load<T::VEC_A>(s_a[toc][1], u_ra);
        async_load<T::VEC_A>(g_a, s_a[toc][0].ptr, u_ga, u_sa, a_offset(0, tile + 3), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[1][0] = mma(v_a, v_b[0], v_c[1][0]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        async_load<T::VEC_B>(g_b, s_b[toc][1].ptr, u_gb, u_sb, b_offset(1, tile + 3), opus::number<0>{}, opus::number<T::CACHECTL_B>{});
        s_waitcnt_vmcnt(number<T::a_buffer_load_insts + 2 * T::b_buffer_load_insts>{});
        __builtin_amdgcn_s_barrier();
        v_b[0] = load<T::VEC_B>(s_b[tic][0], u_rb);

        __builtin_amdgcn_s_setprio(1);
        v_c[1][1] = mma(v_a, v_b[1], v_c[1][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);
    }

    // Epilogue
    {
        int tile = loops - 2;

        v_a = load<T::VEC_A>(s_a[tic][0], u_ra);
        async_load<T::VEC_A>(g_a, s_a[toc][1].ptr, u_ga, u_sa, a_offset(1, tile + 1), opus::number<0>{}, opus::number<T::CACHECTL_A>{});
        __builtin_amdgcn_s_barrier();
        s_waitcnt_lgkmcnt(0_I);

        __builtin_amdgcn_s_setprio(1);
        v_c[0][0] = mma(v_a, v_b[0], v_c[0][0]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_b[1] = load<T::VEC_B>(s_b[tic][1], u_rb);
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][1] = mma(v_a, v_b[1], v_c[0][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_a = load<T::VEC_A>(s_a[tic][1], u_ra);
        s_waitcnt_vmcnt(number<T::a_buffer_load_insts + T::b_buffer_load_insts>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[1][0] = mma(v_a, v_b[0], v_c[1][0]);
        v_c[1][1] = mma(v_a, v_b[1], v_c[1][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        tic ^= 1;
        toc ^= 1;
    }

    {
        v_b[0] = load<T::VEC_B>(s_b[tic][0], u_rb);
        v_a = load<T::VEC_A>(s_a[tic][0], u_ra);
        s_waitcnt_vmcnt(number<T::a_buffer_load_insts>{});
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][0] = mma(v_a, v_b[0], v_c[0][0]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_b[1] = load<T::VEC_B>(s_b[tic][1], u_rb);
        s_waitcnt_vmcnt(0_I);
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[0][1] = mma(v_a, v_b[1], v_c[0][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);

        v_a = load<T::VEC_A>(s_a[tic][1], u_ra);
        __builtin_amdgcn_s_barrier();

        s_waitcnt_lgkmcnt(0_I);
        __builtin_amdgcn_s_setprio(1);
        v_c[1][0] = mma(v_a, v_b[0], v_c[1][0]);
        v_c[1][1] = mma(v_a, v_b[1], v_c[1][1]);
        __builtin_amdgcn_s_setprio(0);
        __builtin_amdgcn_s_barrier();
        __builtin_amdgcn_sched_barrier(0);
    }

    if (wave_id_m == 0) __builtin_amdgcn_s_barrier();

    // Store results to global memory with bounds checking and type conversion
    auto p_coord_c = opus::make_tuple(wave_id_m, lane_id % mma.grpn_c, wave_id_n, lane_id / mma.grpn_c);
    auto u_gc = partition_layout_c<T::VEC_C>(mma, opus::make_tuple(kargs.stride_c, 1_I), p_coord_c);
    auto u_gc_m = partition_layout_c<T::VEC_C>(mma, opus::make_tuple(1_I, 0_I), p_coord_c);
    auto u_gc_n = partition_layout_c<T::VEC_C>(mma, opus::make_tuple(0_I, 1_I), p_coord_c);

    auto c_offset = [&](int half_tile_m, int half_tile_n) {
        return half_tile_m * T::HALF_B_M * kargs.stride_c + half_tile_n * T::HALF_B_N;
    };

    // -- HAS_BIAS prefetch -------------------------------------------------
    // Bias is per-output-feature [N] (F.linear convention). u_gc_n already
    // maps each VEC_C chunk to its N offset, so we use it as the bias gmem
    // layout: load<VEC_C>(g_bias, u_gc_n, offset) fetches exactly the bias
    // values that align 1:1 with vc elements. Bias only depends on N, so
    // half_tile_m=0 and half_tile_m=1 share the same bias; we prefetch 2
    // vectors (one per half_tile_n) and reuse across the M halves.
    using D_BIAS_ = typename T::D_BIAS;
    using VC_T = typename decltype(mma)::vtype_c;
    constexpr index_t BIAS_ELEM_ = opus::size<VC_T>();
    [[maybe_unused]] opus::vector_t<D_BIAS_, BIAS_ELEM_> v_bias_n_[2];
    if constexpr (T::HAS_BIAS) {
        const D_BIAS_* bias_ptr = reinterpret_cast<const D_BIAS_*>(kargs.ptr_bias);
        const long bias_count =
            kargs.stride_bias_batch == 0 ? (long)kargs.n
                                         : (long)kargs.batch * kargs.n;
        auto g_bias = make_gmem(bias_ptr,
                                (unsigned int)(bias_count * sizeof(D_BIAS_)));
        const int bias_base = batch_id * kargs.stride_bias_batch + col;
        v_bias_n_[0] = load<T::VEC_C>(g_bias, u_gc_n, bias_base);
        v_bias_n_[1] = load<T::VEC_C>(g_bias, u_gc_n, bias_base + T::HALF_B_N);
    }

    bool bias_waited_ = false;
    auto store_c = [&](auto& vc, int half_tile_m, int half_tile_n) {
        int g_c_offset = c_offset(half_tile_m, half_tile_n);
        int m_base = row + half_tile_m * T::HALF_B_M;
        int n_base = col + half_tile_n * T::HALF_B_N;

        if constexpr (T::HAS_BIAS) {
            if (!bias_waited_) {
                s_waitcnt_vmcnt(0_I);
                bias_waited_ = true;
            }
            const auto& vb = v_bias_n_[half_tile_n];
            #pragma unroll
            for (index_t i = 0; i < BIAS_ELEM_; ++i) {
                vc[i] += static_cast<D_ACC>(vb[i]);
            }
        }

        if constexpr (T::HAS_OOB) {
            auto pred = [&](auto... ids) {
                return (m_base + u_gc_m(ids...)) < kargs.m && (n_base + u_gc_n(ids...)) < kargs.n;
            };
            if constexpr (std::is_same_v<D_C, D_ACC>) {
                store_if<T::VEC_C>(g_c, pred, vc, u_gc, g_c_offset, opus::number<CPOL_NT>{});
            } else {
                auto vc_out = cast<D_C>(vc);
                store_if<T::VEC_C>(g_c, pred, vc_out, u_gc, g_c_offset, opus::number<CPOL_NT>{});
            }
        } else {
            if constexpr (std::is_same_v<D_C, D_ACC>) {
                store<T::VEC_C>(g_c, vc, u_gc, g_c_offset, opus::number<CPOL_NT>{});
            } else {
                auto vc_out = cast<D_C>(vc);
                store<T::VEC_C>(g_c, vc_out, u_gc, g_c_offset, opus::number<CPOL_NT>{});
            }
        }
    };

    store_c(v_c[0][0], 0, 0);
    store_c(v_c[0][1], 0, 1);
    store_c(v_c[1][0], 1, 0);
    store_c(v_c[1][1], 1, 1);
#else
    // Non-gfx950 device pass: empty stub. See gfx950 branch above.
#endif // __gfx950__
#endif // __HIP_DEVICE_COMPILE__
}
