Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Digipot_ctrl.v" in library work
Compiling verilog file "Dac_ctrl.v" in library work
Module <Digipot_ctrl> compiled
Compiling verilog file "adcCtrl.v" in library work
Module <Dac_ctrl> compiled
Compiling verilog file "wacCtrl.v" in library work
Module <adcCtrl> compiled
Compiling verilog file "wac.v" in library work
Module <wacCtrl> compiled
Compiling verilog file "ipcore_dir/BRamAB.v" in library work
Module <wac> compiled
Compiling verilog file "EppCtrl.v" in library work
Module <BRamAB> compiled
Compiling verilog file "BramComCtrl.v" in library work
Module <EppCtrl> compiled
Compiling verilog file "Top.v" in library work
Module <BramComCtrl> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <EppCtrl> in library <work>.

Analyzing hierarchy for module <BramComCtrl> in library <work> with parameters.
	adcMode = "0011"
	addrBramAddrH = "10"
	addrBramAddrL = "01"
	addrBramDB = "00"
	cnfgModeH = "0010"
	cnfgModeL = "0001"
	const = "0000"
	ctrlMode = "0000"

Analyzing hierarchy for module <wacCtrl> in library <work> with parameters.
	adcRdMode = "111"
	adcWrMode = "110"
	cnfgModeH = "011"
	cnfgModeL = "010"
	ctrlMode = "001"
	exeMode = "101"
	idleMode = "000"
	sendMode = "100"

Analyzing hierarchy for module <wac> in library <work>.

Analyzing hierarchy for module <Dac_ctrl> in library <work>.

Analyzing hierarchy for module <Digipot_ctrl> in library <work>.

Analyzing hierarchy for module <adcCtrl> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
WARNING:Xst:2211 - "ipcore_dir/BRamAB.v" line 124: Instantiating black box module <BRamAB>.
Module <Top> is correct for synthesis.
 
Analyzing module <EppCtrl> in library <work>.
Module <EppCtrl> is correct for synthesis.
 
Analyzing module <BramComCtrl> in library <work>.
	adcMode = 4'b0011
	addrBramAddrH = 2'b10
	addrBramAddrL = 2'b01
	addrBramDB = 2'b00
	cnfgModeH = 4'b0010
	cnfgModeL = 4'b0001
	const = 4'b0000
	ctrlMode = 4'b0000
Module <BramComCtrl> is correct for synthesis.
 
Analyzing module <wacCtrl> in library <work>.
	adcRdMode = 3'b111
	adcWrMode = 3'b110
	cnfgModeH = 3'b011
	cnfgModeL = 3'b010
	ctrlMode = 3'b001
	exeMode = 3'b101
	idleMode = 3'b000
	sendMode = 3'b100
Module <wacCtrl> is correct for synthesis.
 
Analyzing module <wac> in library <work>.
Module <wac> is correct for synthesis.
 
Analyzing module <Dac_ctrl> in library <work>.
Module <Dac_ctrl> is correct for synthesis.
 
Analyzing module <Digipot_ctrl> in library <work>.
WARNING:Xst:905 - "Digipot_ctrl.v" line 59: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mux>, <cs>
Module <Digipot_ctrl> is correct for synthesis.
 
Analyzing module <adcCtrl> in library <work>.
Module <adcCtrl> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <EppCtrl>.
    Related source file is "EppCtrl.v".
    Found 8-bit tristate buffer for signal <DB>.
    Found 8-bit register for signal <AddrReg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <EppCtrl> synthesized.


Synthesizing Unit <BramComCtrl>.
    Related source file is "BramComCtrl.v".
WARNING:Xst:647 - Input <busEppAddrIn<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <busEppOut>.
    Found 12-bit register for signal <regBramAddr>.
    Found 12-bit adder for signal <regBramAddr$share0000>.
    Found 3-bit register for signal <stbAddrReg>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <BramComCtrl> synthesized.


Synthesizing Unit <wacCtrl>.
    Related source file is "wacCtrl.v".
WARNING:Xst:647 - Input <busWacIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <busBramOut> is never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <weMem> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Using one-hot encoding for signal <stNext>.
    Using one-hot encoding for signal <stCur>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <stOld> of Case statement line 129 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <stOld> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <stOld>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <adcEn>.
    Found 7-bit register for signal <adcRdWait>.
    Found 7-bit register for signal <adcWrWait>.
    Found 12-bit register for signal <addr>.
    Found 12-bit adder for signal <addr$addsub0000> created at line 147.
    Found 1-bit register for signal <clkMem>.
    Found 1-bit register for signal <cnfgEn>.
    Found 16-bit register for signal <cnfgWord>.
    Found 3-bit register for signal <cont>.
    Found 3-bit comparator greatequal for signal <cont$cmp_ge0000> created at line 77.
    Found 8-bit register for signal <ctrl>.
    Found 3-bit register for signal <dataStbReg>.
    Found 1-bit register for signal <msjRecived>.
    Found 7-bit adder for signal <old_adcRdWait_8$add0000> created at line 161.
    Found 7-bit adder for signal <old_adcWrWait_7$add0000> created at line 144.
    Found 3-bit adder for signal <old_cont_6$addsub0000> created at line 76.
    Found 8-bit register for signal <stCur>.
    Found 8-bit register for signal <stNext>.
    Found 7-bit comparator less for signal <stNext$cmp_lt0000> created at line 151.
    Found 7-bit comparator less for signal <stNext$cmp_lt0001> created at line 162.
    Found 3-bit register for signal <stOld>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <wacCtrl> synthesized.


Synthesizing Unit <Dac_ctrl>.
    Related source file is "Dac_ctrl.v".
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <sdi>.
    Found 8-bit register for signal <count_clk>.
    Found 8-bit comparator greatequal for signal <count_clk$cmp_ge0000> created at line 58.
    Found 8-bit up counter for signal <count_data>.
    Found 8-bit comparator greatequal for signal <count_data$cmp_ge0000> created at line 88.
    Found 3-bit register for signal <ctrlReg>.
    Found 8-bit adder for signal <old_count_data_11$add0000> created at line 87.
    Found 8-bit comparator greatequal for signal <sync$cmp_ge0000> created at line 53.
    Found 8-bit comparator lessequal for signal <sync$cmp_le0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <Dac_ctrl> synthesized.


Synthesizing Unit <Digipot_ctrl>.
    Related source file is "Digipot_ctrl.v".
    Found 1-bit 4-to-1 multiplexer for signal <cs1>.
    Found 1-bit 4-to-1 multiplexer for signal <cs2>.
    Found 1-bit 4-to-1 multiplexer for signal <cs3>.
    Found 1-bit register for signal <sdi>.
    Found 8-bit register for signal <count>.
    Found 8-bit comparator greatequal for signal <count$cmp_ge0000> created at line 81.
    Found 8-bit up counter for signal <count2>.
    Found 8-bit comparator greatequal for signal <count2$cmp_ge0000> created at line 106.
    Found 1-bit register for signal <cs>.
    Found 8-bit comparator greatequal for signal <cs$cmp_ge0000> created at line 79.
    Found 8-bit comparator less for signal <cs$cmp_lt0000> created at line 75.
    Found 3-bit register for signal <ctrlReg>.
    Found 8-bit adder for signal <old_count2_14$add0000> created at line 105.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Digipot_ctrl> synthesized.


Synthesizing Unit <adcCtrl>.
    Related source file is "adcCtrl.v".
WARNING:Xst:1305 - Output <cs> is never assigned. Tied to value 1.
WARNING:Xst:647 - Input <adcEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <sclk> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <sdo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit up counter for signal <adcDataOut>.
    Summary:
	inferred   1 Counter(s).
Unit <adcCtrl> synthesized.


Synthesizing Unit <wac>.
    Related source file is "wac.v".
    Found 1-bit register for signal <muxRef1>.
    Found 1-bit register for signal <muxRef2>.
    Found 1-bit register for signal <muxRef3>.
    Found 1-bit register for signal <muxDacEn>.
    Found 1-bit register for signal <muxDacSel>.
    Found 16-bit register for signal <theBeanConf>.
    Found 8-bit tristate buffer for signal <adcOut>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <wac> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
WARNING:Xst:646 - Signal <wacDstb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dataStb> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <EppAddrOut<11:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BramWea> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <BramWeIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BramDouta> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BramDina> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <BramDataOut> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <BramDataIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BramClka> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <BramClkIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <BramAddra> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <BramAddrIn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 2
 3-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 4
# Counters                                             : 4
 8-bit up counter                                      : 4
# Registers                                            : 48
 1-bit register                                        : 30
 12-bit register                                       : 2
 16-bit register                                       : 1
 3-bit register                                        : 6
 7-bit register                                        : 2
 8-bit register                                        : 7
# Comparators                                          : 11
 3-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 2
 8-bit comparator greatequal                           : 6
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 3
 8-bit tristate buffer                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/BRamAB.ngc>.
Loading core <BRamAB> for timing and area information for instance <mod3>.
WARNING:Xst:1426 - The value init of the FF/Latch ctrlReg_0 hinder the constant cleaning in the block dpotWac.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch ctrlReg_0 hinder the constant cleaning in the block dacWAC.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <dataStbReg_0> (without init value) has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_0> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_1> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cont_2> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stNext_1> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stOld_0> (without init value) has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdi> has a constant value of 0 in block <dacWAC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdi> has a constant value of 0 in block <dpotWac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_12> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_13> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_14> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_15> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataStbReg_1> (without init value) has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_0> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataStbReg_2> (without init value) has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <muxRef2> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_0> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_1> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_2> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_3> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_4> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_5> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_6> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_7> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_8> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_9> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_10> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_11> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <muxRef1> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <muxDacSel> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <muxRef3> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <muxDacEn> has a constant value of 0 in block <mod5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stOld_1> (without init value) has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stCur_1> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stNext_4> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stNext_2> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_1> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_2> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_3> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_4> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_5> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_6> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ctrl_7> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clkMem> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_2> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_3> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_4> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_5> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_6> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_7> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_2> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_4> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_7> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_6> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_5> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_0> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_1> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_2> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_3> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_4> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cnfgEn> of sequential type is unconnected in block <mod4>.
WARNING:Xst:2677 - Node <msjRecived> of sequential type is unconnected in block <mod4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cnfgWord_8> is unconnected in block <mod4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cnfgWord_9> is unconnected in block <mod4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cnfgWord_10> is unconnected in block <mod4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <cnfgWord_11> is unconnected in block <mod4>.
WARNING:Xst:1293 - FF/Latch <stNext_3> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stOld_2> (without init value) has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_3> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stNext_5> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_5> has a constant value of 0 in block <mod4>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 12-bit adder                                          : 2
 3-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 4
# Counters                                             : 4
 8-bit up counter                                      : 4
# Registers                                            : 158
 Flip-Flops                                            : 158
# Comparators                                          : 11
 3-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 2
 8-bit comparator greatequal                           : 6
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <theBeanConf_12> in Unit <wac> is equivalent to the following 3 FFs/Latches, which will be removed : <theBeanConf_13> <theBeanConf_14> <theBeanConf_15> 
WARNING:Xst:1710 - FF/Latch <dataStbReg_0> (without init value) has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_0> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_1> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cont_2> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <busy> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataStbReg_1> (without init value) has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dataStbReg_2> (without init value) has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <stNext_1> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stOld_0> (without init value) has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_1> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <msjRecived> of sequential type is unconnected in block <wacCtrl>.
WARNING:Xst:1293 - FF/Latch <ctrl_7> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_6> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_5> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_4> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_3> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_2> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_1> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ctrl_0> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <adcEn> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stOld_2> (without init value) has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stOld_1> (without init value) has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stNext_3> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stNext_2> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <clkMem> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgEn> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_2> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_1> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_14> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_0> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_15> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_13> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_12> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_11> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_10> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_8> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_9> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_4> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_5> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_3> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_6> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnfgWord_7> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_3> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_2> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stNext_5> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stNext_4> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_5> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stCur_4> has a constant value of 0 in block <wacCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <theBeanConf_12> has a constant value of 0 in block <wac>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <wac>, Counter <adc2/adcDataOut> <adc1/adcDataOut> are equivalent, XST will keep only <adc2/adcDataOut>.
WARNING:Xst:2040 - Unit wac: 8 multi-source signals are replaced by logic (pull-up yes): adcOut<0>, adcOut<1>, adcOut<2>, adcOut<3>, adcOut<4>, adcOut<5>, adcOut<6>, adcOut<7>.

Optimizing unit <Top> ...

Optimizing unit <BramComCtrl> ...

Optimizing unit <wacCtrl> ...

Optimizing unit <Dac_ctrl> ...
WARNING:Xst:1426 - The value init of the FF/Latch count_clk_7 hinder the constant cleaning in the block Dac_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_clk_7 hinder the constant cleaning in the block Dac_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_clk_7 hinder the constant cleaning in the block Dac_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_clk_7 hinder the constant cleaning in the block Dac_ctrl.
   You should achieve better results by setting this init to 0.

Optimizing unit <Digipot_ctrl> ...
WARNING:Xst:1426 - The value init of the FF/Latch count_6 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_7 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <count_6> in Unit <Digipot_ctrl> is equivalent to the following FF/Latch, which will be removed : <count_7> 
WARNING:Xst:1426 - The value init of the FF/Latch count_7 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_6 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <count_6> in Unit <Digipot_ctrl> is equivalent to the following FF/Latch, which will be removed : <count_7> 
WARNING:Xst:1426 - The value init of the FF/Latch count_6 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_7 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <count_6> in Unit <Digipot_ctrl> is equivalent to the following FF/Latch, which will be removed : <count_7> 
WARNING:Xst:1426 - The value init of the FF/Latch count_6 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch count_7 hinder the constant cleaning in the block Digipot_ctrl.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <count_6> in Unit <Digipot_ctrl> is equivalent to the following FF/Latch, which will be removed : <count_7> 

Optimizing unit <wac> ...
WARNING:Xst:1426 - The value init of the FF/Latch mod5/dpotWac/ctrlReg_0 hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch mod5/dacWAC/ctrlReg_0 hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <mod5/dpotWac/sdi> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mod5/dacWAC/sdi> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/muxRef1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_2> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_3> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_4> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_5> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_6> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_7> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_8> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_9> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_10> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/theBeanConf_11> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/muxDacEn> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/muxRef2> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/muxRef3> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mod5/muxDacSel> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_7> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_6> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_5> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_4> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_3> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_2> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_1> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/adc2/adcDataOut_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mod5/dpotWac/cs> is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dpotWac/count2_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <mod5/dacWAC/count_data_7> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <mod5/dpotWac/ctrlReg_0> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <mod5/dacWAC/ctrlReg_0> 
INFO:Xst:2261 - The FF/Latch <mod5/dpotWac/ctrlReg_1> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <mod5/dacWAC/ctrlReg_1> 
INFO:Xst:2261 - The FF/Latch <mod5/dpotWac/ctrlReg_2> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <mod5/dacWAC/ctrlReg_2> 
INFO:Xst:2261 - The FF/Latch <mod5/dpotWac/count_6> in Unit <Top> is equivalent to the following FF/Latch, which will be removed : <mod5/dacWAC/count_clk_7> 
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.
FlipFlop mod4/stCur_0 has been replicated 2 time(s)
FlipFlop mod4/stCur_6 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <mod2/stbAddrReg_1>.
	Found 2-bit shift register for signal <mod5/dpotWac/ctrlReg_1>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 214
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 22
#      LUT2                        : 22
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 16
#      LUT3_D                      : 4
#      LUT3_L                      : 1
#      LUT4                        : 79
#      LUT4_D                      : 1
#      LUT4_L                      : 4
#      MUXCY                       : 22
#      MUXF5                       : 8
#      VCC                         : 2
#      XORCY                       : 24
# FlipFlops/Latches                : 75
#      FD                          : 11
#      FD_1                        : 27
#      FDE                         : 1
#      FDE_1                       : 8
#      FDR                         : 10
#      FDRE                        : 12
#      FDRS                        : 4
#      FDS_1                       : 2
# RAMS                             : 2
#      RAMB16_S4_S4                : 2
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 3
#      IOBUF                       : 8
#      OBUF                        : 42
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       83  out of   4656     1%  
 Number of Slice Flip Flops:             67  out of   9312     0%  
 Number of 4 input LUTs:                158  out of   9312     1%  
    Number used as logic:               156
    Number used as Shift registers:       2
 Number of IOs:                          56
 Number of bonded IOBs:                  54  out of    232    23%  
    IOB Flip Flops:                       8
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                    | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
MUXREF1_OBUF                       | NONE(mod3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp4x4.ram)| 2     |
EppAstb                            | IBUF+BUFG                                                                                                                | 8     |
mod2/aux(mod2/aux1:O)              | NONE(*)(mod2/regBramAddr_11)                                                                                             | 12    |
clk                                | BUFGP                                                                                                                    | 57    |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.532ns (Maximum Frequency: 153.092MHz)
   Minimum input arrival time before clock: 6.189ns
   Maximum output required time after clock: 7.348ns
   Maximum combinational path delay: 7.144ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mod2/aux'
  Clock period: 5.227ns (frequency: 191.314MHz)
  Total number of paths / destination ports: 80 / 12
-------------------------------------------------------------------------
Delay:               5.227ns (Levels of Logic = 13)
  Source:            mod2/regBramAddr_1 (FF)
  Destination:       mod2/regBramAddr_11 (FF)
  Source Clock:      mod2/aux rising
  Destination Clock: mod2/aux rising

  Data Path: mod2/regBramAddr_1 to mod2/regBramAddr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  mod2/regBramAddr_1 (mod2/regBramAddr_1)
     LUT1:I0->O            1   0.704   0.000  mod2/Madd_regBramAddr_share0000_cy<1>_rt (mod2/Madd_regBramAddr_share0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  mod2/Madd_regBramAddr_share0000_cy<1> (mod2/Madd_regBramAddr_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<2> (mod2/Madd_regBramAddr_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<3> (mod2/Madd_regBramAddr_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<4> (mod2/Madd_regBramAddr_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<5> (mod2/Madd_regBramAddr_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<6> (mod2/Madd_regBramAddr_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<7> (mod2/Madd_regBramAddr_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<8> (mod2/Madd_regBramAddr_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<9> (mod2/Madd_regBramAddr_share0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  mod2/Madd_regBramAddr_share0000_cy<10> (mod2/Madd_regBramAddr_share0000_cy<10>)
     XORCY:CI->O           1   0.804   0.499  mod2/Madd_regBramAddr_share0000_xor<11> (mod2/regBramAddr_share0000<11>)
     LUT2:I1->O            1   0.704   0.000  mod2/regBramAddr_mux0000<0>2 (mod2/regBramAddr_mux0000<0>)
     FDRE:D                    0.308          mod2/regBramAddr_11
    ----------------------------------------
    Total                      5.227ns (4.106ns logic, 1.121ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.532ns (frequency: 153.092MHz)
  Total number of paths / destination ports: 427 / 75
-------------------------------------------------------------------------
Delay:               3.266ns (Levels of Logic = 2)
  Source:            mod4/stCur_6_1 (FF)
  Destination:       mod4/adcWrWait_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk falling

  Data Path: mod4/stCur_6_1 to mod4/adcWrWait_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.591   0.535  mod4/stCur_6_1 (mod4/stCur_6_1)
     LUT4:I3->O            1   0.704   0.424  mod4/adcWrWait_mux0000<0>13 (mod4/adcWrWait_mux0000<0>13)
     LUT4:I3->O            1   0.704   0.000  mod4/adcWrWait_mux0000<0>30 (mod4/adcWrWait_mux0000<0>)
     FD_1:D                    0.308          mod4/adcWrWait_6
    ----------------------------------------
    Total                      3.266ns (2.307ns logic, 0.959ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppAstb'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.331ns (Levels of Logic = 2)
  Source:            EppWr (PAD)
  Destination:       mod1/AddrReg_7 (FF)
  Destination Clock: EppAstb falling

  Data Path: EppWr to mod1/AddrReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.820  EppWr_IBUF (EppWr_IBUF)
     INV:I->O             16   0.704   1.034  mod1/EppWr_inv1_INV_0 (mod1/EppWr_inv)
     FDE_1:CE                  0.555          mod1/AddrReg_0
    ----------------------------------------
    Total                      4.331ns (2.477ns logic, 1.854ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mod2/aux'
  Total number of paths / destination ports: 48 / 36
-------------------------------------------------------------------------
Offset:              6.189ns (Levels of Logic = 4)
  Source:            EppWr (PAD)
  Destination:       mod2/regBramAddr_11 (FF)
  Destination Clock: mod2/aux rising

  Data Path: EppWr to mod2/regBramAddr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  EppWr_IBUF (EppWr_IBUF)
     LUT3:I0->O            1   0.704   0.499  mod2/regBramAddr_mux0000<0>1_SW0 (N4)
     LUT4:I1->O           10   0.704   1.057  mod2/regBramAddr_mux0000<0>1 (mod2/N01)
     LUT2:I0->O            1   0.704   0.000  mod2/regBramAddr_mux0000<1>1 (mod2/regBramAddr_mux0000<1>)
     FDRE:D                    0.308          mod2/regBramAddr_10
    ----------------------------------------
    Total                      6.189ns (3.638ns logic, 2.551ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.673ns (Levels of Logic = 1)
  Source:            EppAstb (PAD)
  Destination:       mod2/Mshreg_stbAddrReg_1 (FF)
  Destination Clock: clk rising

  Data Path: EppAstb to mod2/Mshreg_stbAddrReg_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  EppAstb_IBUF (EppAstb_IBUF1)
     SRL16:D                   0.421          mod2/Mshreg_stbAddrReg_1
    ----------------------------------------
    Total                      2.673ns (1.639ns logic, 1.034ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 1)
  Source:            mod5/dacWAC/count_clk_1 (FF)
  Destination:       CLKDAC (PAD)
  Source Clock:      clk rising

  Data Path: mod5/dacWAC/count_clk_1 to CLKDAC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   0.882  mod5/dacWAC/count_clk_1 (mod5/dacWAC/count_clk_1)
     OBUF:I->O                 3.272          CLKDAC_OBUF (CLKDAC)
    ----------------------------------------
    Total                      4.745ns (3.863ns logic, 0.882ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppAstb'
  Total number of paths / destination ports: 30 / 8
-------------------------------------------------------------------------
Offset:              7.348ns (Levels of Logic = 3)
  Source:            mod1/AddrReg_6 (FF)
  Destination:       DB<5> (PAD)
  Source Clock:      EppAstb falling

  Data Path: mod1/AddrReg_6 to DB<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           14   0.591   1.175  mod1/AddrReg_6 (mod1/AddrReg_6)
     LUT2:I0->O            2   0.704   0.482  mod1/busEpp<5>_SW0 (N0)
     LUT4:I2->O            1   0.704   0.420  mod1/busEpp<5> (mod1/busEpp<5>)
     IOBUF:I->IO               3.272          DB_5_IOBUF (DB<5>)
    ----------------------------------------
    Total                      7.348ns (5.271ns logic, 2.077ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mod2/aux'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              5.930ns (Levels of Logic = 3)
  Source:            mod2/regBramAddr_11 (FF)
  Destination:       DB<3> (PAD)
  Source Clock:      mod2/aux rising

  Data Path: mod2/regBramAddr_11 to DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  mod2/regBramAddr_11 (mod2/regBramAddr_11)
     LUT4:I0->O            1   0.704   0.000  mod1/busEpp<3>1 (mod1/busEpp<3>1)
     MUXF5:I1->O           1   0.321   0.420  mod1/busEpp<3>_f5 (mod1/busEpp<3>)
     IOBUF:I->IO               3.272          DB_3_IOBUF (DB<3>)
    ----------------------------------------
    Total                      5.930ns (4.888ns logic, 1.042ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Delay:               7.144ns (Levels of Logic = 4)
  Source:            EppAstb (PAD)
  Destination:       DB<3> (PAD)

  Data Path: EppAstb to DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  EppAstb_IBUF (EppAstb_IBUF1)
     LUT4:I0->O            1   0.704   0.000  mod1/busEpp<3>2 (mod1/busEpp<3>2)
     MUXF5:I0->O           1   0.321   0.420  mod1/busEpp<3>_f5 (mod1/busEpp<3>)
     IOBUF:I->IO               3.272          DB_3_IOBUF (DB<3>)
    ----------------------------------------
    Total                      7.144ns (5.515ns logic, 1.629ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.59 secs
 
--> 

Total memory usage is 275892 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  221 (   0 filtered)
Number of infos    :   13 (   0 filtered)

