Analysis & Synthesis report for DE2Bot
Tue Mar 17 22:54:49 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE2bot|SRAM_CONTROLLER:inst3|STATE
 10. State Machine - |DE2bot|UART_INTERFACE:inst1|UART:inst2|uart_rx_state
 11. State Machine - |DE2bot|UART_INTERFACE:inst1|UART:inst2|uart_tx_state
 12. State Machine - |DE2bot|SCOMP:inst8|STATE
 13. State Machine - |DE2bot|SLCD:inst55|state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated
 21. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component
 22. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated
 23. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p
 24. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p
 25. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp
 26. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram
 27. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr
 28. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp
 29. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16
 30. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp
 31. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19
 32. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component
 33. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated
 34. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p
 35. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p
 36. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp
 37. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram
 38. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_ngh:rdaclr
 39. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp
 40. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp
 41. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
 42. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16
 43. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
 44. Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19
 45. Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component
 46. Parameter Settings for User Entity Instance: SCOMP:inst8|altsyncram:MEMORY
 47. Parameter Settings for User Entity Instance: SCOMP:inst8|LPM_CLSHIFT:SHIFTER
 48. Parameter Settings for User Entity Instance: SCOMP:inst8|LPM_BUSTRI:IO_BUS
 49. Parameter Settings for User Entity Instance: DIG_IN:inst5|LPM_BUSTRI:IO_BUS
 50. Parameter Settings for User Entity Instance: DIG_IN:inst6|LPM_BUSTRI:IO_BUS
 51. Parameter Settings for User Entity Instance: TIMER:inst20|LPM_BUSTRI:IO_BUS
 52. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|UART:inst2
 53. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component
 56. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component
 57. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|LPM_BUSTRI:lpm_bustri_component
 58. Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component
 59. Parameter Settings for User Entity Instance: altpll1:inst11|altpll:altpll_component
 60. Parameter Settings for User Entity Instance: SRAM_CONTROLLER:inst3|LPM_BUSTRI:IO_BUS
 61. altpll Parameter Settings by Entity Instance
 62. altsyncram Parameter Settings by Entity Instance
 63. dcfifo Parameter Settings by Entity Instance
 64. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 17 22:54:49 2020        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; DE2Bot                                       ;
; Top-level Entity Name              ; DE2bot                                       ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 1,307                                        ;
;     Total combinational functions  ; 1,042                                        ;
;     Dedicated logic registers      ; 670                                          ;
; Total registers                    ; 670                                          ;
; Total pins                         ; 220                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 33,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 2                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2bot             ; DE2Bot             ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; acc_clk_gen.vhd                  ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/acc_clk_gen.vhd           ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File             ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/altpll0.vhd               ;
; altpll1.vhd                      ; yes             ; User Wizard-Generated File             ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/altpll1.vhd               ;
; DE2bot.bdf                       ; yes             ; User Block Diagram/Schematic File      ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DE2bot.bdf                ;
; DIG_IN.vhd                       ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/DIG_IN.vhd                ;
; HEX_DISP.vhd                     ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/HEX_DISP.vhd              ;
; IO_DECODER.vhd                   ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/IO_DECODER.vhd            ;
; LEDS.vhd                         ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/LEDS.vhd                  ;
; lpm_bustri_uart0.vhd             ; yes             ; User Wizard-Generated File             ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/lpm_bustri_uart0.vhd      ;
; lpm_dff_uart0.vhd                ; yes             ; User Wizard-Generated File             ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/lpm_dff_uart0.vhd         ;
; QUAD_HEX.bdf                     ; yes             ; User Block Diagram/Schematic File      ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/QUAD_HEX.bdf              ;
; SCOMP.vhd                        ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SCOMP.vhd                 ;
; SLCD.vhd                         ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SLCD.vhd                  ;
; TIMER.vhd                        ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/TIMER.vhd                 ;
; uart.vhd                         ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart.vhd                  ;
; uart_dcfifo_in.vhd               ; yes             ; User Wizard-Generated File             ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart_dcfifo_in.vhd        ;
; uart_dcfifo_out.vhd              ; yes             ; User Wizard-Generated File             ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/uart_dcfifo_out.vhd       ;
; UART_INTERFACE.bdf               ; yes             ; User Block Diagram/Schematic File      ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/UART_INTERFACE.bdf        ;
; CTIMER.vhd                       ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/CTIMER.vhd                ;
; SRAM_CONTROLLER.vhd              ; yes             ; User VHDL File                         ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/SRAM_CONTROLLER.vhd       ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                                                  ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;
; db/altsyncram_mut3.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/altsyncram_mut3.tdf    ;
; simplesramdemo.mif               ; yes             ; Auto-Found Memory Initialization File  ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/simplesramdemo.mif        ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_clshift.tdf                                                             ;
; db/lpm_clshift_fuc.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/lpm_clshift_fuc.tdf    ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf                                                              ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf                                                                  ;
; db/dcfifo_qtl1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dcfifo_qtl1.tdf        ;
; db/a_graycounter_d86.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_graycounter_d86.tdf  ;
; db/a_graycounter_4fc.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_graycounter_4fc.tdf  ;
; db/a_graycounter_3fc.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_graycounter_3fc.tdf  ;
; db/altsyncram_9hu.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/altsyncram_9hu.tdf     ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_ngh.tdf        ;
; db/alt_synch_pipe_gcb.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/alt_synch_pipe_gcb.tdf ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_ed9.tdf        ;
; db/alt_synch_pipe_kc8.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/alt_synch_pipe_kc8.tdf ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_fd9.tdf        ;
; db/cmpr_n16.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/cmpr_n16.tdf           ;
; db/mux_1u7.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/mux_1u7.tdf            ;
; db/dcfifo_31m1.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dcfifo_31m1.tdf        ;
; db/a_gray2bin_acb.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_gray2bin_acb.tdf     ;
; db/a_graycounter_e86.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_graycounter_e86.tdf  ;
; db/a_graycounter_5fc.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_graycounter_5fc.tdf  ;
; db/a_graycounter_6fc.tdf         ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/a_graycounter_6fc.tdf  ;
; db/altsyncram_bhu.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/altsyncram_bhu.tdf     ;
; db/dffpipe_adc.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_adc.tdf        ;
; db/alt_synch_pipe_hcb.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/alt_synch_pipe_hcb.tdf ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_gd9.tdf        ;
; db/alt_synch_pipe_lc8.tdf        ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/alt_synch_pipe_lc8.tdf ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/dffpipe_hd9.tdf        ;
; db/cmpr_o16.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Dropbox/NTU Modules/ECE2031 Digital Design Laboratory/Project/ECE2031-SRAM-Project/DE2Bot_SRAM/db/cmpr_o16.tdf           ;
; lpm_ff.tdf                       ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf                                                                  ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 1,307                                      ;
;                                             ;                                            ;
; Total combinational functions               ; 1042                                       ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 545                                        ;
;     -- 3 input functions                    ; 325                                        ;
;     -- <=2 input functions                  ; 172                                        ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 946                                        ;
;     -- arithmetic mode                      ; 96                                         ;
;                                             ;                                            ;
; Total registers                             ; 670                                        ;
;     -- Dedicated logic registers            ; 670                                        ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 220                                        ;
; Total memory bits                           ; 33536                                      ;
; Total PLLs                                  ; 2                                          ;
; Maximum fan-out node                        ; altpll0:inst|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 412                                        ;
; Total fan-out                               ; 6116                                       ;
; Average fan-out                             ; 3.11                                       ;
+---------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2bot                                          ; 1042 (9)          ; 670 (0)      ; 33536       ; 0            ; 0       ; 0         ; 220  ; 0            ; |DE2bot                                                                                                                                                 ; work         ;
;    |ACC_CLK_GEN:inst60|                          ; 46 (46)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|ACC_CLK_GEN:inst60                                                                                                                              ;              ;
;    |DIG_IN:inst5|                                ; 32 (0)            ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|DIG_IN:inst5                                                                                                                                    ;              ;
;       |lpm_bustri:IO_BUS|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|DIG_IN:inst5|lpm_bustri:IO_BUS                                                                                                                  ;              ;
;    |DIG_IN:inst6|                                ; 4 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|DIG_IN:inst6                                                                                                                                    ;              ;
;       |lpm_bustri:IO_BUS|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|DIG_IN:inst6|lpm_bustri:IO_BUS                                                                                                                  ;              ;
;    |IO_DECODER:inst24|                           ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|IO_DECODER:inst24                                                                                                                               ;              ;
;    |LEDS:inst58|                                 ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|LEDS:inst58                                                                                                                                     ;              ;
;    |LEDS:inst59|                                 ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|LEDS:inst59                                                                                                                                     ;              ;
;    |QUAD_HEX:inst56|                             ; 28 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst56                                                                                                                                 ;              ;
;       |HEX_DISP:inst15|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst56|HEX_DISP:inst15                                                                                                                 ;              ;
;       |HEX_DISP:inst21|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst56|HEX_DISP:inst21                                                                                                                 ;              ;
;       |HEX_DISP:inst22|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst56|HEX_DISP:inst22                                                                                                                 ;              ;
;       |HEX_DISP:inst27|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst56|HEX_DISP:inst27                                                                                                                 ;              ;
;    |QUAD_HEX:inst57|                             ; 28 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst57                                                                                                                                 ;              ;
;       |HEX_DISP:inst15|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst57|HEX_DISP:inst15                                                                                                                 ;              ;
;       |HEX_DISP:inst21|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst57|HEX_DISP:inst21                                                                                                                 ;              ;
;       |HEX_DISP:inst22|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst57|HEX_DISP:inst22                                                                                                                 ;              ;
;       |HEX_DISP:inst27|                          ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|QUAD_HEX:inst57|HEX_DISP:inst27                                                                                                                 ;              ;
;    |SCOMP:inst8|                                 ; 486 (402)         ; 183 (183)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SCOMP:inst8                                                                                                                                     ;              ;
;       |altsyncram:MEMORY|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SCOMP:inst8|altsyncram:MEMORY                                                                                                                   ;              ;
;          |altsyncram_mut3:auto_generated|        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated                                                                                    ;              ;
;       |lpm_clshift:SHIFTER|                      ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SCOMP:inst8|lpm_clshift:SHIFTER                                                                                                                 ;              ;
;          |lpm_clshift_fuc:auto_generated|        ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SCOMP:inst8|lpm_clshift:SHIFTER|lpm_clshift_fuc:auto_generated                                                                                  ;              ;
;    |SLCD:inst55|                                 ; 85 (85)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SLCD:inst55                                                                                                                                     ;              ;
;    |SRAM_CONTROLLER:inst3|                       ; 31 (31)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|SRAM_CONTROLLER:inst3                                                                                                                           ;              ;
;    |TIMER:inst20|                                ; 25 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|TIMER:inst20                                                                                                                                    ;              ;
;       |lpm_bustri:IO_BUS|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|TIMER:inst20|lpm_bustri:IO_BUS                                                                                                                  ;              ;
;    |UART_INTERFACE:inst1|                        ; 247 (2)           ; 236 (0)      ; 768         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1                                                                                                                            ;              ;
;       |UART:inst2|                               ; 70 (70)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|UART:inst2                                                                                                                 ;              ;
;       |lpm_bustri_uart0:inst10|                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst10                                                                                                    ;              ;
;          |lpm_bustri:lpm_bustri_component|       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component                                                                    ;              ;
;       |lpm_bustri_uart0:inst|                    ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst                                                                                                      ;              ;
;          |lpm_bustri:lpm_bustri_component|       ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component                                                                      ;              ;
;       |lpm_dff_uart0:inst15|                     ; 6 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst15                                                                                                       ;              ;
;          |lpm_ff:lpm_ff_component|               ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component                                                                               ;              ;
;       |lpm_dff_uart0:inst4|                      ; 0 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst4                                                                                                        ;              ;
;          |lpm_ff:lpm_ff_component|               ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component                                                                                ;              ;
;       |uart_dcfifo_in:inst8|                     ; 55 (0)            ; 69 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8                                                                                                       ;              ;
;          |dcfifo:dcfifo_component|               ; 55 (0)            ; 69 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component                                                                               ;              ;
;             |dcfifo_qtl1:auto_generated|         ; 55 (8)            ; 69 (17)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated                                                    ;              ;
;                |a_graycounter_3fc:wrptr_gp|      ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp                         ;              ;
;                |a_graycounter_4fc:wrptr_g1p|     ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p                        ;              ;
;                |a_graycounter_d86:rdptr_g1p|     ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p                        ;              ;
;                |alt_synch_pipe_gcb:rs_dgwp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp                         ;              ;
;                   |dffpipe_ed9:dffpipe16|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16   ;              ;
;                |alt_synch_pipe_kc8:ws_dgrp|      ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp                         ;              ;
;                   |dffpipe_fd9:dffpipe19|        ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19   ;              ;
;                |altsyncram_9hu:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram                            ;              ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr                                 ;              ;
;                |mux_1u7:rdemp_eq_comp_lsb_mux|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                      ;              ;
;                |mux_1u7:rdemp_eq_comp_msb_mux|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                      ;              ;
;                |mux_1u7:wrfull_eq_comp_lsb_mux|  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux                     ;              ;
;                |mux_1u7:wrfull_eq_comp_msb_mux|  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux                     ;              ;
;       |uart_dcfifo_out:inst14|                   ; 77 (0)            ; 97 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|               ; 77 (0)            ; 97 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component                                                                             ;              ;
;             |dcfifo_31m1:auto_generated|         ; 77 (6)            ; 97 (26)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated                                                  ;              ;
;                |a_gray2bin_acb:rdptr_g_gray2bin| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_acb:rs_dgwp_gray2bin| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_5fc:wrptr_g1p|     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p                      ;              ;
;                |a_graycounter_6fc:wrptr_gp|      ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp                       ;              ;
;                |a_graycounter_e86:rdptr_g1p|     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_hcb:rs_dgwp|      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp                       ;              ;
;                   |dffpipe_gd9:dffpipe16|        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16 ;              ;
;                |alt_synch_pipe_lc8:ws_dgrp|      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp                       ;              ;
;                   |dffpipe_hd9:dffpipe19|        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19 ;              ;
;                |altsyncram_bhu:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram                          ;              ;
;                |dffpipe_adc:rs_brp|              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp                               ;              ;
;                |dffpipe_adc:rs_bwp|              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp                               ;              ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_ngh:rdaclr                               ;              ;
;                |mux_1u7:rdemp_eq_comp_lsb_mux|   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                    ;              ;
;                |mux_1u7:rdemp_eq_comp_msb_mux|   ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                    ;              ;
;                |mux_1u7:wrfull_eq_comp_lsb_mux|  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux                   ;              ;
;                |mux_1u7:wrfull_eq_comp_msb_mux|  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux                   ;              ;
;    |altpll0:inst|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|altpll0:inst                                                                                                                                    ;              ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|altpll0:inst|altpll:altpll_component                                                                                                            ;              ;
;    |altpll1:inst11|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|altpll1:inst11                                                                                                                                  ;              ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2bot|altpll1:inst11|altpll:altpll_component                                                                                                          ;              ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ALTSYNCRAM                                                           ; AUTO ; Single Port      ; 2048         ; 16           ; --           ; --           ; 32768 ; SimpleSRAMdemo.mif ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None               ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None               ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2bot|SRAM_CONTROLLER:inst3|STATE                                                                     ;
+------------------+------------------+------------------+-----------------+-----------------+---------------+------------+
; Name             ; STATE.WRITE_DONE ; STATE.WRITE_PREP ; STATE.READ_DONE ; STATE.READ_PREP ; STATE.WARM_UP ; STATE.IDLE ;
+------------------+------------------+------------------+-----------------+-----------------+---------------+------------+
; STATE.IDLE       ; 0                ; 0                ; 0               ; 0               ; 0             ; 0          ;
; STATE.WARM_UP    ; 0                ; 0                ; 0               ; 0               ; 1             ; 1          ;
; STATE.READ_PREP  ; 0                ; 0                ; 0               ; 1               ; 0             ; 1          ;
; STATE.READ_DONE  ; 0                ; 0                ; 1               ; 0               ; 0             ; 1          ;
; STATE.WRITE_PREP ; 0                ; 1                ; 0               ; 0               ; 0             ; 1          ;
; STATE.WRITE_DONE ; 1                ; 0                ; 0               ; 0               ; 0             ; 1          ;
+------------------+------------------+------------------+-----------------+-----------------+---------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2bot|UART_INTERFACE:inst1|UART:inst2|uart_rx_state                                                                                                          ;
+-----------------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------------------+
; Name                                    ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ; uart_rx_state.rx_wait_start_synchronise ;
+-----------------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------------------+
; uart_rx_state.rx_wait_start_synchronise ; 0                             ; 0                         ; 0                              ; 0                                       ;
; uart_rx_state.rx_get_start_bit          ; 0                             ; 0                         ; 1                              ; 1                                       ;
; uart_rx_state.rx_get_data               ; 0                             ; 1                         ; 0                              ; 1                                       ;
; uart_rx_state.rx_get_stop_bit           ; 1                             ; 0                         ; 0                              ; 1                                       ;
+-----------------------------------------+-------------------------------+---------------------------+--------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2bot|UART_INTERFACE:inst1|UART:inst2|uart_tx_state                                                                                                      ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+--------------------+
; Name                         ; uart_tx_state.send_stop_bit ; uart_tx_state.transmit_data ; uart_tx_state.send_start_bit ; uart_tx_state.wait_for_tick ; uart_tx_state.idle ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+--------------------+
; uart_tx_state.idle           ; 0                           ; 0                           ; 0                            ; 0                           ; 0                  ;
; uart_tx_state.wait_for_tick  ; 0                           ; 0                           ; 0                            ; 1                           ; 1                  ;
; uart_tx_state.send_start_bit ; 0                           ; 0                           ; 1                            ; 0                           ; 1                  ;
; uart_tx_state.transmit_data  ; 0                           ; 1                           ; 0                            ; 0                           ; 1                  ;
; uart_tx_state.send_stop_bit  ; 1                           ; 0                           ; 0                            ; 0                           ; 1                  ;
+------------------------------+-----------------------------+-----------------------------+------------------------------+-----------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2bot|SCOMP:inst8|STATE                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+---------------+--------------+--------------+-------------+----------------+--------------+-------------+--------------+---------------+-----------------+---------------+----------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+-----------------+----------------+-----------------+----------------+---------------+--------------+-------------+----------------+
; Name            ; STATE.EX_OUT2 ; STATE.EX_OUT ; STATE.EX_IN2 ; STATE.EX_IN ; STATE.EX_SHIFT ; STATE.EX_XOR ; STATE.EX_OR ; STATE.EX_AND ; STATE.EX_RETI ; STATE.EX_RETURN ; STATE.EX_CALL ; STATE.EX_JZERO ; STATE.EX_JPOS ; STATE.EX_JNEG ; STATE.EX_JUMP ; STATE.EX_ADDI ; STATE.EX_SUB ; STATE.EX_ADD ; STATE.EX_LOADI ; STATE.EX_ISTORE ; STATE.EX_ILOAD ; STATE.EX_STORE2 ; STATE.EX_STORE ; STATE.EX_LOAD ; STATE.DECODE ; STATE.FETCH ; STATE.RESET_PC ;
+-----------------+---------------+--------------+--------------+-------------+----------------+--------------+-------------+--------------+---------------+-----------------+---------------+----------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+-----------------+----------------+-----------------+----------------+---------------+--------------+-------------+----------------+
; STATE.RESET_PC  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 0              ;
; STATE.FETCH     ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 1           ; 1              ;
; STATE.DECODE    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 1            ; 0           ; 1              ;
; STATE.EX_LOAD   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 1             ; 0            ; 0           ; 1              ;
; STATE.EX_STORE  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 1              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_STORE2 ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 1               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ILOAD  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 1              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ISTORE ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 1               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_LOADI  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ADD    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_SUB    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_ADDI   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JUMP   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JNEG   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JPOS   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_JZERO  ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 1              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_CALL   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 1             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_RETURN ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 1               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_RETI   ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 1             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_AND    ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 1            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_OR     ; 0             ; 0            ; 0            ; 0           ; 0              ; 0            ; 1           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_XOR    ; 0             ; 0            ; 0            ; 0           ; 0              ; 1            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_SHIFT  ; 0             ; 0            ; 0            ; 0           ; 1              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_IN     ; 0             ; 0            ; 0            ; 1           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_IN2    ; 0             ; 0            ; 1            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_OUT    ; 0             ; 1            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
; STATE.EX_OUT2   ; 1             ; 0            ; 0            ; 0           ; 0              ; 0            ; 0           ; 0            ; 0             ; 0               ; 0             ; 0              ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0              ; 0               ; 0              ; 0               ; 0              ; 0             ; 0            ; 0           ; 1              ;
+-----------------+---------------+--------------+--------------+-------------+----------------+--------------+-------------+--------------+---------------+-----------------+---------------+----------------+---------------+---------------+---------------+---------------+--------------+--------------+----------------+-----------------+----------------+-----------------+----------------+---------------+--------------+-------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2bot|SLCD:inst55|state                                                                                                ;
+--------------------+--------------------+--------------+--------------------+--------------+------------------+------------+-------------+
; Name               ; state.SWRITE_CLOCK ; state.SWRITE ; state.CURPOS_CLOCK ; state.CURPOS ; state.INIT_CLOCK ; state.INIT ; state.RESET ;
+--------------------+--------------------+--------------+--------------------+--------------+------------------+------------+-------------+
; state.RESET        ; 0                  ; 0            ; 0                  ; 0            ; 0                ; 0          ; 0           ;
; state.INIT         ; 0                  ; 0            ; 0                  ; 0            ; 0                ; 1          ; 1           ;
; state.INIT_CLOCK   ; 0                  ; 0            ; 0                  ; 0            ; 1                ; 0          ; 1           ;
; state.CURPOS       ; 0                  ; 0            ; 0                  ; 1            ; 0                ; 0          ; 1           ;
; state.CURPOS_CLOCK ; 0                  ; 0            ; 1                  ; 0            ; 0                ; 0          ; 1           ;
; state.SWRITE       ; 0                  ; 1            ; 0                  ; 0            ; 0                ; 0          ; 1           ;
; state.SWRITE_CLOCK ; 1                  ; 0            ; 0                  ; 0            ; 0                ; 0          ; 1           ;
+--------------------+--------------------+--------------+--------------------+--------------+------------------+------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0]   ; yes                                                              ; yes                                        ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_ngh:rdaclr|dffe15a[0] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                ; Reason for Removal                          ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[6,8,10..15]                                           ; Stuck at GND due to stuck port data_in      ;
; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[8..14]                                                 ; Stuck at GND due to stuck port data_in      ;
; DIG_IN:inst6|B_DI[4]                                                                                                         ; Stuck at GND due to stuck port data_in      ;
; SCOMP:inst8|INT_REQ[0]                                                                                                       ; Stuck at GND due to stuck port clock        ;
; SCOMP:inst8|INT_REQ_SYNC[0]                                                                                                  ; Stuck at GND due to stuck port data_in      ;
; SCOMP:inst8|INT_REQ[1..3]                                                                                                    ; Stuck at GND due to stuck port clock        ;
; SCOMP:inst8|INT_REQ_SYNC[1..3]                                                                                               ; Stuck at GND due to stuck port data_in      ;
; SCOMP:inst8|IIE[0..3]                                                                                                        ; Lost fanout                                 ;
; SCOMP:inst8|INT_ACK[0..3]                                                                                                    ; Lost fanout                                 ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[6] ; Lost fanout                                 ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[6] ; Lost fanout                                 ;
; SCOMP:inst8|AC_SAVED[0..15]                                                                                                  ; Stuck at GND due to stuck port clock_enable ;
; SCOMP:inst8|PC_SAVED[0..10]                                                                                                  ; Stuck at GND due to stuck port clock_enable ;
; SCOMP:inst8|GIE                                                                                                              ; Stuck at VCC due to stuck port data_in      ;
; SLCD:inst55|LCD_D[4]                                                                                                         ; Merged with SLCD:inst55|LCD_D[5]            ;
; Total Number of Removed Registers = 63                                                                                       ;                                             ;
+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                               ;
+------------------------+-------------------------+----------------------------------------+
; Register name          ; Reason for Removal      ; Registers Removed due to This Register ;
+------------------------+-------------------------+----------------------------------------+
; SCOMP:inst8|INT_REQ[0] ; Stuck at GND            ; SCOMP:inst8|INT_REQ_SYNC[0]            ;
;                        ; due to stuck port clock ;                                        ;
; SCOMP:inst8|INT_REQ[1] ; Stuck at GND            ; SCOMP:inst8|INT_REQ_SYNC[1]            ;
;                        ; due to stuck port clock ;                                        ;
; SCOMP:inst8|INT_REQ[2] ; Stuck at GND            ; SCOMP:inst8|INT_REQ_SYNC[2]            ;
;                        ; due to stuck port clock ;                                        ;
; SCOMP:inst8|INT_REQ[3] ; Stuck at GND            ; SCOMP:inst8|INT_REQ_SYNC[3]            ;
;                        ; due to stuck port clock ;                                        ;
+------------------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 670   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 369   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 267   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                             ; 3       ;
; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                          ; 5       ;
; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                          ; 6       ;
; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                          ; 7       ;
; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                          ; 5       ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; 4       ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; 4       ;
; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[6]                                                                               ; 2       ;
; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[4]                                                                               ; 2       ;
; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[3]                                                                               ; 2       ;
; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[2]                                                                               ; 2       ;
; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                               ; 2       ;
; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                               ; 3       ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                     ; 3       ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                     ; 3       ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0      ; 6       ;
; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                              ; 7       ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0    ; 6       ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9         ; 4       ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0   ; 1       ;
; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a0   ; 1       ;
; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                        ; 3       ;
; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                        ; 3       ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9       ; 4       ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0 ; 1       ;
; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 26                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+
; 3:1                ; 99 bits   ; 198 LEs       ; 99 LEs               ; 99 LEs                 ; Yes        ; |DE2bot|SCOMP:inst8|PC_STACK[0][6]                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE2bot|SRAM_CONTROLLER:inst3|ADDR[17]                        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |DE2bot|UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4] ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE2bot|SLCD:inst55|LCD_D[2]                                  ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE2bot|SLCD:inst55|count[4]                                  ;
; 12:1               ; 11 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |DE2bot|SCOMP:inst8|PC[0]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |DE2bot|UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]     ;
; 13:1               ; 16 bits   ; 128 LEs       ; 112 LEs              ; 16 LEs                 ; Yes        ; |DE2bot|SCOMP:inst8|AC[15]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2bot|IO_DECODER:inst24|SRAM_CTRL_WE                        ;
; 13:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |DE2bot|SCOMP:inst8|Add1                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdemp_eq_comp_lsb_aeb     ;
; POWER_UP_LEVEL                  ; HIGH                                                                                ; -               ; rdemp_eq_comp_lsb_aeb     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdemp_eq_comp_msb_aeb     ;
; POWER_UP_LEVEL                  ; HIGH                                                                                ; -               ; rdemp_eq_comp_msb_aeb     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rs_dgwp_reg               ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                   ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                    ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                           ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                              ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                   ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                      ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                            ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                  ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                   ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                   ;
+---------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                      ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                       ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated                                               ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdemp_eq_comp_lsb_aeb     ;
; POWER_UP_LEVEL                  ; HIGH                                                                                ; -               ; rdemp_eq_comp_lsb_aeb     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdemp_eq_comp_msb_aeb     ;
; POWER_UP_LEVEL                  ; HIGH                                                                                ; -               ; rdemp_eq_comp_msb_aeb     ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rs_dgwp_reg               ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe16|dffe17a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                     ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                      ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                             ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                    ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                     ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                        ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                              ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                    ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                     ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                        ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                         ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 4                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst8|altsyncram:MEMORY ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped        ;
; WIDTH_A                            ; 16                   ; Signed Integer ;
; WIDTHAD_A                          ; 11                   ; Signed Integer ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 1                    ; Signed Integer ;
; WIDTHAD_B                          ; 1                    ; Signed Integer ;
; NUMWORDS_B                         ; 0                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; SimpleSRAMdemo.mif   ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mut3      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst8|LPM_CLSHIFT:SHIFTER ;
+----------------+-----------------+-------------------------------------------+
; Parameter Name ; Value           ; Type                                      ;
+----------------+-----------------+-------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                   ;
; LPM_SHIFTTYPE  ; ARITHMETIC      ; Untyped                                   ;
; LPM_WIDTH      ; 16              ; Signed Integer                            ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                            ;
; CBXI_PARAMETER ; lpm_clshift_fuc ; Untyped                                   ;
+----------------+-----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst8|LPM_BUSTRI:IO_BUS ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_IN:inst5|LPM_BUSTRI:IO_BUS ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIG_IN:inst6|LPM_BUSTRI:IO_BUS ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TIMER:inst20|LPM_BUSTRI:IO_BUS ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|UART:inst2 ;
+-----------------+----------+-------------------------------------------------+
; Parameter Name  ; Value    ; Type                                            ;
+-----------------+----------+-------------------------------------------------+
; baud_rate       ; 9600     ; Signed Integer                                  ;
; clock_frequency ; 14745600 ; Signed Integer                                  ;
+-----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 32          ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 5           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_qtl1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                           ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 7           ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_31m1 ; Untyped                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component ;
+------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                          ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                 ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                 ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                 ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                          ;
+------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|LPM_BUSTRI:lpm_bustri_component ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; LPM_WIDTH              ; 16         ; Signed Integer                                                           ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                  ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                  ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                  ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:inst11|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 4                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 6                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 9                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 11                ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_CONTROLLER:inst3|LPM_BUSTRI:IO_BUS ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 2                                      ;
; Entity Instance               ; altpll0:inst|altpll:altpll_component   ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
; Entity Instance               ; altpll1:inst11|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; SCOMP:inst8|altsyncram:MEMORY ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 16                            ;
;     -- NUMWORDS_A                         ; 2048                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 0                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                     ;
+----------------------------+---------------------------------------------------------------------+
; Name                       ; Value                                                               ;
+----------------------------+---------------------------------------------------------------------+
; Number of entity instances ; 2                                                                   ;
; Entity Instance            ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 32                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                  ;
;     -- USE_EAB             ; ON                                                                  ;
; Entity Instance            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                          ;
;     -- LPM_WIDTH           ; 8                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                  ;
;     -- USE_EAB             ; ON                                                                  ;
+----------------------------+---------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 17 22:54:41 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2Bot -c DE2Bot
Warning: Tcl Script File ir_lpm_dff9.qip not found
    Info: set_global_assignment -name QIP_FILE ir_lpm_dff9.qip
Info: Found 2 design units, including 1 entities, in source file acc_clk_gen.vhd
    Info: Found design unit 1: ACC_CLK_GEN-a
    Info: Found entity 1: ACC_CLK_GEN
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info: Found design unit 1: altpll1-SYN
    Info: Found entity 1: altpll1
Info: Found 2 design units, including 1 entities, in source file altsyncram_db0.vhd
    Info: Found design unit 1: altsyncram_db0-SYN
    Info: Found entity 1: altsyncram_db0
Info: Found 1 design units, including 1 entities, in source file de2bot.bdf
    Info: Found entity 1: DE2bot
Info: Found 2 design units, including 1 entities, in source file dig_in.vhd
    Info: Found design unit 1: DIG_IN-a
    Info: Found entity 1: DIG_IN
Info: Found 2 design units, including 1 entities, in source file hex_disp.vhd
    Info: Found design unit 1: HEX_DISP-a
    Info: Found entity 1: HEX_DISP
Info: Found 2 design units, including 1 entities, in source file io_decoder.vhd
    Info: Found design unit 1: IO_DECODER-a
    Info: Found entity 1: IO_DECODER
Info: Found 2 design units, including 1 entities, in source file leds.vhd
    Info: Found design unit 1: LEDS-a
    Info: Found entity 1: LEDS
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_db0.vhd
    Info: Found design unit 1: lpm_add_sub_db0-SYN
    Info: Found entity 1: lpm_add_sub_db0
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub_oe0.vhd
    Info: Found design unit 1: lpm_add_sub_oe0-SYN
    Info: Found entity 1: lpm_add_sub_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_bustri_oe0.vhd
    Info: Found design unit 1: lpm_bustri_oe0-SYN
    Info: Found entity 1: lpm_bustri_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_bustri_uart0.vhd
    Info: Found design unit 1: lpm_bustri_uart0-SYN
    Info: Found entity 1: lpm_bustri_uart0
Info: Found 2 design units, including 1 entities, in source file lpm_constant_oe0.vhd
    Info: Found design unit 1: lpm_constant_oe0-SYN
    Info: Found entity 1: lpm_constant_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_counter_oe0.vhd
    Info: Found design unit 1: lpm_counter_oe0-SYN
    Info: Found entity 1: lpm_counter_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_dff_db0.vhd
    Info: Found design unit 1: lpm_dff_db0-SYN
    Info: Found entity 1: lpm_dff_db0
Info: Found 2 design units, including 1 entities, in source file lpm_dff_db1.vhd
    Info: Found design unit 1: lpm_dff_db1-SYN
    Info: Found entity 1: lpm_dff_db1
Info: Found 2 design units, including 1 entities, in source file lpm_dff_oe0.vhd
    Info: Found design unit 1: lpm_dff_oe0-SYN
    Info: Found entity 1: lpm_dff_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_dff_uart0.vhd
    Info: Found design unit 1: lpm_dff_uart0-SYN
    Info: Found entity 1: lpm_dff_uart0
Info: Found 2 design units, including 1 entities, in source file lpm_mult_oe0.vhd
    Info: Found design unit 1: lpm_mult_oe0-SYN
    Info: Found entity 1: lpm_mult_oe0
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg_db0.vhd
    Info: Found design unit 1: lpm_shiftreg_db0-SYN
    Info: Found entity 1: lpm_shiftreg_db0
Info: Found 1 design units, including 1 entities, in source file quad_hex.bdf
    Info: Found entity 1: QUAD_HEX
Info: Found 2 design units, including 1 entities, in source file scomp.vhd
    Info: Found design unit 1: SCOMP-a
    Info: Found entity 1: SCOMP
Info: Found 2 design units, including 1 entities, in source file slcd.vhd
    Info: Found design unit 1: SLCD-a
    Info: Found entity 1: SLCD
Info: Found 2 design units, including 1 entities, in source file timer.vhd
    Info: Found design unit 1: TIMER-a
    Info: Found entity 1: TIMER
Info: Found 2 design units, including 1 entities, in source file uart.vhd
    Info: Found design unit 1: UART-RTL
    Info: Found entity 1: UART
Info: Found 2 design units, including 1 entities, in source file uart_dcfifo_in.vhd
    Info: Found design unit 1: uart_dcfifo_in-SYN
    Info: Found entity 1: uart_dcfifo_in
Info: Found 2 design units, including 1 entities, in source file uart_dcfifo_out.vhd
    Info: Found design unit 1: uart_dcfifo_out-SYN
    Info: Found entity 1: uart_dcfifo_out
Info: Found 1 design units, including 1 entities, in source file uart_interface.bdf
    Info: Found entity 1: UART_INTERFACE
Info: Found 2 design units, including 1 entities, in source file uart_limiter.vhd
    Info: Found design unit 1: UART_LIMITER-a
    Info: Found entity 1: UART_LIMITER
Info: Found 2 design units, including 1 entities, in source file ctimer.vhd
    Info: Found design unit 1: CTIMER-a
    Info: Found entity 1: CTIMER
Warning: Can't analyze file -- file DAC_BEEP.vhd is missing
Info: Found 2 design units, including 1 entities, in source file lpm_ff0.vhd
    Info: Found design unit 1: lpm_ff0-SYN
    Info: Found entity 1: lpm_ff0
Info: Found 2 design units, including 1 entities, in source file lpm_ff1.vhd
    Info: Found design unit 1: lpm_ff1-SYN
    Info: Found entity 1: lpm_ff1
Info: Found 1 design units, including 1 entities, in source file slow_sram.bdf
    Info: Found entity 1: SLOW_SRAM
Info: Found 2 design units, including 1 entities, in source file sram_controller.vhd
    Info: Found design unit 1: SRAM_CONTROLLER-v0
    Info: Found entity 1: SRAM_CONTROLLER
Info: Elaborating entity "DE2bot" for the top level hierarchy
Warning: Pin "ENC_L_B" not connected
Warning: Pin "ENC_L_A" not connected
Warning: Pin "ENC_R_A" not connected
Warning: Pin "ENC_R_B" not connected
Warning: Pin "AUD_DACLR" not connected
Warning: Pin "AUD_BCLK" not connected
Warning: Pin "ASLEEP" not connected
Warning: Pin "BATT_GOOD" not connected
Info: Elaborating entity "SLCD" for hierarchy "SLCD:inst55"
Info: Elaborating entity "ACC_CLK_GEN" for hierarchy "ACC_CLK_GEN:inst60"
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "4"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "IO_DECODER" for hierarchy "IO_DECODER:inst24"
Warning (10492): VHDL Process Statement warning at IO_DECODER.vhd(122): signal "IO_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IO_DECODER.vhd(127): signal "IO_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IO_DECODER.vhd(132): signal "IO_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "SCOMP" for hierarchy "SCOMP:inst8"
Info: Elaborating entity "altsyncram" for hierarchy "SCOMP:inst8|altsyncram:MEMORY"
Info: Elaborated megafunction instantiation "SCOMP:inst8|altsyncram:MEMORY"
Info: Instantiated megafunction "SCOMP:inst8|altsyncram:MEMORY" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Cyclone"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "SimpleSRAMdemo.mif"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "16"
    Info: Parameter "width_b" = "1"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mut3.tdf
    Info: Found entity 1: altsyncram_mut3
Info: Elaborating entity "altsyncram_mut3" for hierarchy "SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated"
Info: Elaborating entity "LPM_CLSHIFT" for hierarchy "SCOMP:inst8|LPM_CLSHIFT:SHIFTER"
Info: Elaborated megafunction instantiation "SCOMP:inst8|LPM_CLSHIFT:SHIFTER"
Info: Instantiated megafunction "SCOMP:inst8|LPM_CLSHIFT:SHIFTER" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_WIDTHDIST" = "4"
    Info: Parameter "LPM_SHIFTTYPE" = "ARITHMETIC"
    Info: Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_fuc.tdf
    Info: Found entity 1: lpm_clshift_fuc
Info: Elaborating entity "lpm_clshift_fuc" for hierarchy "SCOMP:inst8|LPM_CLSHIFT:SHIFTER|lpm_clshift_fuc:auto_generated"
Info: Elaborating entity "LPM_BUSTRI" for hierarchy "SCOMP:inst8|LPM_BUSTRI:IO_BUS"
Info: Elaborated megafunction instantiation "SCOMP:inst8|LPM_BUSTRI:IO_BUS"
Info: Instantiated megafunction "SCOMP:inst8|LPM_BUSTRI:IO_BUS" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "DIG_IN" for hierarchy "DIG_IN:inst5"
Info: Elaborating entity "TIMER" for hierarchy "TIMER:inst20"
Info: Elaborating entity "UART_INTERFACE" for hierarchy "UART_INTERFACE:inst1"
Warning: Pin "WR_CLK" not connected
Info: Elaborating entity "UART" for hierarchy "UART_INTERFACE:inst1|UART:inst2"
Info: Elaborating entity "uart_dcfifo_in" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8"
Info: Elaborating entity "dcfifo" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component"
Info: Instantiated megafunction "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "32"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "5"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_qtl1.tdf
    Info: Found entity 1: dcfifo_qtl1
Info: Elaborating entity "dcfifo_qtl1" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_d86.tdf
    Info: Found entity 1: a_graycounter_d86
Info: Elaborating entity "a_graycounter_d86" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_4fc.tdf
    Info: Found entity 1: a_graycounter_4fc
Info: Elaborating entity "a_graycounter_4fc" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3fc.tdf
    Info: Found entity 1: a_graycounter_3fc
Info: Elaborating entity "a_graycounter_3fc" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9hu.tdf
    Info: Found entity 1: altsyncram_9hu
Info: Elaborating entity "altsyncram_9hu" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gcb.tdf
    Info: Found entity 1: alt_synch_pipe_gcb
Info: Elaborating entity "alt_synch_pipe_gcb" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info: Found entity 1: dffpipe_ed9
Info: Elaborating entity "dffpipe_ed9" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf
    Info: Found entity 1: alt_synch_pipe_kc8
Info: Elaborating entity "alt_synch_pipe_kc8" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_n16.tdf
    Info: Found entity 1: cmpr_n16
Info: Elaborating entity "cmpr_n16" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf
    Info: Found entity 1: mux_1u7
Info: Elaborating entity "mux_1u7" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "uart_dcfifo_out" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14"
Info: Elaborating entity "dcfifo" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component"
Info: Instantiated megafunction "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_31m1.tdf
    Info: Found entity 1: dcfifo_31m1
Info: Elaborating entity "dcfifo_31m1" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_acb.tdf
    Info: Found entity 1: a_gray2bin_acb
Info: Elaborating entity "a_gray2bin_acb" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_e86.tdf
    Info: Found entity 1: a_graycounter_e86
Info: Elaborating entity "a_graycounter_e86" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_5fc.tdf
    Info: Found entity 1: a_graycounter_5fc
Info: Elaborating entity "a_graycounter_5fc" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf
    Info: Found entity 1: a_graycounter_6fc
Info: Elaborating entity "a_graycounter_6fc" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bhu.tdf
    Info: Found entity 1: altsyncram_bhu
Info: Elaborating entity "altsyncram_bhu" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_adc.tdf
    Info: Found entity 1: dffpipe_adc
Info: Elaborating entity "dffpipe_adc" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hcb.tdf
    Info: Found entity 1: alt_synch_pipe_hcb
Info: Elaborating entity "alt_synch_pipe_hcb" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf
    Info: Found entity 1: alt_synch_pipe_lc8
Info: Elaborating entity "alt_synch_pipe_lc8" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf
    Info: Found entity 1: cmpr_o16
Info: Elaborating entity "cmpr_o16" for hierarchy "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb"
Info: Elaborating entity "lpm_bustri_uart0" for hierarchy "UART_INTERFACE:inst1|lpm_bustri_uart0:inst"
Info: Elaborating entity "LPM_BUSTRI" for hierarchy "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component"
Info: Elaborated megafunction instantiation "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component"
Info: Instantiated megafunction "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component" with the following parameter:
    Info: Parameter "lpm_type" = "LPM_BUSTRI"
    Info: Parameter "lpm_width" = "16"
Info: Elaborating entity "lpm_dff_uart0" for hierarchy "UART_INTERFACE:inst1|lpm_dff_uart0:inst4"
Info: Elaborating entity "lpm_ff" for hierarchy "UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "16"
Info: Elaborating entity "altpll1" for hierarchy "altpll1:inst11"
Info: Elaborating entity "altpll" for hierarchy "altpll1:inst11|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll1:inst11|altpll:altpll_component"
Info: Instantiated megafunction "altpll1:inst11|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "11"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "6"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "9"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "4"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "SRAM_CONTROLLER" for hierarchy "SRAM_CONTROLLER:inst3"
Warning (10036): Verilog HDL or VHDL warning at SRAM_CONTROLLER.vhd(46): object "DATA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SRAM_CONTROLLER.vhd(52): object "READ_SIG" assigned a value but never read
Info: Elaborating entity "LPM_BUSTRI" for hierarchy "SRAM_CONTROLLER:inst3|LPM_BUSTRI:IO_BUS"
Info: Elaborated megafunction instantiation "SRAM_CONTROLLER:inst3|LPM_BUSTRI:IO_BUS"
Info: Instantiated megafunction "SRAM_CONTROLLER:inst3|LPM_BUSTRI:IO_BUS" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Elaborating entity "QUAD_HEX" for hierarchy "QUAD_HEX:inst57"
Info: Elaborating entity "HEX_DISP" for hierarchy "QUAD_HEX:inst57|HEX_DISP:inst27"
Info: Elaborating entity "LEDS" for hierarchy "LEDS:inst59"
Info: Elaborating entity "CTIMER" for hierarchy "CTIMER:inst21"
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[15]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[14]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[13]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[12]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[11]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[10]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[9]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[8]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[7]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "SRAM_DQ[0]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "SCL_BOT" has no driver
    Warning: Bidir "SDA_BOT" has no driver
    Warning: Bidir "SDA_DE2" has no driver
    Warning: Bidir "SCL_DE2" has no driver
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst5|lpm_bustri:IO_BUS|dout[0]" to the node "SLCD:inst55|data_in[0]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst5|lpm_bustri:IO_BUS|dout[1]" to the node "SLCD:inst55|data_in[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst5|lpm_bustri:IO_BUS|dout[2]" to the node "SLCD:inst55|data_in[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst5|lpm_bustri:IO_BUS|dout[3]" to the node "SLCD:inst55|data_in[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst6|lpm_bustri:IO_BUS|dout[4]" to the node "SLCD:inst55|data_in[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst5|lpm_bustri:IO_BUS|dout[5]" to the node "SLCD:inst55|data_in[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[6]" to the node "SLCD:inst55|data_in[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DIG_IN:inst5|lpm_bustri:IO_BUS|dout[7]" to the node "SLCD:inst55|data_in[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[8]" to the node "SLCD:inst55|data_in[8]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[9]" to the node "SLCD:inst55|data_in[9]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[10]" to the node "SLCD:inst55|data_in[10]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[11]" to the node "SLCD:inst55|data_in[11]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[12]" to the node "SLCD:inst55|data_in[12]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[13]" to the node "SLCD:inst55|data_in[13]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst|lpm_bustri:lpm_bustri_component|dout[14]" to the node "SLCD:inst55|data_in[14]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|lpm_bustri:lpm_bustri_component|dout[15]" to the node "SLCD:inst55|data_in[15]" into an OR gate
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[15]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[14]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[13]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[12]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[11]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[10]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[9]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[8]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[7]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[6]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[5]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[4]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[3]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[2]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[1]" is moved to its source
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "SRAM_DQ[0]" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
    Warning: Node "SRAM_DQ~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "SONAR_INIT" is stuck at GND
    Warning (13410): Pin "SONAR_BLANK" is stuck at GND
    Warning (13410): Pin "WATCH_ST" is stuck at GND
    Warning (13410): Pin "NMOTR_L" is stuck at GND
    Warning (13410): Pin "NMOTR_R" is stuck at GND
    Warning (13410): Pin "PHASE_R" is stuck at GND
    Warning (13410): Pin "PHASE_L" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "PWM_AUDIO" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "LAA2[7]" is stuck at GND
    Warning (13410): Pin "LAA2[6]" is stuck at GND
    Warning (13410): Pin "LAA2[5]" is stuck at GND
    Warning (13410): Pin "LAA2[4]" is stuck at GND
    Warning (13410): Pin "LAA2[3]" is stuck at GND
    Warning (13410): Pin "LAA2[2]" is stuck at GND
    Warning (13410): Pin "LAA2[1]" is stuck at GND
    Warning (13410): Pin "LAA2[0]" is stuck at GND
    Warning (13410): Pin "LAA3[7]" is stuck at GND
    Warning (13410): Pin "LAA3[6]" is stuck at GND
    Warning (13410): Pin "LAA3[5]" is stuck at GND
    Warning (13410): Pin "LAA3[4]" is stuck at GND
    Warning (13410): Pin "LAA3[3]" is stuck at GND
    Warning (13410): Pin "LAA3[2]" is stuck at GND
    Warning (13410): Pin "LAA3[1]" is stuck at GND
    Warning (13410): Pin "LAA3[0]" is stuck at GND
    Warning (13410): Pin "LAC2[7]" is stuck at GND
    Warning (13410): Pin "LAC2[6]" is stuck at GND
    Warning (13410): Pin "LAC2[5]" is stuck at GND
    Warning (13410): Pin "LAC2[4]" is stuck at GND
    Warning (13410): Pin "LAC2[3]" is stuck at GND
    Warning (13410): Pin "LAC2[2]" is stuck at GND
    Warning (13410): Pin "LAC2[1]" is stuck at GND
    Warning (13410): Pin "LAC2[0]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "SONAR_SEL[2]" is stuck at GND
    Warning (13410): Pin "SONAR_SEL[1]" is stuck at GND
    Warning (13410): Pin "SONAR_SEL[0]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register UART_INTERFACE:inst1|UART:inst2|uart_rx_bit will power up to High
    Critical Warning (18010): Register UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1] will power up to High
    Critical Warning (18010): Register UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0] will power up to High
Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below.
    Info: Register "SCOMP:inst8|IIE[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|IIE[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|IIE[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|IIE[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|INT_ACK[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|INT_ACK[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|INT_ACK[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SCOMP:inst8|INT_ACK[0]" lost all its fanouts during netlist optimizations.
    Info: Register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[6]" lost all its fanouts during netlist optimizations.
    Info: Register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[6]" lost all its fanouts during netlist optimizations.
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "ENC_L_B"
    Warning (15610): No output dependent on input pin "ENC_L_A"
    Warning (15610): No output dependent on input pin "ENC_R_A"
    Warning (15610): No output dependent on input pin "ENC_R_B"
    Warning (15610): No output dependent on input pin "AUD_DACLR"
    Warning (15610): No output dependent on input pin "AUD_BCLK"
    Warning (15610): No output dependent on input pin "ASLEEP"
    Warning (15610): No output dependent on input pin "BATT_GOOD"
Info: Implemented 1586 device resources after synthesis - the final resource count might be different
    Info: Implemented 44 input pins
    Info: Implemented 156 output pins
    Info: Implemented 20 bidirectional pins
    Info: Implemented 1332 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 2 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 278 megabytes
    Info: Processing ended: Tue Mar 17 22:54:49 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


