/* Copyright (c) Huawei Technologies Co., Ltd. 2020-2021. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef _TI981_SER_CONFIG_H_
#define _TI981_SER_CONFIG_H_

#include "i2c_common.h"
#include "ti_deser_config.h"

#define DS90UB981_I2C_7BIT_ADDR 0x0c
#define DS90UB981_I2C_8BIT_ADDR 0x18
#define TI981_DES_ID 0x08
#define TI981_GENERAL_STS 0x0c
#define SER_GENERAL_STS_LINK_DETECT 0x01
#define SER_GENERAL_STS_LINK_LOST 0x10
#define SER_MAIN_REG_MAXCNT 0xff

int dsi0_981_power_on(void);
int ser_981_init(struct i2c_client *client);

enum ser_model_index {
	SER_MODEL_981 = 0,
	SER_MODEL_983,
};

static i2c_cmd_entry_t ser_981_init_part1[] = {
	/* Set up Variables */
	// smart_panel 988
	{DS90UB981_I2C_7BIT_ADDR, 0x70, DS90UH988_I2C_8BIT_ADDR, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x78, DS90UH988_I2C_8BIT_ADDR_SMART_ALIAS + 1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x88, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// meter_panel 988
	{DS90UB981_I2C_7BIT_ADDR, 0x71, DS90UH988_I2C_8BIT_ADDR, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x79, DS90UH988_I2C_8BIT_ADDR_METER_ALIAS, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x89, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x72, 0x84, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // MCU
	{DS90UB981_I2C_7BIT_ADDR, 0x7a, 0x85, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x8a, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x73, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // TP
	{DS90UB981_I2C_7BIT_ADDR, 0x7b, 0x91, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x8b, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x74, 0xa8, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // NFC
	{DS90UB981_I2C_7BIT_ADDR, 0x7c, 0xa9, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x8c, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x75, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // light sensor
	{DS90UB981_I2C_7BIT_ADDR, 0x7d, 0x89, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x8d, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x76, 0xa0, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // TP 0X50
	{DS90UB981_I2C_7BIT_ADDR, 0x7e, 0xa1, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x8e, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x77, 0x84, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // MCU meter_panel
	{DS90UB981_I2C_7BIT_ADDR, 0x7f, 0x8c, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x8f, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x1b, 0x98, NO_DELAY, REG_OP_W, REG_DEF_MSK},
};

static i2c_cmd_entry_t ser_981_init_part2[] = {
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x24, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Change indirect page to page 9
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x8c, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	/* Program DSI Configs */
	{DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select port 0
	{DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select ivi mode
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Change indirect page to page 4
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0d, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Port 0 hs_settle
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Port 0 TSKIP value:10
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Port 0 sync pulses
};

static i2c_cmd_entry_t ser_981_init_part3[] = {
	/* Program DSI Configs */
	{DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select port 1
	{DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select ivi mode
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Change indirect page to page 6
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0d, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Port 1 hs_settle
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x22, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Port 1 TSKIP value:17
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Port 1 sync pulses
};

static i2c_cmd_entry_t ser_981_init_part4[] = {
	/* Program DSI Configs */
	{DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x03, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select write port 0 and 1
	{DS90UB981_I2C_7BIT_ADDR, 0xbd, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// Set DSI source for the Video processors 0 and 1
	{DS90UB981_I2C_7BIT_ADDR, 0xbe, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x5b, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Disable FPD3 FIFO pass through
	{DS90UB981_I2C_7BIT_ADDR, 0x05, 0x3c, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Force FPD4_TX independent mode
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select PLL reg page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x1b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Disable PLL0
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x5b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Disable PLL1
	{DS90UB981_I2C_7BIT_ADDR, 0x02, 0xd1, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable mode overwrite
	{DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x24, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x84, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// Switch encoder from ADAS to IVI on port 0
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x24, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x94, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// Switch encoder from ADAS to IVI on port 1
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select PLL page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select Ncount Reg
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x7d, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set Ncount
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x13, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select post div reg
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set post div for 6.75 Gbps
	{DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select write reg to port 0
	{DS90UB981_I2C_7BIT_ADDR, 0x6a, 0x0a, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // set BC sampling rate
	{DS90UB981_I2C_7BIT_ADDR, 0x6e, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // set BC fractional sampling
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// Select FPD page and set BC settings for FPD IV port 0
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x06, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x0d, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x34, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x0e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x53, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select PLL page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x45, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select Ncount Reg
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x7d, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set Ncount
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x53, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select post div reg
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set post div for 6.75 Gbps
	{DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select write reg to port 1
	{DS90UB981_I2C_7BIT_ADDR, 0x6a, 0x0a, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // set BC sampling rate
	{DS90UB981_I2C_7BIT_ADDR, 0x6e, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // set BC fractional sampling
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// Select FPD page and set BC settings for FPD IV port 1
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x26, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x2d, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x34, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x53, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x02, 0xd1, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set HALFRATE_MODE
	/*
	* * Zero out PLL fractional -
	* * This section can be commented out to improve bringup time
	* * if 983/981 MODE_SEL0 and MODE_SEL2 are strapped to the correct FPD IV speed
	*/
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select PLL page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x1e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x1f, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select PLL page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x44, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x5e, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x60, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	/* *********************************************
	* * Configure and Enable PLLs -
	* * This section can be commented out to improve bringup time
	* * if 983/981 MODE_SEL0 and MODE_SEL2 are strapped to the correct FPD IV speed
	* * ******************************************* */
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x0e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select VCO reg
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0xc7, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set VCO
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x4e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select VCO reg
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0xc7, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set VCO
	{DS90UB981_I2C_7BIT_ADDR, 0x01, 0x30, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // soft reset PLL
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select PLL page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x1b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable PLL0
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x5b, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable PLL1
	{DS90UB981_I2C_7BIT_ADDR, 0x01, 0x01, 40, REG_OP_W, REG_DEF_MSK}, // soft reset Ser
};

static i2c_cmd_entry_t ser_981_init_part5[] = {
	/* *********************************************
	* * Program VP Configs
	* * ******************************************* */
	// Configure VP 0
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // VID H Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // VID H Active
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd8, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Total
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Total
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Front Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Front Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x27, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // HSYNC Polarity = +, VSYNC Polarity = +
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M/N Register
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x75, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M value
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M value
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // N value
	// Configure VP 1
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x42, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // VID H Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // VID H Active
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x50, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x28, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Total
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Horizontal Total
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x38, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Active
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x1e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Back Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Sync
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Front Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Vertical Front Porch
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x67, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // HSYNC Polarity = +, VSYNC Polarity = +
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x63, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M/N Register
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M value
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x19, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // M value
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // N value
	/* *********************************************
	* * Enable VPs
	* * ******************************************* */
	{DS90UB981_I2C_7BIT_ADDR, 0x43, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set number of VPs used = 2
	{DS90UB981_I2C_7BIT_ADDR, 0x44, 0x03, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable video processors
	/* *********************************************
	* * Configure Serializer TX Link Layer
	* * ******************************************* */
	{DS90UB981_I2C_7BIT_ADDR, 0x40, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Link layer Reg page
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_STREAM_EN
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable Link Layer 0 Streams
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x06, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_SLOT_REQ0
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set number of time slots
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK1_STREAM_EN
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Enable Link Layer 1 Streams
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x16, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK1_SLOT_REQ1
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set number of time slots
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK1_MAP_REG0
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Assign link layer stream 0 map
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Select LINK0_MAP_REG0
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Assign link layer stream 1 map
	{DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK}, // Set Link layer vp bpp
	{DS90UB981_I2C_7BIT_ADDR, 0x42, 0x55, NO_DELAY, REG_OP_W, REG_DEF_MSK},
	// Set Link layer vp bpp according to VP Bit per pixel
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer enable
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer enable
};

static i2c_cmd_entry_t ser_981_patgen[] = {
	/* *********************************************
	* * Enable PATGEN
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x30, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x29, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	// Set PATGEN Color Depth to 24bpp for VP0
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x28, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x95, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	// Enable PATGEN on VP0 - Comment out this line to disable PATGEN and enable end to end video
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x69, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	// Set PATGEN Color Depth to 24bpp for VP1
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x68, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x95, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	// Enable PATGEN on VP1 - Comment out this line to disable PATGEN and enable end to end video
};

/* *********************************************
* * Configure Serializer TX Link Layer
* * ******************************************* */
static i2c_cmd_entry_t ser_981_txlink_layer[] = {
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer Reg page
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK0_STREAM_EN
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Link Layer 0 Streams
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x06, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK0_SLOT_REQ0
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set number of time slots
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_STREAM_EN
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Link Layer 1 Streams
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x16, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_SLOT_REQ1
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set number of time slots
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_MAP_REG0
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Assign link layer stream 0 map
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK0_MAP_REG0
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Assign link layer stream 1 map
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set Link layer vp bpp
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x55, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	// Set Link layer vp bpp according to VP Bit per pixel
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer enable
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer enable
};

static i2c_cmd_entry_t ser_981_passenger_txlink_layer[] = {
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer Reg page
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK0_STREAM_EN
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Link Layer 0 Streams
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x06, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK0_SLOT_REQ0
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x41, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set number of time slots
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_STREAM_EN
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x06, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Link Layer 1 Streams
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x17, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_SLOT_REQ1
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x1c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set number of time slots
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_SLOT_REQ1
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x1c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set number of time slots
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_MAP_REG0
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Assign link layer stream 0 map
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x13, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select LINK1_MAP_REG0
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Assign link layer stream 0 map
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Set Link layer vp bpp
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x55, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	// Set Link layer vp bpp according to VP Bit per pixel
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer enable
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Link layer enable
};

static i2c_cmd_entry_t ser_981_smartpanel_dsi0_config[] = {
	/* *********************************************
	* * Program DSI Configs
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select port 0
	{ DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select ivi mode
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Change indirect page to page 4
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x38, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 TSKIP value:5
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 sync pulses
	/* *********************************************
	* * Program VP Configs VP1
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x42, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x50, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x28, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x38, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x1e, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x67, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x63, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x19, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value

};

static i2c_cmd_entry_t ser_981_smartpanel_dsi1_config[] = {
	/* *********************************************
	* * Program DSI Configs
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select port 0
	{ DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select ivi mode
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Change indirect page to page 6
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x38, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 TSKIP value:5
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 sync pulses
	/* *********************************************
	* * Program VP Configs VP0
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x50, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x28, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x38, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x1e, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x67, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x63, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x08, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x19, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
};

static i2c_cmd_entry_t ser_981_meterpanel_dsi0_config[] = {
	/* *********************************************
	* * Program DSI Configs
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select port 0
	{ DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select ivi mode
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Change indirect page to page 4
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0d, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 hs_settle
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x22, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 TSKIP value:17
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 sync pulses
	/* *********************************************
	* * Program VP Configs VP1
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x42, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd8, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x27, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x75, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
};

static i2c_cmd_entry_t ser_981_meterpanel_dsi1_config[] = {
	/* *********************************************
	* * Program DSI Configs
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select port 1
	{ DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select ivi mode
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Change indirect page to page 6
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0d, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 hs_settle
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x22, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 TSKIP value:17
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 sync pulses
	/* *********************************************
	* * Program VP Configs vp0
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd8, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x07, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xd0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x27, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x75, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x11, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
};

static i2c_cmd_entry_t ser_981_passenger_config[] = {
	/* *********************************************
	* * Program DSI Configs
	* * ******************************************* */
	{ DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x01, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select port 0
	{ DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select ivi mode
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Change indirect page to page 4
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0d, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 hs_settle
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x2e, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 TSKIP value:23
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 0 sync pulses
	/* *********************************************
	* * Program VP Configs
	* * ******************************************* */
	// Configure VP 1
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x42, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x48, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x77, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xaf, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x50, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xc0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xb0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x67, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x40, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Cropping
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x63, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xff, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x15, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
	// Configure VP 2
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x82, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Start Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xef, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0a, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop X
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xaf, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Crop Stop Y
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x90, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x78, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xc0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xb0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0xa7, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x80, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x04, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Enable Cropping
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0xa3, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xff, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x15, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
};

static i2c_cmd_entry_t ser_981_icpic_dsi1_config[] = {
	/* *********************************************
	** Program DSI Configs
	** ********************************************/
	{ DS90UB981_I2C_7BIT_ADDR, 0x2d, 0x12, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select port 0
	{ DS90UB981_I2C_7BIT_ADDR, 0x07, 0x88, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Select ivi mode
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x18, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Change indirect page to page 6
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x05, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x3e, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 TSKIP value:31
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x20, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x5f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Port 1 sync pulses
	/* *********************************************
	** Program VP Configs VP0
	** ********************************************/
	{ DS90UB981_I2C_7BIT_ADDR, 0x40, 0x32, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xc0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // VID H Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x10, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xc0, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x14, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xfc, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Horizontal Total
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0xf4, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Active
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0a, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Back Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x02, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Sync
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0c, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // Vertical Front Porch
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x27, NO_DELAY, REG_OP_W, REG_DEF_MSK },
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x00, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // HSYNC Polarity = +, VSYNC Polarity = +
	{ DS90UB981_I2C_7BIT_ADDR, 0x41, 0x23, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M/N Register
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x60, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x21, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // M value
	{ DS90UB981_I2C_7BIT_ADDR, 0x42, 0x0f, NO_DELAY, REG_OP_W, REG_DEF_MSK }, // N value
};

#endif
