INFO: [VRFC 10-163] Analyzing VHDL file "/home/miguel/Desktop/PSD_Proj/PSD_P/P2/P2.srcs/sim_1/imports/vhdl_P2/top_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_circuit_tb
