
#####==========stderr_mid==========#####:
In file included from ./c_standard_lib-master/MATH/XDNORM.c:2:
In file included from ./c_standard_lib-master/_HEADERS\xmath.h:2:
In file included from ./c_standard_lib-master/_HEADERS\errno.h:5:
./c_standard_lib-master/_HEADERS\yvals.h:35:5: warning: declaration of built-in function 'setjmp' requires inclusion of the header <setjmp.h> [-Wbuiltin-requires-header]
int setjmp(int *);
    ^
./c_standard_lib-master/MATH/XDNORM.c:25:18: warning: operator '<<' has lower precedence than '+'; '+' will be evaluated first [-Wshift-op-parentheses]
                for (; 1<<_DOFF+1 <= ps[_D0]; ++xchar)
                        ~~~~~~~^~
./c_standard_lib-master/MATH/XDNORM.c:25:18: note: place parentheses around the '+' expression to silence this warning
                for (; 1<<_DOFF+1 <= ps[_D0]; ++xchar)
                          ~~~~~^~
'' is not a recognized processor for this target (ignoring processor)
2 warnings generated.

#####==========stderr_asm==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function _Dnorm: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=2, align=4, at location [SP]
  fi#2: size=2, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0

BB#0: derived from LLVM BB %entry
    Live Ins: %A0
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%ps.addr] CPURegs:%vreg0
	%vreg1<def> = LDHZ %vreg0, 6; mem:LD2[%arrayidx] CPURegs:%vreg1,%vreg0
	%vreg2<def> = MovGR %ZERO, 32768; CPURegs:%vreg2
	%vreg3<def> = AND %vreg1<kill>, %vreg2<kill>; CPURegs:%vreg3,%vreg1,%vreg2
	STH %vreg3<kill>, <fi#2>, 0; mem:ST2[%sign](align=4) CPURegs:%vreg3
	%vreg4<def> = MovGR %ZERO, 1; CPURegs:%vreg4
	STH %vreg4, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg4
	%vreg5<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg5
	%vreg6<def> = LDHZ %vreg5, 6; mem:LD2[%arrayidx2] CPURegs:%vreg6,%vreg5
	%vreg7<def> = MovGR %ZERO, 15; CPURegs:%vreg7
	%vreg8<def> = AND %vreg6<kill>, %vreg7; CPURegs:%vreg8,%vreg6,%vreg7
	STH %vreg8, %vreg5, 6; mem:ST2[%arrayidx2] CPURegs:%vreg8,%vreg5
	%vreg9<def> = NEQI %vreg8, 0; CPURegs:%vreg9,%vreg8
	JC %vreg9<kill>, <BB#4>; CPURegs:%vreg9
	Jmp <BB#1>
    Successors according to CFG: BB#4(20) BB#1(12)

BB#1: derived from LLVM BB %lor.lhs.false
    Predecessors according to CFG: BB#0
	%vreg10<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg10
	%vreg11<def> = LDHZ %vreg10<kill>, 4; mem:LD2[%arrayidx8] CPURegs:%vreg11,%vreg10
	%vreg12<def> = NEQI %vreg11<kill>, 0; CPURegs:%vreg12,%vreg11
	JC %vreg12<kill>, <BB#4>; CPURegs:%vreg12
	Jmp <BB#2>
    Successors according to CFG: BB#4(20) BB#2(12)

BB#2: derived from LLVM BB %lor.lhs.false10
    Predecessors according to CFG: BB#1
	%vreg13<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg13
	%vreg14<def> = LDHZ %vreg13<kill>, 2; mem:LD2[%arrayidx11] CPURegs:%vreg14,%vreg13
	%vreg15<def> = NEQI %vreg14<kill>, 0; CPURegs:%vreg15,%vreg14
	JC %vreg15<kill>, <BB#4>; CPURegs:%vreg15
	Jmp <BB#3>
    Successors according to CFG: BB#4(20) BB#3(12)

BB#3: derived from LLVM BB %lor.lhs.false14
    Predecessors according to CFG: BB#2
	%vreg16<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg16
	%vreg17<def> = LDHZ %vreg16<kill>, 0; mem:LD2[%arrayidx151] CPURegs:%vreg17,%vreg16
	%vreg18<def> = EQI %vreg17<kill>, 0; CPURegs:%vreg18,%vreg17
	JC %vreg18<kill>, <BB#11>; CPURegs:%vreg18
	Jmp <BB#4>
    Successors according to CFG: BB#4(20) BB#11(12)

BB#4: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3 BB#5
	%vreg19<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg19
	%vreg20<def> = LDHZ %vreg19<kill>, 6; mem:LD2[%arrayidx18] CPURegs:%vreg20,%vreg19
	%vreg21<def> = NEQI %vreg20<kill>, 0; CPURegs:%vreg21,%vreg20
	JNC %vreg21, <BB#5>; CPURegs:%vreg21
    Successors according to CFG: BB#5(124) BB#12(4)

BB#12: 
    Predecessors according to CFG: BB#4
	Jmp <BB#6>
    Successors according to CFG: BB#6

BB#5: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#4
	%vreg88<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg88
	%vreg89<def> = LDH %vreg88, 4; mem:LD2[%arrayidx22] CPURegs:%vreg89,%vreg88
	STH %vreg89<kill>, %vreg88, 6; mem:ST2[%arrayidx23] CPURegs:%vreg89,%vreg88
	%vreg90<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg90
	%vreg91<def> = LDH %vreg90, 2; mem:LD2[%arrayidx24] CPURegs:%vreg91,%vreg90
	STH %vreg91<kill>, %vreg90, 4; mem:ST2[%arrayidx25] CPURegs:%vreg91,%vreg90
	%vreg92<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg92
	%vreg93<def> = LDH %vreg92, 0; mem:LD2[%arrayidx262] CPURegs:%vreg93,%vreg92
	STH %vreg93<kill>, %vreg92, 2; mem:ST2[%arrayidx27] CPURegs:%vreg93,%vreg92
	%vreg94<def> = MovGR %ZERO, 0; CPURegs:%vreg94
	%vreg95<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg95
	STH %vreg94<kill>, %vreg95<kill>, 0; mem:ST2[%arrayidx283] CPURegs:%vreg94,%vreg95
	%vreg96<def> = LDH <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg96
	%vreg97<def> = ADDiu %vreg96<kill>, -16; CPURegs:%vreg97,%vreg96
	STH %vreg97<kill>, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg97
	Jmp <BB#4>
    Successors according to CFG: BB#4

BB#6: derived from LLVM BB %for.cond31
    Predecessors according to CFG: BB#7 BB#12
	%vreg22<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg22
	%vreg23<def> = LDHZ %vreg22<kill>, 6; mem:LD2[%arrayidx32] CPURegs:%vreg23,%vreg22
	%vreg24<def> = LTI %vreg23<kill>, 16; CPURegs:%vreg24,%vreg23
	JC %vreg24, <BB#7>; CPURegs:%vreg24
    Successors according to CFG: BB#7(124) BB#13(4)

BB#13: 
    Predecessors according to CFG: BB#6
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#7: derived from LLVM BB %for.inc65
    Predecessors according to CFG: BB#6
	%vreg63<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg63
	%vreg64<def> = LDHZ %vreg63, 4; mem:LD2[%arrayidx39] CPURegs:%vreg64,%vreg63
	%vreg66<def> = SRL %vreg64<kill>, %vreg7; CPURegs:%vreg66,%vreg64,%vreg7
	%vreg67<def> = LDH %vreg63, 6; mem:LD2[%arrayidx37] CPURegs:%vreg67,%vreg63
	%vreg69<def> = SHL %vreg67<kill>, %vreg4; CPURegs:%vreg69,%vreg67,%vreg4
	%vreg70<def> = ORu %vreg69<kill>, %vreg66<kill>; CPURegs:%vreg70,%vreg69,%vreg66
	STH %vreg70<kill>, %vreg63, 6; mem:ST2[%arrayidx42] CPURegs:%vreg70,%vreg63
	%vreg71<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg71
	%vreg72<def> = LDHZ %vreg71, 2; mem:LD2[%arrayidx46] CPURegs:%vreg72,%vreg71
	%vreg73<def> = SRL %vreg72<kill>, %vreg7; CPURegs:%vreg73,%vreg72,%vreg7
	%vreg74<def> = LDH %vreg71, 4; mem:LD2[%arrayidx43] CPURegs:%vreg74,%vreg71
	%vreg75<def> = SHL %vreg74<kill>, %vreg4; CPURegs:%vreg75,%vreg74,%vreg4
	%vreg76<def> = ORu %vreg75<kill>, %vreg73<kill>; CPURegs:%vreg76,%vreg75,%vreg73
	STH %vreg76<kill>, %vreg71, 4; mem:ST2[%arrayidx51] CPURegs:%vreg76,%vreg71
	%vreg77<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg77
	%vreg78<def> = LDHZ %vreg77, 0; mem:LD2[%arrayidx554] CPURegs:%vreg78,%vreg77
	%vreg79<def> = SRL %vreg78<kill>, %vreg7; CPURegs:%vreg79,%vreg78,%vreg7
	%vreg80<def> = LDH %vreg77, 2; mem:LD2[%arrayidx52] CPURegs:%vreg80,%vreg77
	%vreg81<def> = SHL %vreg80<kill>, %vreg4; CPURegs:%vreg81,%vreg80,%vreg4
	%vreg82<def> = ORu %vreg81<kill>, %vreg79<kill>; CPURegs:%vreg82,%vreg81,%vreg79
	STH %vreg82<kill>, %vreg77, 2; mem:ST2[%arrayidx60] CPURegs:%vreg82,%vreg77
	%vreg83<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg83
	%vreg84<def> = LDH %vreg83, 0; mem:LD2[%arrayidx615] CPURegs:%vreg84,%vreg83
	%vreg85<def> = SHL %vreg84<kill>, %vreg4; CPURegs:%vreg85,%vreg84,%vreg4
	STH %vreg85<kill>, %vreg83, 0; mem:ST2[%arrayidx615] CPURegs:%vreg85,%vreg83
	%vreg86<def> = LDH <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg86
	%vreg87<def> = ADDiu %vreg86<kill>, -1; CPURegs:%vreg87,%vreg86
	STH %vreg87<kill>, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg87
	Jmp <BB#6>
    Successors according to CFG: BB#6

BB#8: derived from LLVM BB %for.cond67
    Predecessors according to CFG: BB#9 BB#13
	%vreg25<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg25
	%vreg26<def> = LDHZ %vreg25<kill>, 6; mem:LD2[%arrayidx68] CPURegs:%vreg26,%vreg25
	%vreg27<def> = MovGR %ZERO, 32; CPURegs:%vreg27
	%vreg28<def> = LT %vreg26<kill>, %vreg27<kill>; CPURegs:%vreg28,%vreg26,%vreg27
	JC %vreg28<kill>, <BB#10>; CPURegs:%vreg28
	Jmp <BB#9>
    Successors according to CFG: BB#9(124) BB#10(4)

BB#9: derived from LLVM BB %for.inc104
    Predecessors according to CFG: BB#8
	%vreg38<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg38
	%vreg39<def> = LDH %vreg38, 2; mem:LD2[%arrayidx76] CPURegs:%vreg39,%vreg38
	%vreg41<def> = SHL %vreg39<kill>, %vreg7; CPURegs:%vreg41,%vreg39,%vreg7
	%vreg42<def> = LDHZ %vreg38, 0; mem:LD2[%arrayidx736] CPURegs:%vreg42,%vreg38
	%vreg44<def> = SRL %vreg42<kill>, %vreg4; CPURegs:%vreg44,%vreg42,%vreg4
	%vreg45<def> = ORu %vreg44<kill>, %vreg41<kill>; CPURegs:%vreg45,%vreg44,%vreg41
	STH %vreg45<kill>, %vreg38, 0; mem:ST2[%arrayidx817] CPURegs:%vreg45,%vreg38
	%vreg46<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg46
	%vreg47<def> = LDH %vreg46, 4; mem:LD2[%arrayidx85] CPURegs:%vreg47,%vreg46
	%vreg48<def> = SHL %vreg47<kill>, %vreg7; CPURegs:%vreg48,%vreg47,%vreg7
	%vreg49<def> = LDHZ %vreg46, 2; mem:LD2[%arrayidx82] CPURegs:%vreg49,%vreg46
	%vreg50<def> = SRL %vreg49<kill>, %vreg4; CPURegs:%vreg50,%vreg49,%vreg4
	%vreg51<def> = ORu %vreg50<kill>, %vreg48<kill>; CPURegs:%vreg51,%vreg50,%vreg48
	STH %vreg51<kill>, %vreg46, 2; mem:ST2[%arrayidx90] CPURegs:%vreg51,%vreg46
	%vreg52<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg52
	%vreg53<def> = LDH %vreg52, 6; mem:LD2[%arrayidx94] CPURegs:%vreg53,%vreg52
	%vreg54<def> = SHL %vreg53<kill>, %vreg7; CPURegs:%vreg54,%vreg53,%vreg7
	%vreg55<def> = LDHZ %vreg52, 4; mem:LD2[%arrayidx91] CPURegs:%vreg55,%vreg52
	%vreg56<def> = SRL %vreg55<kill>, %vreg4; CPURegs:%vreg56,%vreg55,%vreg4
	%vreg57<def> = ORu %vreg56<kill>, %vreg54<kill>; CPURegs:%vreg57,%vreg56,%vreg54
	STH %vreg57<kill>, %vreg52, 4; mem:ST2[%arrayidx99] CPURegs:%vreg57,%vreg52
	%vreg58<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg58
	%vreg59<def> = LDHZ %vreg58, 6; mem:LD2[%arrayidx100] CPURegs:%vreg59,%vreg58
	%vreg60<def> = SRL %vreg59<kill>, %vreg4; CPURegs:%vreg60,%vreg59,%vreg4
	STH %vreg60<kill>, %vreg58, 6; mem:ST2[%arrayidx100] CPURegs:%vreg60,%vreg58
	%vreg61<def> = LDH <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg61
	%vreg62<def> = ADDiu %vreg61<kill>, 1; CPURegs:%vreg62,%vreg61
	STH %vreg62<kill>, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg62
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#10: derived from LLVM BB %for.end105
    Predecessors according to CFG: BB#8
	%vreg29<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg29
	%vreg30<def> = LDHZ %vreg29, 6; mem:LD2[%arrayidx106] CPURegs:%vreg30,%vreg29
	%vreg32<def> = AND %vreg30<kill>, %vreg7; CPURegs:%vreg32,%vreg30,%vreg7
	STH %vreg32<kill>, %vreg29, 6; mem:ST2[%arrayidx106] CPURegs:%vreg32,%vreg29
    Successors according to CFG: BB#11

BB#11: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#3 BB#10
	%vreg33<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg33
	%vreg34<def> = LDH %vreg33, 6; mem:LD2[%arrayidx111] CPURegs:%vreg34,%vreg33
	%vreg35<def> = LDH <fi#2>, 0; mem:LD2[%sign](align=4) CPURegs:%vreg35
	%vreg36<def> = ORu %vreg34<kill>, %vreg35<kill>; CPURegs:%vreg36,%vreg34,%vreg35
	STH %vreg36<kill>, %vreg33, 6; mem:ST2[%arrayidx111] CPURegs:%vreg36,%vreg33
	%vreg37<def> = LDHS <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg37
	%V0<def> = COPY %vreg37; CPURegs:%vreg37
	RetLR %V0<imp-use>

# End machine code for function _Dnorm.


#####==========stderr_obj==========#####:
Pass Arguments:  -targetlibinfo -datalayout -jump-instr-table-info -notti -basictti -targetpassconfig -no-aa -tbaa -basicaa -collector-metadata -machinemoduleinfo -machine-branch-prob -jump-instr-tables -verify -verify-di -domtree -loops -loop-simplify -scalar-evolution -iv-users -loop-reduce -gc-lowering -unreachableblockelim -consthoist -codegenprepare -verify-di -stack-protector -verify -domtree -loops -branch-prob -expand-isel-pseudos -tailduplication -opt-phis -machinedomtree -slotindexes -stack-coloring -localstackalloc -dead-mi-elimination -machinedomtree -machine-loops -machinelicm -machine-cse -machine-sink -peephole-opts -machinedomtree -machine-loops -hwloops -processimpdefs -unreachable-mbb-elimination -livevars -machinedomtree -machine-loops -phi-node-elimination -twoaddressinstruction -slotindexes -liveintervals -simple-register-coalescing -machine-block-freq -livedebugvars -livestacks -virtregmap -liveregmatrix -edge-bundles -spill-code-placement -virtregrewriter -stack-slot-coloring -machinelicm -prologepilog -branch-folder -tailduplication -machine-cp -postrapseudos -machinedomtree -machine-loops -post-RA-sched -gc-analysis -machine-block-freq -block-placement2 -machinedomtree -machine-loops -packets -hwloopsfixup -stackmap-liveness
Target Library Information
Data Layout
Jump-Instruction Table Info
No target information
Target independent code generator's TTI
Target Pass Configuration
No Alias Analysis (always returns 'may' alias)
Type-Based Alias Analysis
Basic Alias Analysis (stateless AA impl)
Create Garbage Collector Module Metadata
Machine Module Information
Machine Branch Probability Analysis
  ModulePass Manager
    Jump-Instruction Tables
    FunctionPass Manager
      Module Verifier
    Debug Info Verifier
    FunctionPass Manager
      Dominator Tree Construction
      Natural Loop Information
      Canonicalize natural loops
      Scalar Evolution Analysis
      Loop Pass Manager
        Induction Variable Users
        Loop Strength Reduction
      Lower Garbage Collection Instructions
      Remove unreachable blocks from the CFG
      Constant Hoisting
      CodeGen Prepare
      Exception handling preparation
    Debug Info Verifier
    FunctionPass Manager
      Insert stack protectors
      Module Verifier
      Machine Function Analysis
      Dominator Tree Construction
      Natural Loop Information
      Branch Probability Analysis
      DSP DAG->DAG Pattern Instruction Selection
      Expand ISel Pseudo-instructions
      Tail Duplication
      Optimize machine instruction PHIs
      MachineDominator Tree Construction
      Slot index numbering
      Merge disjoint stack slots
      Local Stack Slot Allocation
      Remove dead machine instructions
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Machine Loop Invariant Code Motion
      Machine Common Subexpression Elimination
      Machine code sinking
      Peephole Optimizations
      DSP handle CC
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Hardware Loops
      Process Implicit Definitions
      Remove unreachable machine basic blocks
      Live Variable Analysis
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Eliminate PHI nodes for register allocation
      Two-Address instruction pass
      Slot index numbering
      Live Interval Analysis
      Simple Register Coalescing
      Machine Block Frequency Analysis
      Debug Variable Analysis
      Live Stack Slot Analysis
      Virtual Register Map
      Live Register Matrix
      Bundle Machine CFG Edges
      Spill Code Placement Analysis
      Greedy Register Allocator
      Virtual Register Rewriter
      Stack Slot Coloring
      Machine Loop Invariant Code Motion
      Prologue/Epilogue Insertion & Frame Finalization
      Control Flow Optimizer
      Tail Duplication
      Machine Copy Propagation Pass
      Post-RA pseudo instruction expansion pass
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      Post RA top-down list latency scheduler
      Analyze Machine Code For Garbage Collection
      Machine Block Frequency Analysis
      Branch Probability Basic Block Placement
      DSP Del Useless jmp
      DSP Delay Slot Filler
      MachineDominator Tree Construction
      Machine Natural Loop Construction
      DSP Packetizer
      DSP VLIWBundlerDrive
      DSP Hardware Loop Fixup
      StackMap Liveness Analysis
      dsp assembly printer
# Machine code for function _Dnorm: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=2, align=4, at location [SP]
  fi#2: size=2, align=4, at location [SP]
Function Live Ins: %A0 in %vreg0

BB#0: derived from LLVM BB %entry
    Live Ins: %A0
	%vreg0<def> = COPY %A0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%ps.addr] CPURegs:%vreg0
	%vreg1<def> = LDHZ %vreg0, 6; mem:LD2[%arrayidx] CPURegs:%vreg1,%vreg0
	%vreg2<def> = MovGR %ZERO, 32768; CPURegs:%vreg2
	%vreg3<def> = AND %vreg1<kill>, %vreg2<kill>; CPURegs:%vreg3,%vreg1,%vreg2
	STH %vreg3<kill>, <fi#2>, 0; mem:ST2[%sign](align=4) CPURegs:%vreg3
	%vreg4<def> = MovGR %ZERO, 1; CPURegs:%vreg4
	STH %vreg4, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg4
	%vreg5<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg5
	%vreg6<def> = LDHZ %vreg5, 6; mem:LD2[%arrayidx2] CPURegs:%vreg6,%vreg5
	%vreg7<def> = MovGR %ZERO, 15; CPURegs:%vreg7
	%vreg8<def> = AND %vreg6<kill>, %vreg7; CPURegs:%vreg8,%vreg6,%vreg7
	STH %vreg8, %vreg5, 6; mem:ST2[%arrayidx2] CPURegs:%vreg8,%vreg5
	%vreg9<def> = NEQI %vreg8, 0; CPURegs:%vreg9,%vreg8
	JC %vreg9<kill>, <BB#4>; CPURegs:%vreg9
	Jmp <BB#1>
    Successors according to CFG: BB#4(20) BB#1(12)

BB#1: derived from LLVM BB %lor.lhs.false
    Predecessors according to CFG: BB#0
	%vreg10<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg10
	%vreg11<def> = LDHZ %vreg10<kill>, 4; mem:LD2[%arrayidx8] CPURegs:%vreg11,%vreg10
	%vreg12<def> = NEQI %vreg11<kill>, 0; CPURegs:%vreg12,%vreg11
	JC %vreg12<kill>, <BB#4>; CPURegs:%vreg12
	Jmp <BB#2>
    Successors according to CFG: BB#4(20) BB#2(12)

BB#2: derived from LLVM BB %lor.lhs.false10
    Predecessors according to CFG: BB#1
	%vreg13<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg13
	%vreg14<def> = LDHZ %vreg13<kill>, 2; mem:LD2[%arrayidx11] CPURegs:%vreg14,%vreg13
	%vreg15<def> = NEQI %vreg14<kill>, 0; CPURegs:%vreg15,%vreg14
	JC %vreg15<kill>, <BB#4>; CPURegs:%vreg15
	Jmp <BB#3>
    Successors according to CFG: BB#4(20) BB#3(12)

BB#3: derived from LLVM BB %lor.lhs.false14
    Predecessors according to CFG: BB#2
	%vreg16<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg16
	%vreg17<def> = LDHZ %vreg16<kill>, 0; mem:LD2[%arrayidx151] CPURegs:%vreg17,%vreg16
	%vreg18<def> = EQI %vreg17<kill>, 0; CPURegs:%vreg18,%vreg17
	JC %vreg18<kill>, <BB#11>; CPURegs:%vreg18
	Jmp <BB#4>
    Successors according to CFG: BB#4(20) BB#11(12)

BB#4: derived from LLVM BB %for.cond
    Predecessors according to CFG: BB#0 BB#1 BB#2 BB#3 BB#5
	%vreg19<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg19
	%vreg20<def> = LDHZ %vreg19<kill>, 6; mem:LD2[%arrayidx18] CPURegs:%vreg20,%vreg19
	%vreg21<def> = NEQI %vreg20<kill>, 0; CPURegs:%vreg21,%vreg20
	JNC %vreg21, <BB#5>; CPURegs:%vreg21
    Successors according to CFG: BB#5(124) BB#12(4)

BB#12: 
    Predecessors according to CFG: BB#4
	Jmp <BB#6>
    Successors according to CFG: BB#6

BB#5: derived from LLVM BB %for.inc
    Predecessors according to CFG: BB#4
	%vreg88<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg88
	%vreg89<def> = LDH %vreg88, 4; mem:LD2[%arrayidx22] CPURegs:%vreg89,%vreg88
	STH %vreg89<kill>, %vreg88, 6; mem:ST2[%arrayidx23] CPURegs:%vreg89,%vreg88
	%vreg90<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg90
	%vreg91<def> = LDH %vreg90, 2; mem:LD2[%arrayidx24] CPURegs:%vreg91,%vreg90
	STH %vreg91<kill>, %vreg90, 4; mem:ST2[%arrayidx25] CPURegs:%vreg91,%vreg90
	%vreg92<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg92
	%vreg93<def> = LDH %vreg92, 0; mem:LD2[%arrayidx262] CPURegs:%vreg93,%vreg92
	STH %vreg93<kill>, %vreg92, 2; mem:ST2[%arrayidx27] CPURegs:%vreg93,%vreg92
	%vreg94<def> = MovGR %ZERO, 0; CPURegs:%vreg94
	%vreg95<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg95
	STH %vreg94<kill>, %vreg95<kill>, 0; mem:ST2[%arrayidx283] CPURegs:%vreg94,%vreg95
	%vreg96<def> = LDH <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg96
	%vreg97<def> = ADDiu %vreg96<kill>, -16; CPURegs:%vreg97,%vreg96
	STH %vreg97<kill>, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg97
	Jmp <BB#4>
    Successors according to CFG: BB#4

BB#6: derived from LLVM BB %for.cond31
    Predecessors according to CFG: BB#7 BB#12
	%vreg22<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg22
	%vreg23<def> = LDHZ %vreg22<kill>, 6; mem:LD2[%arrayidx32] CPURegs:%vreg23,%vreg22
	%vreg24<def> = LTI %vreg23<kill>, 16; CPURegs:%vreg24,%vreg23
	JC %vreg24, <BB#7>; CPURegs:%vreg24
    Successors according to CFG: BB#7(124) BB#13(4)

BB#13: 
    Predecessors according to CFG: BB#6
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#7: derived from LLVM BB %for.inc65
    Predecessors according to CFG: BB#6
	%vreg63<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg63
	%vreg64<def> = LDHZ %vreg63, 4; mem:LD2[%arrayidx39] CPURegs:%vreg64,%vreg63
	%vreg66<def> = SRL %vreg64<kill>, %vreg7; CPURegs:%vreg66,%vreg64,%vreg7
	%vreg67<def> = LDH %vreg63, 6; mem:LD2[%arrayidx37] CPURegs:%vreg67,%vreg63
	%vreg69<def> = SHL %vreg67<kill>, %vreg4; CPURegs:%vreg69,%vreg67,%vreg4
	%vreg70<def> = ORu %vreg69<kill>, %vreg66<kill>; CPURegs:%vreg70,%vreg69,%vreg66
	STH %vreg70<kill>, %vreg63, 6; mem:ST2[%arrayidx42] CPURegs:%vreg70,%vreg63
	%vreg71<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg71
	%vreg72<def> = LDHZ %vreg71, 2; mem:LD2[%arrayidx46] CPURegs:%vreg72,%vreg71
	%vreg73<def> = SRL %vreg72<kill>, %vreg7; CPURegs:%vreg73,%vreg72,%vreg7
	%vreg74<def> = LDH %vreg71, 4; mem:LD2[%arrayidx43] CPURegs:%vreg74,%vreg71
	%vreg75<def> = SHL %vreg74<kill>, %vreg4; CPURegs:%vreg75,%vreg74,%vreg4
	%vreg76<def> = ORu %vreg75<kill>, %vreg73<kill>; CPURegs:%vreg76,%vreg75,%vreg73
	STH %vreg76<kill>, %vreg71, 4; mem:ST2[%arrayidx51] CPURegs:%vreg76,%vreg71
	%vreg77<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg77
	%vreg78<def> = LDHZ %vreg77, 0; mem:LD2[%arrayidx554] CPURegs:%vreg78,%vreg77
	%vreg79<def> = SRL %vreg78<kill>, %vreg7; CPURegs:%vreg79,%vreg78,%vreg7
	%vreg80<def> = LDH %vreg77, 2; mem:LD2[%arrayidx52] CPURegs:%vreg80,%vreg77
	%vreg81<def> = SHL %vreg80<kill>, %vreg4; CPURegs:%vreg81,%vreg80,%vreg4
	%vreg82<def> = ORu %vreg81<kill>, %vreg79<kill>; CPURegs:%vreg82,%vreg81,%vreg79
	STH %vreg82<kill>, %vreg77, 2; mem:ST2[%arrayidx60] CPURegs:%vreg82,%vreg77
	%vreg83<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg83
	%vreg84<def> = LDH %vreg83, 0; mem:LD2[%arrayidx615] CPURegs:%vreg84,%vreg83
	%vreg85<def> = SHL %vreg84<kill>, %vreg4; CPURegs:%vreg85,%vreg84,%vreg4
	STH %vreg85<kill>, %vreg83, 0; mem:ST2[%arrayidx615] CPURegs:%vreg85,%vreg83
	%vreg86<def> = LDH <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg86
	%vreg87<def> = ADDiu %vreg86<kill>, -1; CPURegs:%vreg87,%vreg86
	STH %vreg87<kill>, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg87
	Jmp <BB#6>
    Successors according to CFG: BB#6

BB#8: derived from LLVM BB %for.cond67
    Predecessors according to CFG: BB#9 BB#13
	%vreg25<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg25
	%vreg26<def> = LDHZ %vreg25<kill>, 6; mem:LD2[%arrayidx68] CPURegs:%vreg26,%vreg25
	%vreg27<def> = MovGR %ZERO, 32; CPURegs:%vreg27
	%vreg28<def> = LT %vreg26<kill>, %vreg27<kill>; CPURegs:%vreg28,%vreg26,%vreg27
	JC %vreg28<kill>, <BB#10>; CPURegs:%vreg28
	Jmp <BB#9>
    Successors according to CFG: BB#9(124) BB#10(4)

BB#9: derived from LLVM BB %for.inc104
    Predecessors according to CFG: BB#8
	%vreg38<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg38
	%vreg39<def> = LDH %vreg38, 2; mem:LD2[%arrayidx76] CPURegs:%vreg39,%vreg38
	%vreg41<def> = SHL %vreg39<kill>, %vreg7; CPURegs:%vreg41,%vreg39,%vreg7
	%vreg42<def> = LDHZ %vreg38, 0; mem:LD2[%arrayidx736] CPURegs:%vreg42,%vreg38
	%vreg44<def> = SRL %vreg42<kill>, %vreg4; CPURegs:%vreg44,%vreg42,%vreg4
	%vreg45<def> = ORu %vreg44<kill>, %vreg41<kill>; CPURegs:%vreg45,%vreg44,%vreg41
	STH %vreg45<kill>, %vreg38, 0; mem:ST2[%arrayidx817] CPURegs:%vreg45,%vreg38
	%vreg46<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg46
	%vreg47<def> = LDH %vreg46, 4; mem:LD2[%arrayidx85] CPURegs:%vreg47,%vreg46
	%vreg48<def> = SHL %vreg47<kill>, %vreg7; CPURegs:%vreg48,%vreg47,%vreg7
	%vreg49<def> = LDHZ %vreg46, 2; mem:LD2[%arrayidx82] CPURegs:%vreg49,%vreg46
	%vreg50<def> = SRL %vreg49<kill>, %vreg4; CPURegs:%vreg50,%vreg49,%vreg4
	%vreg51<def> = ORu %vreg50<kill>, %vreg48<kill>; CPURegs:%vreg51,%vreg50,%vreg48
	STH %vreg51<kill>, %vreg46, 2; mem:ST2[%arrayidx90] CPURegs:%vreg51,%vreg46
	%vreg52<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg52
	%vreg53<def> = LDH %vreg52, 6; mem:LD2[%arrayidx94] CPURegs:%vreg53,%vreg52
	%vreg54<def> = SHL %vreg53<kill>, %vreg7; CPURegs:%vreg54,%vreg53,%vreg7
	%vreg55<def> = LDHZ %vreg52, 4; mem:LD2[%arrayidx91] CPURegs:%vreg55,%vreg52
	%vreg56<def> = SRL %vreg55<kill>, %vreg4; CPURegs:%vreg56,%vreg55,%vreg4
	%vreg57<def> = ORu %vreg56<kill>, %vreg54<kill>; CPURegs:%vreg57,%vreg56,%vreg54
	STH %vreg57<kill>, %vreg52, 4; mem:ST2[%arrayidx99] CPURegs:%vreg57,%vreg52
	%vreg58<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg58
	%vreg59<def> = LDHZ %vreg58, 6; mem:LD2[%arrayidx100] CPURegs:%vreg59,%vreg58
	%vreg60<def> = SRL %vreg59<kill>, %vreg4; CPURegs:%vreg60,%vreg59,%vreg4
	STH %vreg60<kill>, %vreg58, 6; mem:ST2[%arrayidx100] CPURegs:%vreg60,%vreg58
	%vreg61<def> = LDH <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg61
	%vreg62<def> = ADDiu %vreg61<kill>, 1; CPURegs:%vreg62,%vreg61
	STH %vreg62<kill>, <fi#1>, 0; mem:ST2[%xchar](align=4) CPURegs:%vreg62
	Jmp <BB#8>
    Successors according to CFG: BB#8

BB#10: derived from LLVM BB %for.end105
    Predecessors according to CFG: BB#8
	%vreg29<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg29
	%vreg30<def> = LDHZ %vreg29, 6; mem:LD2[%arrayidx106] CPURegs:%vreg30,%vreg29
	%vreg32<def> = AND %vreg30<kill>, %vreg7; CPURegs:%vreg32,%vreg30,%vreg7
	STH %vreg32<kill>, %vreg29, 6; mem:ST2[%arrayidx106] CPURegs:%vreg32,%vreg29
    Successors according to CFG: BB#11

BB#11: derived from LLVM BB %if.end
    Predecessors according to CFG: BB#3 BB#10
	%vreg33<def> = LD <fi#0>, 0; mem:LD4[%ps.addr] CPURegs:%vreg33
	%vreg34<def> = LDH %vreg33, 6; mem:LD2[%arrayidx111] CPURegs:%vreg34,%vreg33
	%vreg35<def> = LDH <fi#2>, 0; mem:LD2[%sign](align=4) CPURegs:%vreg35
	%vreg36<def> = ORu %vreg34<kill>, %vreg35<kill>; CPURegs:%vreg36,%vreg34,%vreg35
	STH %vreg36<kill>, %vreg33, 6; mem:ST2[%arrayidx111] CPURegs:%vreg36,%vreg33
	%vreg37<def> = LDHS <fi#1>, 0; mem:LD2[%xchar](align=4) CPURegs:%vreg37
	%V0<def> = COPY %vreg37; CPURegs:%vreg37
	RetLR %V0<imp-use>

# End machine code for function _Dnorm.

