Equate pins:  cell child and/or child has no elements.

Subcircuit pins:
Circuit 1: child                           |Circuit 2: child                           
-------------------------------------------|-------------------------------------------
x                                          |x                                          
y                                          |y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes child and child are equivalent.

Subcircuit summary:
Circuit 1: verilog_simple                  |Circuit 2: spice_simple                    
-------------------------------------------|-------------------------------------------
child (2)                                  |child (2)                                  
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 3                          |Number of nets: 3                          
---------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: verilog_simple                  |Circuit 2: spice_simple                    
-------------------------------------------|-------------------------------------------
b                                          |b                                          
c                                          |c                                          
a                                          |a                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes verilog_simple and spice_simple are equivalent.
Circuits match uniquely.
