{
    "DESIGN_NAME": "buffer_analog",
    "DESIGN_IS_CORE": 1,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/buffer_analog.v"
    ],
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "io_in[13]",
    "CLOCK_NET": "io_in[13]",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 200 130",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_MACRO_HOOKS": [
        "buffer vccd1 vssd1 vdd vss "
    ],
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/sky130_ef_ip__opamp.v"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/sky130_ef_ip__opamp.lef"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/sky130_ef_ip__opamp.gds"
    ],
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_MAX_ITER": 5000,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "FP_PDN_CHECK_NODES": false,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_IRDROP_REPORT": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,  
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "LVS_CONNECT_BY_LABEL": 1,  
    "DIODE_INSERTION_STRATEGY": 4,
    "FP_PDN_ENABLE_MACROS_GRID": 1,

    "FP_PDN_MULTILAYER": true,
    "FP_PDN_CORE_RING": true,
    "FP_PDN_CORE_RING_VWIDTH": 3,
    "FP_PDN_CORE_RING_HWIDTH": "expr::$FP_PDN_CORE_RING_VWIDTH",
    "FP_PDN_CORE_RING_VOFFSET": 7,
    "FP_PDN_CORE_RING_HOFFSET": "expr::$FP_PDN_CORE_RING_VOFFSET",
    "FP_PDN_CORE_RING_VSPACING": 1.7,
    "FP_PDN_CORE_RING_HSPACING": "expr::$FP_PDN_CORE_RING_VSPACING",
    "FP_PDN_VSPACING": "expr::5*$FP_PDN_CORE_RING_VWIDTH",
    "FP_PDN_HSPACING": "expr::5*$FP_PDN_CORE_RING_HWIDTH",
    "FP_PDN_VWIDTH": 2,
    "FP_PDN_HWIDTH": 2,
    "FP_PDN_VOFFSET": 0,
    "FP_PDN_HOFFSET": "expr::$FP_PDN_VOFFSET",
    "FP_PDN_VPITCH": 45,
    "FP_PDN_HPITCH": "expr::$FP_PDN_VPITCH",


    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_buffer_analog.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
