// TCES 330, Spring 2009
// R. Gutmann
// Implements N-bit Parallel Load Register

module PLoadRegN( I, Enable, Clear, Clock, Q );
  parameter N = 8;  // size of the register
  input [N-1:0] I;  // parallel load input data
  input Enable;     // load signal
  input Clear;      // clears the register
  input Clock;      // the clock
  
  output reg [N-1:0] Q; // output data

  always @( posedge Clock ) begin
  	if ( Clear ) begin
  		Q <= 0;
  	end
    else if ( Enable ) begin  // load the register
      Q <= I;
    end
  end
  
 endmodule
