base16|encode DUM,test|rsi|rsi|	|je|const_0|	|ret|	|CONS|<Bool|__eq__|reg_rsi|const_1|>	,DUM
base16|encode DUM,test|rsi|rsi|	|je|const_0|	|lea|r8|rip|+|const_7|	|add|rsi|rdi|	|nop|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|ret|	|CONS|<Bool|Not|__eq__|reg_rsi|const_1|>	|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|Or|__eq__|Extract|3|0|mem_0|14|Or|__eq__|Extract|3|0|mem_0|1|Or|__eq__|Extract|3|0|mem_0|9|Or|__eq__|Extract|3|0|mem_0|5|Or|__eq__|Extract|3|0|mem_0|3|Or|__eq__|Extract|3|0|<...>|12|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_0|6|Or|__eq__|Extract|7|4|mem_0|5|Or|__eq__|Extract|7|4|mem_0|11|Or|__eq__|Extract|7|4|mem_0|13|Or|__eq__|Extract|7|4|mem_0|15|Or|__eq__|Extract|7|4|<...>|7|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__eq__|reg_rdx|const_2|>	|<Bool|__le__|__add__|reg_rdx|const_6|const_1|>	|<Bool|__eq__|__add__|reg_rdx|const_6|const_1|>	|<Bool|__eq__|__add__|reg_rdi|const_6|__add__|reg_rsi|reg_rdi|>	,DUM
base16|encode DUM,test|rsi|rsi|	|je|const_0|	|lea|r8|rip|+|const_7|	|add|rsi|rdi|	|nop|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|ret|	|CONS|<Bool|Not|__eq__|reg_rsi|const_1|>	|<Bool|Not|__eq__|const_6|reg_rsi|>	|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|Or|__eq__|Extract|3|0|mem_0|14|Or|__eq__|Extract|3|0|mem_0|1|Or|__eq__|Extract|3|0|mem_0|9|Or|__eq__|Extract|3|0|mem_0|5|Or|__eq__|Extract|3|0|mem_0|3|Or|__eq__|Extract|3|0|<...>|12|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_0|6|Or|__eq__|Extract|7|4|mem_0|5|Or|__eq__|Extract|7|4|mem_0|11|Or|__eq__|Extract|7|4|mem_0|13|Or|__eq__|Extract|7|4|mem_0|15|Or|__eq__|Extract|7|4|<...>|7|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__eq__|reg_rdx|const_2|>	|<Bool|Or|__eq__|Extract|3|0|mem_1|0|Or|__eq__|Extract|3|0|mem_1|6|Or|__eq__|Extract|3|0|mem_1|1|Or|__eq__|Extract|3|0|mem_1|7|Or|__eq__|Extract|3|0|mem_1|11|Or|__eq__|Extract|3|0|<...>|2|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_1|14|Or|__eq__|Extract|7|4|mem_1|10|Or|__eq__|Extract|7|4|mem_1|6|Or|__eq__|Extract|7|4|mem_1|7|Or|__eq__|Extract|7|4|mem_1|1|Or|__eq__|Extract|7|4|<...>|4|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__le__|__add__|reg_rdx|const_9|const_8|>	|<Bool|__eq__|__add__|reg_rdx|const_9|const_8|>	|<Bool|__eq__|__add__|reg_rdi|const_8|__add__|reg_rsi|reg_rdi|>	,DUM
base16|encode DUM,test|rsi|rsi|	|je|const_0|	|lea|r8|rip|+|const_7|	|add|rsi|rdi|	|nop|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|ret|	|CONS|<Bool|Not|__eq__|reg_rsi|const_1|>	|<Bool|Not|__eq__|reg_rsi|const_6|>	|<Bool|Not|__eq__|const_8|reg_rsi|>	|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|Or|__eq__|Extract|3|0|mem_0|14|Or|__eq__|Extract|3|0|mem_0|1|Or|__eq__|Extract|3|0|mem_0|9|Or|__eq__|Extract|3|0|mem_0|5|Or|__eq__|Extract|3|0|mem_0|3|Or|__eq__|Extract|3|0|<...>|12|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_0|6|Or|__eq__|Extract|7|4|mem_0|5|Or|__eq__|Extract|7|4|mem_0|11|Or|__eq__|Extract|7|4|mem_0|13|Or|__eq__|Extract|7|4|mem_0|15|Or|__eq__|Extract|7|4|<...>|7|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__eq__|reg_rdx|const_2|>	|<Bool|Or|__eq__|Extract|3|0|mem_1|0|Or|__eq__|Extract|3|0|mem_1|6|Or|__eq__|Extract|3|0|mem_1|1|Or|__eq__|Extract|3|0|mem_1|7|Or|__eq__|Extract|3|0|mem_1|11|Or|__eq__|Extract|3|0|<...>|2|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_1|14|Or|__eq__|Extract|7|4|mem_1|10|Or|__eq__|Extract|7|4|mem_1|6|Or|__eq__|Extract|7|4|mem_1|7|Or|__eq__|Extract|7|4|mem_1|1|Or|__eq__|Extract|7|4|<...>|4|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|3|0|mem_2|2|Or|__eq__|Extract|3|0|mem_2|7|Or|__eq__|Extract|3|0|mem_2|0|Or|__eq__|Extract|3|0|mem_2|15|Or|__eq__|Extract|3|0|mem_2|8|Or|__eq__|Extract|3|0|<...>|1|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_2|5|Or|__eq__|Extract|7|4|mem_2|6|Or|__eq__|Extract|7|4|mem_2|4|Or|__eq__|Extract|7|4|mem_2|3|Or|__eq__|Extract|7|4|mem_2|14|Or|__eq__|Extract|7|4|<...>|1|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__le__|__add__|reg_rdx|const_11|const_10|>	|<Bool|__eq__|__add__|reg_rdx|const_11|const_10|>	|<Bool|__eq__|__add__|reg_rdi|const_9|__add__|reg_rsi|reg_rdi|>	,DUM
base16|encode DUM,test|rsi|rsi|	|je|const_0|	|lea|r8|rip|+|const_7|	|add|rsi|rdi|	|nop|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|movzx|eax|byte|ptr|rdi|	|add|rdi|1|	|add|rdx|2|	|mov|ecx|eax|	|and|eax|const_3|	|shr|cl|4|	|movzx|eax|byte|ptr|r8|+|rax|	|and|ecx|const_3|	|movzx|ecx|byte|ptr|r8|+|rcx|	|mov|byte|ptr|rdx|-|2|cl|	|cmp|rdi|rsi|	|mov|byte|ptr|rdx|-|1|al|	|jne|const_4|	|CONS|<Bool|Not|__eq__|reg_rsi|const_1|>	|<Bool|Not|__eq__|reg_rsi|const_6|>	|<Bool|Not|__eq__|const_8|reg_rsi|>	|<Bool|__eq__|reg_rdi|const_5|>	|<Bool|Or|__eq__|Extract|3|0|mem_0|14|Or|__eq__|Extract|3|0|mem_0|1|Or|__eq__|Extract|3|0|mem_0|9|Or|__eq__|Extract|3|0|mem_0|5|Or|__eq__|Extract|3|0|mem_0|3|Or|__eq__|Extract|3|0|<...>|12|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_0|6|Or|__eq__|Extract|7|4|mem_0|5|Or|__eq__|Extract|7|4|mem_0|11|Or|__eq__|Extract|7|4|mem_0|13|Or|__eq__|Extract|7|4|mem_0|15|Or|__eq__|Extract|7|4|<...>|7|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__eq__|reg_rdx|const_2|>	|<Bool|Or|__eq__|Extract|3|0|mem_1|0|Or|__eq__|Extract|3|0|mem_1|6|Or|__eq__|Extract|3|0|mem_1|1|Or|__eq__|Extract|3|0|mem_1|7|Or|__eq__|Extract|3|0|mem_1|11|Or|__eq__|Extract|3|0|<...>|2|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_1|14|Or|__eq__|Extract|7|4|mem_1|10|Or|__eq__|Extract|7|4|mem_1|6|Or|__eq__|Extract|7|4|mem_1|7|Or|__eq__|Extract|7|4|mem_1|1|Or|__eq__|Extract|7|4|<...>|4|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|3|0|mem_2|2|Or|__eq__|Extract|3|0|mem_2|7|Or|__eq__|Extract|3|0|mem_2|0|Or|__eq__|Extract|3|0|mem_2|15|Or|__eq__|Extract|3|0|mem_2|8|Or|__eq__|Extract|3|0|<...>|1|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|Or|__eq__|Extract|7|4|mem_2|5|Or|__eq__|Extract|7|4|mem_2|6|Or|__eq__|Extract|7|4|mem_2|4|Or|__eq__|Extract|7|4|mem_2|3|Or|__eq__|Extract|7|4|mem_2|14|Or|__eq__|Extract|7|4|<...>|1|Or|__eq__|<...>|<...>|Or|<...>|<...>|>	|<Bool|__le__|__add__|reg_rdx|const_11|const_10|>	|<Bool|__eq__|__add__|reg_rdx|const_11|const_10|>	|<Bool|__ne__|__add__|reg_rdi|const_9|__add__|reg_rsi|reg_rdi|>	,DUM
