# Design-and-Verification-of-Router1X3
A synthesized and verified 1x3 packet router built using modular RTL design. Supports header-based routing, flow control, and FIFO buffering for reliable packet transfer. Includes complete SystemVerilog verification with directed/random tests, assertions, and functional coverage.
