---
description: >-
  Bilgisayar Mimarisi iÃ§in Ã¶ÄŸrenci notlarÄ±, el yazÄ±larÄ±, tutulmuÅŸ veya alÄ±nmÄ±ÅŸ notlar
---

# ğŸ“• Ã–ÄŸrenci NotlarÄ± \| BM

## ğŸ“‚ Dosyalar

<!--YPackage.YGitbookIntegration-tarafÄ±ndan-otomatik-oluÅŸturulmuÅŸtur-->

- [Final 2018 Notu BM ~ YEmreAk.pdf](Final%202018%20Notu%20BM%20~%20YEmreAk.pdf)
- [Vize 2018 NotlarÄ± BM ~ YEmreAk.pdf](Vize%202018%20Notlar%C4%B1%20BM%20~%20YEmreAk.pdf)

<!--YPackage.YGitbookIntegration-tarafÄ±ndan-otomatik-oluÅŸturulmuÅŸtur-->

## â­ 2019 Proje Ã–devi

### ğŸ—½ AÃ§Ä±klama

Proje Ã¶devinin PDF'ine [buradan](../../../res/2019_bilgisayar_mimarisi_proje.pdf) ulaÅŸabilirsin.

- Proje iÃ§in hazÄ±rladÄ±ÄŸÄ±mÄ±z [PDF](../../../res/16BitMipsVHDL.pdf)'e ve [repository][16bit Mips VHDL - Repo]'e yazÄ±lara tÄ±klayarak eriÅŸebilirsin
- Grup sayÄ±sÄ± 5 kiÅŸiliktir
- Son teslim tarihi: 20 MayÄ±s 2019 Pazartesi
- Proje'yi yapabilmek iÃ§in **XILINX ISE Design Studio kurulumu** yapmanÄ±z gerekmekte

### ğŸŒƒ XILINX ISE Design Studio

- Resmi sitesinde indirmek iÃ§in [buraya][XILINX ISE Design Studio] tÄ±klayabilirsin
  - Username: `yemreak`
  - Password: `yemreak.com1`
- **XILINX ISE Design Studio**'yu direkt olarak [buradan][XILINX ISE Design Studio - Direct] indirebilirsin.
- **Drive** Ã¼zerinden indirmek iÃ§in [buraya][XILINX ISE Design Studio - Drive] bakabilirsin.
- `VirtualBox host only adaptor disappeared (Interface (â€˜VirtualBox Host-Only Ethernet Adapterâ€™) is not a Host-Only Adapter interface (VERR_INTERNAL_ERROR) SOLVED` hatasÄ± iÃ§in [buraya][Hata Ã‡Ã¶zÃ¼mÃ¼ 1] bakabilirsin.

### ğŸŒ XILINX KullanÄ±mÄ±

HocanÄ±n hazÄ±rlamÄ±ÅŸ olduÄŸu videolar:

- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #1](https://www.youtube.com/watch?v=-SZuTT3xa18)
- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #2](https://www.youtube.com/watch?v=H7jihUQz-Io)
- [XILINX ile VHDL PROGRAMLAMA! - Full Adder (Tam ToplayÄ±cÄ±) TasarÄ±mÄ± #3](https://www.youtube.com/watch?v=Sw5ktjHl1zc)

> Alttaki bilgilerde yapÄ±lacak iÅŸlermler Ã¶zetlenmiÅŸtir.

#### âœ¨ Proje OluÅŸturma

- `New Project`
- Top-level source type: `HDL`
- `XST`, `ISIM`, Preffered Language: `VHDL`

#### ğŸš§ Proje Ä°ÅŸlemleri

- `New Source` > `VHDL_module`
- ModÃ¼lÃ¼ boÅŸ bÄ±rakÄ±n devam edin.

#### ğŸ•¹ï¸ SimÃ¼le Etme

- Similasyon oluÅŸturmak iÃ§in [buraya][XILINX ISE - Simulation] bakabilirsin.
  - `Start with a semantic of the top-level block`
- SimÃ¼lasyona veri giriÅŸi iÃ§in [buraya][ISIM Simulator] bakabailirsin.
  - `restart` Yeniden baÅŸlatma
  - `put <pbje_ismi> <deÄŸer>` Veri atama
    - Ã–rn: `put tt_g1 0`
  - `run all` Hepsini Ã§alÄ±ÅŸtÄ±rma

#### ğŸ Teslim Åekli

- Similasyon sonuÃ§larÄ± raporlanacak ve pdf haline getirilecek
- Verilen *instruction*'larÄ±n hepsi gerÃ§ekleÅŸtirilecek
- SonuÃ§lar similatÃ¶rde gÃ¶sterilecek
- PDF ile `.vhd` uzantÄ±lÄ± kaynak kodlarÄ±nÄ± sisteme yÃ¼klenecek
  - Aksis - DÃ¶kÃ¼man paylaÅŸÄ±mÄ± - Bilgisayar Mimarisi - Proje

### ğŸ”— FaydalÄ± BaÄŸlantÄ±lar

- [16bit Mips VHDL]
- [MIPS-Processor-VHDL - Github]
- [PiJoules/MIPS-processor]

[XILINX ISE Design Studio]: https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools.html
[XILINX ISE Design Studio - Direct]: https://xilinx-ax-dl.entitlenow.com/dl/ul/2018/02/21/R209898474/Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip/70f417f0787735862bdf9e9e3107e2af/5CC73BF4?akdm=0&filename=Xilinx_ISE_S6_Win10_14.7_ISE_VMs_0206_1.zip
[XILINX ISE Design Studio - Drive]: https://drive.google.com/open?id=1-4j-ZBZmA5axu2G3ebxcITROWsR2IUny
[XILINX ISE - Simulation]: https://youtu.be/H7jihUQz-Io?t=637
[ISIM Simulator]: https://youtu.be/Sw5ktjHl1zc?t=576
[Hata Ã‡Ã¶zÃ¼mÃ¼ 1]: https://darrenoneill.eu/?p=627

[16bit Mips VHDL]: https://www.fpga4student.com/2017/09/vhdl-code-for-mips-processor.html
[MIPS-Processor-VHDL - Github]: https://github.com/cm4233/MIPS-Processor-VHDL
[PiJoules/MIPS-processor]: https://github.com/PiJoules/MIPS-processor

[16bit Mips VHDL - Repo]: https://github.com/yedhrab/16BitMipsVHDL


## ğŸ”— FaydalÄ± Siteler

- [MIPS Visual]

[MIPS Visual]: http://www3.ntu.edu.sg/home/smitha/FYP_Gerald/index.html
