// Seed: 1331078472
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand module_0
);
  always @(id_3) $display;
endmodule
module module_1 (
    output logic id_0,
    output wand id_1,
    input logic id_2,
    output tri1 id_3,
    input tri1 id_4,
    output supply0 id_5,
    output uwire id_6,
    output logic id_7,
    input uwire id_8,
    input logic id_9
    , id_12,
    input logic id_10
);
  always_ff @(id_12, posedge id_10) begin
    id_0 <= id_2;
    $display(1'd0 == 1, id_10, id_2);
  end
  wire id_13;
  module_0(
      id_8, id_4, id_8, id_4, id_8
  );
  always @(negedge 1) begin
    id_7 <= #1 id_9;
  end
  wire id_14;
endmodule
