// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "06/15/2024 20:01:27"

// 
// Device: Altera 10M02SCM153C8G Package MBGA153
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	M,
	mode,
	trig,
	spd_up,
	spd_down,
	seg7_out,
	speed_disp,
	mode_led,
	seg_en,
	state_led,
	btn_led,
	clk_led);
input 	clk;
input 	rst;
input 	M;
input 	mode;
input 	trig;
input 	spd_up;
input 	spd_down;
output 	[6:0] seg7_out;
output 	[6:0] speed_disp;
output 	mode_led;
output 	[1:0] seg_en;
output 	[2:0] state_led;
output 	[5:0] btn_led;
output 	clk_led;

// Design Ports Information
// seg7_out[0]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_out[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_out[2]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_out[3]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_out[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_out[5]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7_out[6]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[1]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[2]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[4]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[5]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// speed_disp[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode_led	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_en[0]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg_en[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_led[0]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_led[1]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// state_led[2]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_led[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_led[1]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_led[2]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_led[3]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_led[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn_led[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_led	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// trig	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spd_up	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spd_down	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mode	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \seg7_out[0]~output_o ;
wire \seg7_out[1]~output_o ;
wire \seg7_out[2]~output_o ;
wire \seg7_out[3]~output_o ;
wire \seg7_out[4]~output_o ;
wire \seg7_out[5]~output_o ;
wire \seg7_out[6]~output_o ;
wire \speed_disp[0]~output_o ;
wire \speed_disp[1]~output_o ;
wire \speed_disp[2]~output_o ;
wire \speed_disp[3]~output_o ;
wire \speed_disp[4]~output_o ;
wire \speed_disp[5]~output_o ;
wire \speed_disp[6]~output_o ;
wire \mode_led~output_o ;
wire \seg_en[0]~output_o ;
wire \seg_en[1]~output_o ;
wire \state_led[0]~output_o ;
wire \state_led[1]~output_o ;
wire \state_led[2]~output_o ;
wire \btn_led[0]~output_o ;
wire \btn_led[1]~output_o ;
wire \btn_led[2]~output_o ;
wire \btn_led[3]~output_o ;
wire \btn_led[4]~output_o ;
wire \btn_led[5]~output_o ;
wire \clk_led~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \state_convert_inst|timer[0]~24_combout ;
wire \rst~input_o ;
wire \spd_down~input_o ;
wire \spd_up~input_o ;
wire \last_spd_up~q ;
wire \always1~0_combout ;
wire \last_spd_down~q ;
wire \mode~input_o ;
wire \speed[0]~3_combout ;
wire \speed[0]~4_combout ;
wire \speed[1]~6_cout ;
wire \speed[1]~7_combout ;
wire \speed[1]~8 ;
wire \speed[2]~9_combout ;
wire \speed[2]~10 ;
wire \speed[3]~11_combout ;
wire \speed_disp_inst|Decoder0~2_combout ;
wire \speed_disp_inst|Decoder0~1_combout ;
wire \state_convert_inst|WideOr0~0_combout ;
wire \state_convert_inst|WideOr1~0_combout ;
wire \state_convert_inst|WideOr2~0_combout ;
wire \state_convert_inst|WideOr3~0_combout ;
wire \state_convert_inst|WideOr4~0_combout ;
wire \state_convert_inst|WideOr5~0_combout ;
wire \state_convert_inst|WideOr6~0_combout ;
wire \state_convert_inst|WideOr7~0_combout ;
wire \state_convert_inst|WideOr8~0_combout ;
wire \state_convert_inst|WideOr9~0_combout ;
wire \state_convert_inst|WideOr10~0_combout ;
wire \state_convert_inst|WideOr11~0_combout ;
wire \state_convert_inst|WideOr12~0_combout ;
wire \state_convert_inst|WideOr13~0_combout ;
wire \state_convert_inst|WideOr14~0_combout ;
wire \state_convert_inst|WideOr15~0_combout ;
wire \state_convert_inst|WideOr16~0_combout ;
wire \state_convert_inst|WideOr17~0_combout ;
wire \state_convert_inst|clock~0_combout ;
wire \state_convert_inst|WideOr18~0_combout ;
wire \speed_disp_inst|Decoder0~0_combout ;
wire \state_convert_inst|WideOr19~0_combout ;
wire \state_convert_inst|Add0~1 ;
wire \state_convert_inst|Add0~3 ;
wire \state_convert_inst|Add0~5 ;
wire \state_convert_inst|Add0~7 ;
wire \state_convert_inst|Add0~9 ;
wire \state_convert_inst|Add0~11 ;
wire \state_convert_inst|Add0~13 ;
wire \state_convert_inst|Add0~15 ;
wire \state_convert_inst|Add0~17 ;
wire \state_convert_inst|Add0~19 ;
wire \state_convert_inst|Add0~21 ;
wire \state_convert_inst|Add0~23 ;
wire \state_convert_inst|Add0~25 ;
wire \state_convert_inst|Add0~27 ;
wire \state_convert_inst|Add0~29 ;
wire \state_convert_inst|Add0~31 ;
wire \state_convert_inst|Add0~33 ;
wire \state_convert_inst|Add0~35 ;
wire \state_convert_inst|Add0~37 ;
wire \state_convert_inst|Add0~39 ;
wire \state_convert_inst|Add0~41 ;
wire \state_convert_inst|Add0~43 ;
wire \state_convert_inst|Add0~45 ;
wire \state_convert_inst|Add0~47 ;
wire \state_convert_inst|Add0~48_combout ;
wire \state_convert_inst|LessThan0~48_combout ;
wire \state_convert_inst|Equal0~5_combout ;
wire \state_convert_inst|Equal0~6_combout ;
wire \state_convert_inst|Equal0~2_combout ;
wire \state_convert_inst|Equal0~3_combout ;
wire \state_convert_inst|Equal0~0_combout ;
wire \state_convert_inst|Equal0~1_combout ;
wire \state_convert_inst|Equal0~4_combout ;
wire \state_convert_inst|always2~0_combout ;
wire \state_convert_inst|timer[0]~25 ;
wire \state_convert_inst|timer[1]~26_combout ;
wire \state_convert_inst|timer[1]~27 ;
wire \state_convert_inst|timer[2]~28_combout ;
wire \state_convert_inst|timer[2]~29 ;
wire \state_convert_inst|timer[3]~30_combout ;
wire \state_convert_inst|timer[3]~31 ;
wire \state_convert_inst|timer[4]~32_combout ;
wire \state_convert_inst|timer[4]~33 ;
wire \state_convert_inst|timer[5]~34_combout ;
wire \state_convert_inst|timer[5]~35 ;
wire \state_convert_inst|timer[6]~36_combout ;
wire \state_convert_inst|timer[6]~37 ;
wire \state_convert_inst|timer[7]~38_combout ;
wire \state_convert_inst|timer[7]~39 ;
wire \state_convert_inst|timer[8]~40_combout ;
wire \state_convert_inst|timer[8]~41 ;
wire \state_convert_inst|timer[9]~42_combout ;
wire \state_convert_inst|timer[9]~43 ;
wire \state_convert_inst|timer[10]~44_combout ;
wire \state_convert_inst|timer[10]~45 ;
wire \state_convert_inst|timer[11]~46_combout ;
wire \state_convert_inst|timer[11]~47 ;
wire \state_convert_inst|timer[12]~48_combout ;
wire \state_convert_inst|timer[12]~49 ;
wire \state_convert_inst|timer[13]~50_combout ;
wire \state_convert_inst|timer[13]~51 ;
wire \state_convert_inst|timer[14]~52_combout ;
wire \state_convert_inst|timer[14]~53 ;
wire \state_convert_inst|timer[15]~54_combout ;
wire \state_convert_inst|timer[15]~55 ;
wire \state_convert_inst|timer[16]~56_combout ;
wire \state_convert_inst|timer[16]~57 ;
wire \state_convert_inst|timer[17]~58_combout ;
wire \state_convert_inst|timer[17]~59 ;
wire \state_convert_inst|timer[18]~60_combout ;
wire \state_convert_inst|timer[18]~61 ;
wire \state_convert_inst|timer[19]~62_combout ;
wire \state_convert_inst|timer[19]~63 ;
wire \state_convert_inst|timer[20]~64_combout ;
wire \state_convert_inst|timer[20]~65 ;
wire \state_convert_inst|timer[21]~66_combout ;
wire \state_convert_inst|timer[21]~67 ;
wire \state_convert_inst|timer[22]~68_combout ;
wire \state_convert_inst|timer[22]~69 ;
wire \state_convert_inst|timer[23]~70_combout ;
wire \state_convert_inst|Add0~46_combout ;
wire \state_convert_inst|Add0~44_combout ;
wire \state_convert_inst|Add0~42_combout ;
wire \state_convert_inst|Add0~40_combout ;
wire \state_convert_inst|Add0~38_combout ;
wire \state_convert_inst|Add0~36_combout ;
wire \state_convert_inst|Add0~34_combout ;
wire \state_convert_inst|Add0~32_combout ;
wire \state_convert_inst|Add0~30_combout ;
wire \state_convert_inst|Add0~28_combout ;
wire \state_convert_inst|Add0~26_combout ;
wire \state_convert_inst|Add0~24_combout ;
wire \state_convert_inst|Add0~22_combout ;
wire \state_convert_inst|Add0~20_combout ;
wire \state_convert_inst|Add0~18_combout ;
wire \state_convert_inst|Add0~16_combout ;
wire \state_convert_inst|Add0~14_combout ;
wire \state_convert_inst|Add0~12_combout ;
wire \state_convert_inst|Add0~10_combout ;
wire \state_convert_inst|Add0~8_combout ;
wire \state_convert_inst|Add0~6_combout ;
wire \state_convert_inst|Add0~4_combout ;
wire \state_convert_inst|Add0~2_combout ;
wire \state_convert_inst|Add0~0_combout ;
wire \state_convert_inst|LessThan0~1_cout ;
wire \state_convert_inst|LessThan0~3_cout ;
wire \state_convert_inst|LessThan0~5_cout ;
wire \state_convert_inst|LessThan0~7_cout ;
wire \state_convert_inst|LessThan0~9_cout ;
wire \state_convert_inst|LessThan0~11_cout ;
wire \state_convert_inst|LessThan0~13_cout ;
wire \state_convert_inst|LessThan0~15_cout ;
wire \state_convert_inst|LessThan0~17_cout ;
wire \state_convert_inst|LessThan0~19_cout ;
wire \state_convert_inst|LessThan0~21_cout ;
wire \state_convert_inst|LessThan0~23_cout ;
wire \state_convert_inst|LessThan0~25_cout ;
wire \state_convert_inst|LessThan0~27_cout ;
wire \state_convert_inst|LessThan0~29_cout ;
wire \state_convert_inst|LessThan0~31_cout ;
wire \state_convert_inst|LessThan0~33_cout ;
wire \state_convert_inst|LessThan0~35_cout ;
wire \state_convert_inst|LessThan0~37_cout ;
wire \state_convert_inst|LessThan0~39_cout ;
wire \state_convert_inst|LessThan0~41_cout ;
wire \state_convert_inst|LessThan0~43_cout ;
wire \state_convert_inst|LessThan0~45_cout ;
wire \state_convert_inst|LessThan0~46_combout ;
wire \trig~input_o ;
wire \state_convert_inst|last_trigger~q ;
wire \state_convert_inst|signal~0_combout ;
wire \state_convert_inst|signal~1_combout ;
wire \state_convert_inst|signal~q ;
wire \state_convert_inst|signal~clkctrl_outclk ;
wire \M~input_o ;
wire \state_convert_inst|data~1_combout ;
wire \state_convert_inst|WideOr21~0_combout ;
wire \state_convert_inst|data~0_combout ;
wire \bit_3_to_seg7_inst|WideOr6~0_combout ;
wire \bit_3_to_seg7_inst|WideOr5~0_combout ;
wire \bit_3_to_seg7_inst|Decoder0~0_combout ;
wire \bit_3_to_seg7_inst|WideOr3~0_combout ;
wire \bit_3_to_seg7_inst|WideOr2~0_combout ;
wire \bit_3_to_seg7_inst|WideOr1~0_combout ;
wire \bit_3_to_seg7_inst|WideOr0~0_combout ;
wire \speed_disp_inst|WideOr6~0_combout ;
wire \speed_disp_inst|WideOr5~0_combout ;
wire \speed_disp_inst|WideOr4~0_combout ;
wire \speed_disp_inst|WideOr3~0_combout ;
wire \speed_disp_inst|WideOr2~0_combout ;
wire \speed_disp_inst|WideOr1~0_combout ;
wire \speed_disp_inst|WideOr0~0_combout ;
wire \mode_led~reg0feeder_combout ;
wire \mode_led~reg0_q ;
wire \check_clock_inst|Add0~0_combout ;
wire \check_clock_inst|Add0~1 ;
wire \check_clock_inst|Add0~2_combout ;
wire \check_clock_inst|Add0~3 ;
wire \check_clock_inst|Add0~4_combout ;
wire \check_clock_inst|Add0~5 ;
wire \check_clock_inst|Add0~6_combout ;
wire \check_clock_inst|Add0~7 ;
wire \check_clock_inst|Add0~8_combout ;
wire \check_clock_inst|Add0~9 ;
wire \check_clock_inst|Add0~10_combout ;
wire \check_clock_inst|Add0~11 ;
wire \check_clock_inst|Add0~12_combout ;
wire \check_clock_inst|Add0~13 ;
wire \check_clock_inst|Add0~14_combout ;
wire \check_clock_inst|Add0~15 ;
wire \check_clock_inst|Add0~17 ;
wire \check_clock_inst|Add0~18_combout ;
wire \check_clock_inst|timer~8_combout ;
wire \check_clock_inst|Add0~19 ;
wire \check_clock_inst|Add0~20_combout ;
wire \check_clock_inst|Add0~21 ;
wire \check_clock_inst|Add0~22_combout ;
wire \check_clock_inst|timer~7_combout ;
wire \check_clock_inst|Add0~23 ;
wire \check_clock_inst|Add0~24_combout ;
wire \check_clock_inst|timer~6_combout ;
wire \check_clock_inst|Add0~25 ;
wire \check_clock_inst|Add0~26_combout ;
wire \check_clock_inst|Add0~27 ;
wire \check_clock_inst|Add0~28_combout ;
wire \check_clock_inst|Add0~29 ;
wire \check_clock_inst|Add0~30_combout ;
wire \check_clock_inst|Add0~31 ;
wire \check_clock_inst|Add0~32_combout ;
wire \check_clock_inst|timer~10_combout ;
wire \check_clock_inst|Add0~33 ;
wire \check_clock_inst|Add0~35 ;
wire \check_clock_inst|Add0~36_combout ;
wire \check_clock_inst|timer~12_combout ;
wire \check_clock_inst|Add0~37 ;
wire \check_clock_inst|Add0~38_combout ;
wire \check_clock_inst|Add0~39 ;
wire \check_clock_inst|Add0~40_combout ;
wire \check_clock_inst|timer~13_combout ;
wire \check_clock_inst|Add0~41 ;
wire \check_clock_inst|Add0~42_combout ;
wire \check_clock_inst|timer~14_combout ;
wire \check_clock_inst|Add0~43 ;
wire \check_clock_inst|Add0~44_combout ;
wire \check_clock_inst|Add0~45 ;
wire \check_clock_inst|Add0~46_combout ;
wire \check_clock_inst|timer~15_combout ;
wire \check_clock_inst|Equal0~6_combout ;
wire \check_clock_inst|Add0~34_combout ;
wire \check_clock_inst|timer~11_combout ;
wire \check_clock_inst|Equal0~5_combout ;
wire \check_clock_inst|Add0~16_combout ;
wire \check_clock_inst|timer~9_combout ;
wire \check_clock_inst|Equal0~1_combout ;
wire \check_clock_inst|Equal0~0_combout ;
wire \check_clock_inst|Equal0~3_combout ;
wire \check_clock_inst|Equal0~2_combout ;
wire \check_clock_inst|Equal0~4_combout ;
wire \check_clock_inst|clk_led~0_combout ;
wire \check_clock_inst|clk_led~q ;
wire [23:0] \state_convert_inst|clock ;
wire [23:0] \check_clock_inst|timer ;
wire [2:0] \state_convert_inst|data ;
wire [3:0] speed;
wire [23:0] \state_convert_inst|timer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X11_Y9_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N2
fiftyfivenm_io_obuf \seg7_out[0]~output (
	.i(!\bit_3_to_seg7_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[0]~output .bus_hold = "false";
defparam \seg7_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N16
fiftyfivenm_io_obuf \seg7_out[1]~output (
	.i(!\bit_3_to_seg7_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[1]~output .bus_hold = "false";
defparam \seg7_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y10_N23
fiftyfivenm_io_obuf \seg7_out[2]~output (
	.i(!\bit_3_to_seg7_inst|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[2]~output .bus_hold = "false";
defparam \seg7_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y11_N23
fiftyfivenm_io_obuf \seg7_out[3]~output (
	.i(!\bit_3_to_seg7_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[3]~output .bus_hold = "false";
defparam \seg7_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y13_N2
fiftyfivenm_io_obuf \seg7_out[4]~output (
	.i(!\bit_3_to_seg7_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[4]~output .bus_hold = "false";
defparam \seg7_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N16
fiftyfivenm_io_obuf \seg7_out[5]~output (
	.i(!\bit_3_to_seg7_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[5]~output .bus_hold = "false";
defparam \seg7_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N23
fiftyfivenm_io_obuf \seg7_out[6]~output (
	.i(!\bit_3_to_seg7_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg7_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg7_out[6]~output .bus_hold = "false";
defparam \seg7_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y7_N16
fiftyfivenm_io_obuf \speed_disp[0]~output (
	.i(!\speed_disp_inst|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[0]~output .bus_hold = "false";
defparam \speed_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y7_N9
fiftyfivenm_io_obuf \speed_disp[1]~output (
	.i(!\speed_disp_inst|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[1]~output .bus_hold = "false";
defparam \speed_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
fiftyfivenm_io_obuf \speed_disp[2]~output (
	.i(!\speed_disp_inst|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[2]~output .bus_hold = "false";
defparam \speed_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \speed_disp[3]~output (
	.i(!\speed_disp_inst|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[3]~output .bus_hold = "false";
defparam \speed_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
fiftyfivenm_io_obuf \speed_disp[4]~output (
	.i(!\speed_disp_inst|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[4]~output .bus_hold = "false";
defparam \speed_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N2
fiftyfivenm_io_obuf \speed_disp[5]~output (
	.i(!\speed_disp_inst|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[5]~output .bus_hold = "false";
defparam \speed_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N23
fiftyfivenm_io_obuf \speed_disp[6]~output (
	.i(\speed_disp_inst|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\speed_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \speed_disp[6]~output .bus_hold = "false";
defparam \speed_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y10_N2
fiftyfivenm_io_obuf \mode_led~output (
	.i(\mode_led~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mode_led~output_o ),
	.obar());
// synopsys translate_off
defparam \mode_led~output .bus_hold = "false";
defparam \mode_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y15_N9
fiftyfivenm_io_obuf \seg_en[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_en[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_en[0]~output .bus_hold = "false";
defparam \seg_en[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y16_N9
fiftyfivenm_io_obuf \seg_en[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\seg_en[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \seg_en[1]~output .bus_hold = "false";
defparam \seg_en[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N16
fiftyfivenm_io_obuf \state_led[0]~output (
	.i(\state_convert_inst|data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_led[0]~output .bus_hold = "false";
defparam \state_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N16
fiftyfivenm_io_obuf \state_led[1]~output (
	.i(\state_convert_inst|data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_led[1]~output .bus_hold = "false";
defparam \state_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N23
fiftyfivenm_io_obuf \state_led[2]~output (
	.i(\state_convert_inst|data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\state_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \state_led[2]~output .bus_hold = "false";
defparam \state_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N9
fiftyfivenm_io_obuf \btn_led[0]~output (
	.i(\trig~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\btn_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \btn_led[0]~output .bus_hold = "false";
defparam \btn_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N2
fiftyfivenm_io_obuf \btn_led[1]~output (
	.i(\spd_up~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\btn_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \btn_led[1]~output .bus_hold = "false";
defparam \btn_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N9
fiftyfivenm_io_obuf \btn_led[2]~output (
	.i(\spd_down~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\btn_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \btn_led[2]~output .bus_hold = "false";
defparam \btn_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N23
fiftyfivenm_io_obuf \btn_led[3]~output (
	.i(\rst~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\btn_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \btn_led[3]~output .bus_hold = "false";
defparam \btn_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y14_N16
fiftyfivenm_io_obuf \btn_led[4]~output (
	.i(\mode~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\btn_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \btn_led[4]~output .bus_hold = "false";
defparam \btn_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y11_N9
fiftyfivenm_io_obuf \btn_led[5]~output (
	.i(\M~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\btn_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \btn_led[5]~output .bus_hold = "false";
defparam \btn_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y2_N2
fiftyfivenm_io_obuf \clk_led~output (
	.i(\check_clock_inst|clk_led~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clk_led~output_o ),
	.obar());
// synopsys translate_off
defparam \clk_led~output .bus_hold = "false";
defparam \clk_led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
fiftyfivenm_lcell_comb \state_convert_inst|timer[0]~24 (
// Equation(s):
// \state_convert_inst|timer[0]~24_combout  = \state_convert_inst|timer [0] $ (VCC)
// \state_convert_inst|timer[0]~25  = CARRY(\state_convert_inst|timer [0])

	.dataa(gnd),
	.datab(\state_convert_inst|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\state_convert_inst|timer[0]~24_combout ),
	.cout(\state_convert_inst|timer[0]~25 ));
// synopsys translate_off
defparam \state_convert_inst|timer[0]~24 .lut_mask = 16'h33CC;
defparam \state_convert_inst|timer[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N22
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N8
fiftyfivenm_io_ibuf \spd_down~input (
	.i(spd_down),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\spd_down~input_o ));
// synopsys translate_off
defparam \spd_down~input .bus_hold = "false";
defparam \spd_down~input .listen_to_nsleep_signal = "false";
defparam \spd_down~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N15
fiftyfivenm_io_ibuf \spd_up~input (
	.i(spd_up),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\spd_up~input_o ));
// synopsys translate_off
defparam \spd_up~input .bus_hold = "false";
defparam \spd_up~input .listen_to_nsleep_signal = "false";
defparam \spd_up~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas last_spd_up(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\spd_up~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_spd_up~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_spd_up.is_wysiwyg = "true";
defparam last_spd_up.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
fiftyfivenm_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\spd_up~input_o  & !\last_spd_up~q )

	.dataa(gnd),
	.datab(\spd_up~input_o ),
	.datac(\last_spd_up~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0C0C;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N27
dffeas last_spd_down(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\spd_down~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\last_spd_down~q ),
	.prn(vcc));
// synopsys translate_off
defparam last_spd_down.is_wysiwyg = "true";
defparam last_spd_down.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y6_N15
fiftyfivenm_io_ibuf \mode~input (
	.i(mode),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mode~input_o ));
// synopsys translate_off
defparam \mode~input .bus_hold = "false";
defparam \mode~input .listen_to_nsleep_signal = "false";
defparam \mode~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
fiftyfivenm_lcell_comb \speed[0]~3 (
// Equation(s):
// \speed[0]~3_combout  = (!\mode~input_o  & ((\always1~0_combout ) # ((\spd_down~input_o  & !\last_spd_down~q ))))

	.dataa(\spd_down~input_o ),
	.datab(\always1~0_combout ),
	.datac(\last_spd_down~q ),
	.datad(\mode~input_o ),
	.cin(gnd),
	.combout(\speed[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \speed[0]~3 .lut_mask = 16'h00CE;
defparam \speed[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
fiftyfivenm_lcell_comb \speed[0]~4 (
// Equation(s):
// \speed[0]~4_combout  = speed[0] $ (\speed[0]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(speed[0]),
	.datad(\speed[0]~3_combout ),
	.cin(gnd),
	.combout(\speed[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \speed[0]~4 .lut_mask = 16'h0FF0;
defparam \speed[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y3_N29
dffeas \speed[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed[0]),
	.prn(vcc));
// synopsys translate_off
defparam \speed[0] .is_wysiwyg = "true";
defparam \speed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
fiftyfivenm_lcell_comb \speed[1]~6 (
// Equation(s):
// \speed[1]~6_cout  = CARRY(!speed[0])

	.dataa(speed[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\speed[1]~6_cout ));
// synopsys translate_off
defparam \speed[1]~6 .lut_mask = 16'h0055;
defparam \speed[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
fiftyfivenm_lcell_comb \speed[1]~7 (
// Equation(s):
// \speed[1]~7_combout  = (speed[1] & ((\always1~0_combout  & (!\speed[1]~6_cout )) # (!\always1~0_combout  & (\speed[1]~6_cout  & VCC)))) # (!speed[1] & ((\always1~0_combout  & ((\speed[1]~6_cout ) # (GND))) # (!\always1~0_combout  & (!\speed[1]~6_cout ))))
// \speed[1]~8  = CARRY((speed[1] & (\always1~0_combout  & !\speed[1]~6_cout )) # (!speed[1] & ((\always1~0_combout ) # (!\speed[1]~6_cout ))))

	.dataa(speed[1]),
	.datab(\always1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed[1]~6_cout ),
	.combout(\speed[1]~7_combout ),
	.cout(\speed[1]~8 ));
// synopsys translate_off
defparam \speed[1]~7 .lut_mask = 16'h694D;
defparam \speed[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y3_N19
dffeas \speed[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\speed[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed[1]),
	.prn(vcc));
// synopsys translate_off
defparam \speed[1] .is_wysiwyg = "true";
defparam \speed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
fiftyfivenm_lcell_comb \speed[2]~9 (
// Equation(s):
// \speed[2]~9_combout  = ((speed[2] $ (\always1~0_combout  $ (\speed[1]~8 )))) # (GND)
// \speed[2]~10  = CARRY((speed[2] & ((!\speed[1]~8 ) # (!\always1~0_combout ))) # (!speed[2] & (!\always1~0_combout  & !\speed[1]~8 )))

	.dataa(speed[2]),
	.datab(\always1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed[1]~8 ),
	.combout(\speed[2]~9_combout ),
	.cout(\speed[2]~10 ));
// synopsys translate_off
defparam \speed[2]~9 .lut_mask = 16'h962B;
defparam \speed[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y3_N21
dffeas \speed[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\speed[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed[2]),
	.prn(vcc));
// synopsys translate_off
defparam \speed[2] .is_wysiwyg = "true";
defparam \speed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
fiftyfivenm_lcell_comb \speed[3]~11 (
// Equation(s):
// \speed[3]~11_combout  = speed[3] $ (\speed[2]~10  $ (!\always1~0_combout ))

	.dataa(speed[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\always1~0_combout ),
	.cin(\speed[2]~10 ),
	.combout(\speed[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \speed[3]~11 .lut_mask = 16'h5AA5;
defparam \speed[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \speed[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed[3]~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\speed[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(speed[3]),
	.prn(vcc));
// synopsys translate_off
defparam \speed[3] .is_wysiwyg = "true";
defparam \speed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N2
fiftyfivenm_lcell_comb \speed_disp_inst|Decoder0~2 (
// Equation(s):
// \speed_disp_inst|Decoder0~2_combout  = (!speed[0] & (!speed[2] & (!speed[3] & !speed[1])))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|Decoder0~2 .lut_mask = 16'h0001;
defparam \speed_disp_inst|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N3
dffeas \state_convert_inst|clock[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_disp_inst|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [23]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[23] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
fiftyfivenm_lcell_comb \speed_disp_inst|Decoder0~1 (
// Equation(s):
// \speed_disp_inst|Decoder0~1_combout  = (speed[0] & (!speed[3] & (!speed[2] & speed[1])))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|Decoder0~1 .lut_mask = 16'h0200;
defparam \speed_disp_inst|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N17
dffeas \state_convert_inst|clock[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\speed_disp_inst|Decoder0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [22]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[22] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
fiftyfivenm_lcell_comb \state_convert_inst|WideOr0~0 (
// Equation(s):
// \state_convert_inst|WideOr0~0_combout  = (!speed[3] & ((speed[2] & ((!speed[1]))) # (!speed[2] & (!speed[0]))))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr0~0 .lut_mask = 16'h010D;
defparam \state_convert_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \state_convert_inst|clock[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [21]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[21] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
fiftyfivenm_lcell_comb \state_convert_inst|WideOr1~0 (
// Equation(s):
// \state_convert_inst|WideOr1~0_combout  = (speed[3] & (((!speed[2])))) # (!speed[3] & ((speed[1]) # ((!speed[0] & !speed[2]))))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr1~0 .lut_mask = 16'h3F31;
defparam \state_convert_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N19
dffeas \state_convert_inst|clock[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [20]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[20] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
fiftyfivenm_lcell_comb \state_convert_inst|WideOr2~0 (
// Equation(s):
// \state_convert_inst|WideOr2~0_combout  = (speed[3] & (((speed[2])))) # (!speed[3] & ((speed[1]) # ((speed[0] & speed[2]))))

	.dataa(speed[3]),
	.datab(speed[0]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr2~0 .lut_mask = 16'hF5E0;
defparam \state_convert_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N3
dffeas \state_convert_inst|clock[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [19]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[19] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
fiftyfivenm_lcell_comb \state_convert_inst|WideOr3~0 (
// Equation(s):
// \state_convert_inst|WideOr3~0_combout  = (speed[0] & ((speed[2]) # ((speed[3] & !speed[1])))) # (!speed[0] & ((speed[2] $ (!speed[3])) # (!speed[1])))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr3~0 .lut_mask = 16'hC9FD;
defparam \state_convert_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \state_convert_inst|clock[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [18]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[18] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
fiftyfivenm_lcell_comb \state_convert_inst|WideOr4~0 (
// Equation(s):
// \state_convert_inst|WideOr4~0_combout  = (speed[2] & (speed[3] $ (((speed[1]))))) # (!speed[2] & (speed[0] $ (((!speed[3] & !speed[1])))))

	.dataa(speed[3]),
	.datab(speed[0]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr4~0 .lut_mask = 16'h5CA9;
defparam \state_convert_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N27
dffeas \state_convert_inst|clock[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [17]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[17] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N0
fiftyfivenm_lcell_comb \state_convert_inst|WideOr5~0 (
// Equation(s):
// \state_convert_inst|WideOr5~0_combout  = (speed[3] & (speed[0] & (speed[2]))) # (!speed[3] & (speed[2] $ (((speed[1]) # (!speed[0])))))

	.dataa(speed[3]),
	.datab(speed[0]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr5~0 .lut_mask = 16'h85C1;
defparam \state_convert_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \state_convert_inst|clock[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [16]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[16] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
fiftyfivenm_lcell_comb \state_convert_inst|WideOr6~0 (
// Equation(s):
// \state_convert_inst|WideOr6~0_combout  = (speed[3] & (!speed[2] & (speed[0] $ (speed[1])))) # (!speed[3] & ((speed[1] & (speed[0])) # (!speed[1] & ((speed[2])))))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr6~0 .lut_mask = 16'h1A2C;
defparam \state_convert_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \state_convert_inst|clock[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [15]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[15] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
fiftyfivenm_lcell_comb \state_convert_inst|WideOr7~0 (
// Equation(s):
// \state_convert_inst|WideOr7~0_combout  = (speed[2] & (speed[0] & ((!speed[1])))) # (!speed[2] & (speed[3] & ((speed[0]) # (!speed[1]))))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr7~0 .lut_mask = 16'h20B8;
defparam \state_convert_inst|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \state_convert_inst|clock[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [14]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[14] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
fiftyfivenm_lcell_comb \state_convert_inst|WideOr8~0 (
// Equation(s):
// \state_convert_inst|WideOr8~0_combout  = (speed[2] & (!speed[0] & ((speed[1])))) # (!speed[2] & (speed[3] & (speed[0] $ (speed[1]))))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr8~0 .lut_mask = 16'h5420;
defparam \state_convert_inst|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N29
dffeas \state_convert_inst|clock[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [13]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[13] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
fiftyfivenm_lcell_comb \state_convert_inst|WideOr9~0 (
// Equation(s):
// \state_convert_inst|WideOr9~0_combout  = (speed[1] & (speed[3] & ((speed[2])))) # (!speed[1] & (((!speed[0]))))

	.dataa(speed[3]),
	.datab(speed[0]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr9~0 .lut_mask = 16'hA033;
defparam \state_convert_inst|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \state_convert_inst|clock[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [12]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[12] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
fiftyfivenm_lcell_comb \state_convert_inst|WideOr10~0 (
// Equation(s):
// \state_convert_inst|WideOr10~0_combout  = (speed[0] & (((!speed[2] & speed[1])))) # (!speed[0] & (((!speed[2] & !speed[1])) # (!speed[3])))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr10~0 .lut_mask = 16'h1B15;
defparam \state_convert_inst|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \state_convert_inst|clock[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [11]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[11] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
fiftyfivenm_lcell_comb \state_convert_inst|WideOr11~0 (
// Equation(s):
// \state_convert_inst|WideOr11~0_combout  = (speed[1] & ((speed[0]) # ((speed[3])))) # (!speed[1] & (speed[2] & ((!speed[3]) # (!speed[0]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr11~0 .lut_mask = 16'hEE70;
defparam \state_convert_inst|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N9
dffeas \state_convert_inst|clock[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [10]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[10] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
fiftyfivenm_lcell_comb \state_convert_inst|WideOr12~0 (
// Equation(s):
// \state_convert_inst|WideOr12~0_combout  = (speed[0] & ((speed[2] & ((!speed[1]))) # (!speed[2] & (speed[3])))) # (!speed[0] & (((!speed[3] & !speed[1]))))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr12~0 .lut_mask = 16'h20AD;
defparam \state_convert_inst|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \state_convert_inst|clock[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [9]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[9] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
fiftyfivenm_lcell_comb \state_convert_inst|WideOr13~0 (
// Equation(s):
// \state_convert_inst|WideOr13~0_combout  = (speed[2] & (!speed[0] & ((speed[3]) # (!speed[1])))) # (!speed[2] & ((speed[1]) # (speed[0] $ (!speed[3]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr13~0 .lut_mask = 16'h4F59;
defparam \state_convert_inst|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \state_convert_inst|clock[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [8]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[8] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N6
fiftyfivenm_lcell_comb \state_convert_inst|WideOr14~0 (
// Equation(s):
// \state_convert_inst|WideOr14~0_combout  = (speed[0] & ((speed[2] & (!speed[3])) # (!speed[2] & ((speed[1]))))) # (!speed[0] & (speed[2] & (speed[3] & !speed[1])))

	.dataa(speed[0]),
	.datab(speed[2]),
	.datac(speed[3]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr14~0 .lut_mask = 16'h2A48;
defparam \state_convert_inst|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \state_convert_inst|clock[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [7]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[7] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
fiftyfivenm_lcell_comb \state_convert_inst|WideOr15~0 (
// Equation(s):
// \state_convert_inst|WideOr15~0_combout  = (speed[0] & (!speed[1] & ((speed[3]) # (speed[2])))) # (!speed[0] & (speed[3] $ (((speed[2] & speed[1])))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr15~0 .lut_mask = 16'h14EC;
defparam \state_convert_inst|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \state_convert_inst|clock[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [6]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[6] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
fiftyfivenm_lcell_comb \state_convert_inst|WideOr16~0 (
// Equation(s):
// \state_convert_inst|WideOr16~0_combout  = (speed[0] & (speed[3] & (speed[2] $ (!speed[1])))) # (!speed[0] & (!speed[3] & (speed[2] & speed[1])))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr16~0 .lut_mask = 16'h9008;
defparam \state_convert_inst|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \state_convert_inst|clock[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [5]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[5] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
fiftyfivenm_lcell_comb \state_convert_inst|WideOr17~0 (
// Equation(s):
// \state_convert_inst|WideOr17~0_combout  = (speed[3] & ((speed[0] & (speed[2] & speed[1])) # (!speed[0] & (!speed[2]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr17~0 .lut_mask = 16'h8404;
defparam \state_convert_inst|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \state_convert_inst|clock[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [4]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[4] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
fiftyfivenm_lcell_comb \state_convert_inst|clock~0 (
// Equation(s):
// \state_convert_inst|clock~0_combout  = (!speed[0] & (speed[1] & (speed[3] $ (speed[2]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|clock~0 .lut_mask = 16'h1400;
defparam \state_convert_inst|clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \state_convert_inst|clock[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|clock~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [3]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[3] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
fiftyfivenm_lcell_comb \state_convert_inst|WideOr18~0 (
// Equation(s):
// \state_convert_inst|WideOr18~0_combout  = (speed[0] & (speed[3] & (speed[2] & speed[1]))) # (!speed[0] & (speed[3] $ (((speed[2] & speed[1])))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr18~0 .lut_mask = 16'h9444;
defparam \state_convert_inst|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N31
dffeas \state_convert_inst|clock[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[2] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
fiftyfivenm_lcell_comb \speed_disp_inst|Decoder0~0 (
// Equation(s):
// \speed_disp_inst|Decoder0~0_combout  = (speed[0] & (speed[3] & (speed[2] & speed[1])))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|Decoder0~0 .lut_mask = 16'h8000;
defparam \speed_disp_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \state_convert_inst|clock[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\speed_disp_inst|Decoder0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[1] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
fiftyfivenm_lcell_comb \state_convert_inst|WideOr19~0 (
// Equation(s):
// \state_convert_inst|WideOr19~0_combout  = (!speed[0] & ((speed[3] & (!speed[2])) # (!speed[3] & (speed[2] & speed[1]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr19~0 .lut_mask = 16'h1404;
defparam \state_convert_inst|WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \state_convert_inst|clock[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|WideOr19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|clock [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|clock[0] .is_wysiwyg = "true";
defparam \state_convert_inst|clock[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N8
fiftyfivenm_lcell_comb \state_convert_inst|Add0~0 (
// Equation(s):
// \state_convert_inst|Add0~0_combout  = \state_convert_inst|clock [0] $ (VCC)
// \state_convert_inst|Add0~1  = CARRY(\state_convert_inst|clock [0])

	.dataa(gnd),
	.datab(\state_convert_inst|clock [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\state_convert_inst|Add0~0_combout ),
	.cout(\state_convert_inst|Add0~1 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \state_convert_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
fiftyfivenm_lcell_comb \state_convert_inst|Add0~2 (
// Equation(s):
// \state_convert_inst|Add0~2_combout  = (\state_convert_inst|clock [1] & (\state_convert_inst|Add0~1  & VCC)) # (!\state_convert_inst|clock [1] & (!\state_convert_inst|Add0~1 ))
// \state_convert_inst|Add0~3  = CARRY((!\state_convert_inst|clock [1] & !\state_convert_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~1 ),
	.combout(\state_convert_inst|Add0~2_combout ),
	.cout(\state_convert_inst|Add0~3 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~2 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
fiftyfivenm_lcell_comb \state_convert_inst|Add0~4 (
// Equation(s):
// \state_convert_inst|Add0~4_combout  = (\state_convert_inst|clock [2] & ((GND) # (!\state_convert_inst|Add0~3 ))) # (!\state_convert_inst|clock [2] & (\state_convert_inst|Add0~3  $ (GND)))
// \state_convert_inst|Add0~5  = CARRY((\state_convert_inst|clock [2]) # (!\state_convert_inst|Add0~3 ))

	.dataa(\state_convert_inst|clock [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~3 ),
	.combout(\state_convert_inst|Add0~4_combout ),
	.cout(\state_convert_inst|Add0~5 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~4 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
fiftyfivenm_lcell_comb \state_convert_inst|Add0~6 (
// Equation(s):
// \state_convert_inst|Add0~6_combout  = (\state_convert_inst|clock [3] & (\state_convert_inst|Add0~5  & VCC)) # (!\state_convert_inst|clock [3] & (!\state_convert_inst|Add0~5 ))
// \state_convert_inst|Add0~7  = CARRY((!\state_convert_inst|clock [3] & !\state_convert_inst|Add0~5 ))

	.dataa(\state_convert_inst|clock [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~5 ),
	.combout(\state_convert_inst|Add0~6_combout ),
	.cout(\state_convert_inst|Add0~7 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~6 .lut_mask = 16'hA505;
defparam \state_convert_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
fiftyfivenm_lcell_comb \state_convert_inst|Add0~8 (
// Equation(s):
// \state_convert_inst|Add0~8_combout  = (\state_convert_inst|clock [4] & ((GND) # (!\state_convert_inst|Add0~7 ))) # (!\state_convert_inst|clock [4] & (\state_convert_inst|Add0~7  $ (GND)))
// \state_convert_inst|Add0~9  = CARRY((\state_convert_inst|clock [4]) # (!\state_convert_inst|Add0~7 ))

	.dataa(\state_convert_inst|clock [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~7 ),
	.combout(\state_convert_inst|Add0~8_combout ),
	.cout(\state_convert_inst|Add0~9 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~8 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
fiftyfivenm_lcell_comb \state_convert_inst|Add0~10 (
// Equation(s):
// \state_convert_inst|Add0~10_combout  = (\state_convert_inst|clock [5] & (\state_convert_inst|Add0~9  & VCC)) # (!\state_convert_inst|clock [5] & (!\state_convert_inst|Add0~9 ))
// \state_convert_inst|Add0~11  = CARRY((!\state_convert_inst|clock [5] & !\state_convert_inst|Add0~9 ))

	.dataa(\state_convert_inst|clock [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~9 ),
	.combout(\state_convert_inst|Add0~10_combout ),
	.cout(\state_convert_inst|Add0~11 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~10 .lut_mask = 16'hA505;
defparam \state_convert_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
fiftyfivenm_lcell_comb \state_convert_inst|Add0~12 (
// Equation(s):
// \state_convert_inst|Add0~12_combout  = (\state_convert_inst|clock [6] & ((GND) # (!\state_convert_inst|Add0~11 ))) # (!\state_convert_inst|clock [6] & (\state_convert_inst|Add0~11  $ (GND)))
// \state_convert_inst|Add0~13  = CARRY((\state_convert_inst|clock [6]) # (!\state_convert_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~11 ),
	.combout(\state_convert_inst|Add0~12_combout ),
	.cout(\state_convert_inst|Add0~13 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~12 .lut_mask = 16'h3CCF;
defparam \state_convert_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
fiftyfivenm_lcell_comb \state_convert_inst|Add0~14 (
// Equation(s):
// \state_convert_inst|Add0~14_combout  = (\state_convert_inst|clock [7] & (\state_convert_inst|Add0~13  & VCC)) # (!\state_convert_inst|clock [7] & (!\state_convert_inst|Add0~13 ))
// \state_convert_inst|Add0~15  = CARRY((!\state_convert_inst|clock [7] & !\state_convert_inst|Add0~13 ))

	.dataa(\state_convert_inst|clock [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~13 ),
	.combout(\state_convert_inst|Add0~14_combout ),
	.cout(\state_convert_inst|Add0~15 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~14 .lut_mask = 16'hA505;
defparam \state_convert_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
fiftyfivenm_lcell_comb \state_convert_inst|Add0~16 (
// Equation(s):
// \state_convert_inst|Add0~16_combout  = (\state_convert_inst|clock [8] & ((GND) # (!\state_convert_inst|Add0~15 ))) # (!\state_convert_inst|clock [8] & (\state_convert_inst|Add0~15  $ (GND)))
// \state_convert_inst|Add0~17  = CARRY((\state_convert_inst|clock [8]) # (!\state_convert_inst|Add0~15 ))

	.dataa(\state_convert_inst|clock [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~15 ),
	.combout(\state_convert_inst|Add0~16_combout ),
	.cout(\state_convert_inst|Add0~17 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~16 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
fiftyfivenm_lcell_comb \state_convert_inst|Add0~18 (
// Equation(s):
// \state_convert_inst|Add0~18_combout  = (\state_convert_inst|clock [9] & (\state_convert_inst|Add0~17  & VCC)) # (!\state_convert_inst|clock [9] & (!\state_convert_inst|Add0~17 ))
// \state_convert_inst|Add0~19  = CARRY((!\state_convert_inst|clock [9] & !\state_convert_inst|Add0~17 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~17 ),
	.combout(\state_convert_inst|Add0~18_combout ),
	.cout(\state_convert_inst|Add0~19 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~18 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
fiftyfivenm_lcell_comb \state_convert_inst|Add0~20 (
// Equation(s):
// \state_convert_inst|Add0~20_combout  = (\state_convert_inst|clock [10] & ((GND) # (!\state_convert_inst|Add0~19 ))) # (!\state_convert_inst|clock [10] & (\state_convert_inst|Add0~19  $ (GND)))
// \state_convert_inst|Add0~21  = CARRY((\state_convert_inst|clock [10]) # (!\state_convert_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~19 ),
	.combout(\state_convert_inst|Add0~20_combout ),
	.cout(\state_convert_inst|Add0~21 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~20 .lut_mask = 16'h3CCF;
defparam \state_convert_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N30
fiftyfivenm_lcell_comb \state_convert_inst|Add0~22 (
// Equation(s):
// \state_convert_inst|Add0~22_combout  = (\state_convert_inst|clock [11] & (\state_convert_inst|Add0~21  & VCC)) # (!\state_convert_inst|clock [11] & (!\state_convert_inst|Add0~21 ))
// \state_convert_inst|Add0~23  = CARRY((!\state_convert_inst|clock [11] & !\state_convert_inst|Add0~21 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~21 ),
	.combout(\state_convert_inst|Add0~22_combout ),
	.cout(\state_convert_inst|Add0~23 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~22 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
fiftyfivenm_lcell_comb \state_convert_inst|Add0~24 (
// Equation(s):
// \state_convert_inst|Add0~24_combout  = (\state_convert_inst|clock [12] & ((GND) # (!\state_convert_inst|Add0~23 ))) # (!\state_convert_inst|clock [12] & (\state_convert_inst|Add0~23  $ (GND)))
// \state_convert_inst|Add0~25  = CARRY((\state_convert_inst|clock [12]) # (!\state_convert_inst|Add0~23 ))

	.dataa(\state_convert_inst|clock [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~23 ),
	.combout(\state_convert_inst|Add0~24_combout ),
	.cout(\state_convert_inst|Add0~25 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~24 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
fiftyfivenm_lcell_comb \state_convert_inst|Add0~26 (
// Equation(s):
// \state_convert_inst|Add0~26_combout  = (\state_convert_inst|clock [13] & (\state_convert_inst|Add0~25  & VCC)) # (!\state_convert_inst|clock [13] & (!\state_convert_inst|Add0~25 ))
// \state_convert_inst|Add0~27  = CARRY((!\state_convert_inst|clock [13] & !\state_convert_inst|Add0~25 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~25 ),
	.combout(\state_convert_inst|Add0~26_combout ),
	.cout(\state_convert_inst|Add0~27 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~26 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
fiftyfivenm_lcell_comb \state_convert_inst|Add0~28 (
// Equation(s):
// \state_convert_inst|Add0~28_combout  = (\state_convert_inst|clock [14] & ((GND) # (!\state_convert_inst|Add0~27 ))) # (!\state_convert_inst|clock [14] & (\state_convert_inst|Add0~27  $ (GND)))
// \state_convert_inst|Add0~29  = CARRY((\state_convert_inst|clock [14]) # (!\state_convert_inst|Add0~27 ))

	.dataa(\state_convert_inst|clock [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~27 ),
	.combout(\state_convert_inst|Add0~28_combout ),
	.cout(\state_convert_inst|Add0~29 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~28 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
fiftyfivenm_lcell_comb \state_convert_inst|Add0~30 (
// Equation(s):
// \state_convert_inst|Add0~30_combout  = (\state_convert_inst|clock [15] & (\state_convert_inst|Add0~29  & VCC)) # (!\state_convert_inst|clock [15] & (!\state_convert_inst|Add0~29 ))
// \state_convert_inst|Add0~31  = CARRY((!\state_convert_inst|clock [15] & !\state_convert_inst|Add0~29 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~29 ),
	.combout(\state_convert_inst|Add0~30_combout ),
	.cout(\state_convert_inst|Add0~31 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~30 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
fiftyfivenm_lcell_comb \state_convert_inst|Add0~32 (
// Equation(s):
// \state_convert_inst|Add0~32_combout  = (\state_convert_inst|clock [16] & ((GND) # (!\state_convert_inst|Add0~31 ))) # (!\state_convert_inst|clock [16] & (\state_convert_inst|Add0~31  $ (GND)))
// \state_convert_inst|Add0~33  = CARRY((\state_convert_inst|clock [16]) # (!\state_convert_inst|Add0~31 ))

	.dataa(\state_convert_inst|clock [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~31 ),
	.combout(\state_convert_inst|Add0~32_combout ),
	.cout(\state_convert_inst|Add0~33 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~32 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \state_convert_inst|Add0~34 (
// Equation(s):
// \state_convert_inst|Add0~34_combout  = (\state_convert_inst|clock [17] & (\state_convert_inst|Add0~33  & VCC)) # (!\state_convert_inst|clock [17] & (!\state_convert_inst|Add0~33 ))
// \state_convert_inst|Add0~35  = CARRY((!\state_convert_inst|clock [17] & !\state_convert_inst|Add0~33 ))

	.dataa(\state_convert_inst|clock [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~33 ),
	.combout(\state_convert_inst|Add0~34_combout ),
	.cout(\state_convert_inst|Add0~35 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~34 .lut_mask = 16'hA505;
defparam \state_convert_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
fiftyfivenm_lcell_comb \state_convert_inst|Add0~36 (
// Equation(s):
// \state_convert_inst|Add0~36_combout  = (\state_convert_inst|clock [18] & ((GND) # (!\state_convert_inst|Add0~35 ))) # (!\state_convert_inst|clock [18] & (\state_convert_inst|Add0~35  $ (GND)))
// \state_convert_inst|Add0~37  = CARRY((\state_convert_inst|clock [18]) # (!\state_convert_inst|Add0~35 ))

	.dataa(\state_convert_inst|clock [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~35 ),
	.combout(\state_convert_inst|Add0~36_combout ),
	.cout(\state_convert_inst|Add0~37 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~36 .lut_mask = 16'h5AAF;
defparam \state_convert_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
fiftyfivenm_lcell_comb \state_convert_inst|Add0~38 (
// Equation(s):
// \state_convert_inst|Add0~38_combout  = (\state_convert_inst|clock [19] & (\state_convert_inst|Add0~37  & VCC)) # (!\state_convert_inst|clock [19] & (!\state_convert_inst|Add0~37 ))
// \state_convert_inst|Add0~39  = CARRY((!\state_convert_inst|clock [19] & !\state_convert_inst|Add0~37 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~37 ),
	.combout(\state_convert_inst|Add0~38_combout ),
	.cout(\state_convert_inst|Add0~39 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~38 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
fiftyfivenm_lcell_comb \state_convert_inst|Add0~40 (
// Equation(s):
// \state_convert_inst|Add0~40_combout  = (\state_convert_inst|clock [20] & ((GND) # (!\state_convert_inst|Add0~39 ))) # (!\state_convert_inst|clock [20] & (\state_convert_inst|Add0~39  $ (GND)))
// \state_convert_inst|Add0~41  = CARRY((\state_convert_inst|clock [20]) # (!\state_convert_inst|Add0~39 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~39 ),
	.combout(\state_convert_inst|Add0~40_combout ),
	.cout(\state_convert_inst|Add0~41 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~40 .lut_mask = 16'h3CCF;
defparam \state_convert_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
fiftyfivenm_lcell_comb \state_convert_inst|Add0~42 (
// Equation(s):
// \state_convert_inst|Add0~42_combout  = (\state_convert_inst|clock [21] & (\state_convert_inst|Add0~41  & VCC)) # (!\state_convert_inst|clock [21] & (!\state_convert_inst|Add0~41 ))
// \state_convert_inst|Add0~43  = CARRY((!\state_convert_inst|clock [21] & !\state_convert_inst|Add0~41 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~41 ),
	.combout(\state_convert_inst|Add0~42_combout ),
	.cout(\state_convert_inst|Add0~43 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~42 .lut_mask = 16'hC303;
defparam \state_convert_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
fiftyfivenm_lcell_comb \state_convert_inst|Add0~44 (
// Equation(s):
// \state_convert_inst|Add0~44_combout  = (\state_convert_inst|clock [22] & ((GND) # (!\state_convert_inst|Add0~43 ))) # (!\state_convert_inst|clock [22] & (\state_convert_inst|Add0~43  $ (GND)))
// \state_convert_inst|Add0~45  = CARRY((\state_convert_inst|clock [22]) # (!\state_convert_inst|Add0~43 ))

	.dataa(gnd),
	.datab(\state_convert_inst|clock [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~43 ),
	.combout(\state_convert_inst|Add0~44_combout ),
	.cout(\state_convert_inst|Add0~45 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~44 .lut_mask = 16'h3CCF;
defparam \state_convert_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
fiftyfivenm_lcell_comb \state_convert_inst|Add0~46 (
// Equation(s):
// \state_convert_inst|Add0~46_combout  = (\state_convert_inst|clock [23] & (\state_convert_inst|Add0~45  & VCC)) # (!\state_convert_inst|clock [23] & (!\state_convert_inst|Add0~45 ))
// \state_convert_inst|Add0~47  = CARRY((!\state_convert_inst|clock [23] & !\state_convert_inst|Add0~45 ))

	.dataa(\state_convert_inst|clock [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|Add0~45 ),
	.combout(\state_convert_inst|Add0~46_combout ),
	.cout(\state_convert_inst|Add0~47 ));
// synopsys translate_off
defparam \state_convert_inst|Add0~46 .lut_mask = 16'hA505;
defparam \state_convert_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
fiftyfivenm_lcell_comb \state_convert_inst|Add0~48 (
// Equation(s):
// \state_convert_inst|Add0~48_combout  = \state_convert_inst|Add0~47 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\state_convert_inst|Add0~47 ),
	.combout(\state_convert_inst|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Add0~48 .lut_mask = 16'hF0F0;
defparam \state_convert_inst|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~48 (
// Equation(s):
// \state_convert_inst|LessThan0~48_combout  = (!\state_convert_inst|LessThan0~46_combout  & !\state_convert_inst|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state_convert_inst|LessThan0~46_combout ),
	.datad(\state_convert_inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\state_convert_inst|LessThan0~48_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|LessThan0~48 .lut_mask = 16'h000F;
defparam \state_convert_inst|LessThan0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~5 (
// Equation(s):
// \state_convert_inst|Equal0~5_combout  = (!\state_convert_inst|clock [16] & (!\state_convert_inst|clock [19] & (!\state_convert_inst|clock [17] & !\state_convert_inst|clock [18])))

	.dataa(\state_convert_inst|clock [16]),
	.datab(\state_convert_inst|clock [19]),
	.datac(\state_convert_inst|clock [17]),
	.datad(\state_convert_inst|clock [18]),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~5 .lut_mask = 16'h0001;
defparam \state_convert_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~6 (
// Equation(s):
// \state_convert_inst|Equal0~6_combout  = (!\state_convert_inst|clock [22] & (!\state_convert_inst|clock [20] & (!\state_convert_inst|clock [21] & !\state_convert_inst|clock [23])))

	.dataa(\state_convert_inst|clock [22]),
	.datab(\state_convert_inst|clock [20]),
	.datac(\state_convert_inst|clock [21]),
	.datad(\state_convert_inst|clock [23]),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~6 .lut_mask = 16'h0001;
defparam \state_convert_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~2 (
// Equation(s):
// \state_convert_inst|Equal0~2_combout  = (!\state_convert_inst|clock [8] & (!\state_convert_inst|clock [10] & (!\state_convert_inst|clock [11] & !\state_convert_inst|clock [9])))

	.dataa(\state_convert_inst|clock [8]),
	.datab(\state_convert_inst|clock [10]),
	.datac(\state_convert_inst|clock [11]),
	.datad(\state_convert_inst|clock [9]),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \state_convert_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~3 (
// Equation(s):
// \state_convert_inst|Equal0~3_combout  = (!\state_convert_inst|clock [12] & (!\state_convert_inst|clock [15] & (!\state_convert_inst|clock [13] & !\state_convert_inst|clock [14])))

	.dataa(\state_convert_inst|clock [12]),
	.datab(\state_convert_inst|clock [15]),
	.datac(\state_convert_inst|clock [13]),
	.datad(\state_convert_inst|clock [14]),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~3 .lut_mask = 16'h0001;
defparam \state_convert_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~0 (
// Equation(s):
// \state_convert_inst|Equal0~0_combout  = (!\state_convert_inst|clock [2] & (!\state_convert_inst|clock [1] & (!\state_convert_inst|clock [0] & !\state_convert_inst|clock [3])))

	.dataa(\state_convert_inst|clock [2]),
	.datab(\state_convert_inst|clock [1]),
	.datac(\state_convert_inst|clock [0]),
	.datad(\state_convert_inst|clock [3]),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \state_convert_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~1 (
// Equation(s):
// \state_convert_inst|Equal0~1_combout  = (!\state_convert_inst|clock [4] & (!\state_convert_inst|clock [6] & (!\state_convert_inst|clock [7] & !\state_convert_inst|clock [5])))

	.dataa(\state_convert_inst|clock [4]),
	.datab(\state_convert_inst|clock [6]),
	.datac(\state_convert_inst|clock [7]),
	.datad(\state_convert_inst|clock [5]),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \state_convert_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
fiftyfivenm_lcell_comb \state_convert_inst|Equal0~4 (
// Equation(s):
// \state_convert_inst|Equal0~4_combout  = (\state_convert_inst|Equal0~2_combout  & (\state_convert_inst|Equal0~3_combout  & (\state_convert_inst|Equal0~0_combout  & \state_convert_inst|Equal0~1_combout )))

	.dataa(\state_convert_inst|Equal0~2_combout ),
	.datab(\state_convert_inst|Equal0~3_combout ),
	.datac(\state_convert_inst|Equal0~0_combout ),
	.datad(\state_convert_inst|Equal0~1_combout ),
	.cin(gnd),
	.combout(\state_convert_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \state_convert_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
fiftyfivenm_lcell_comb \state_convert_inst|always2~0 (
// Equation(s):
// \state_convert_inst|always2~0_combout  = (!\mode~input_o  & (((!\state_convert_inst|Equal0~4_combout ) # (!\state_convert_inst|Equal0~6_combout )) # (!\state_convert_inst|Equal0~5_combout )))

	.dataa(\state_convert_inst|Equal0~5_combout ),
	.datab(\mode~input_o ),
	.datac(\state_convert_inst|Equal0~6_combout ),
	.datad(\state_convert_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\state_convert_inst|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|always2~0 .lut_mask = 16'h1333;
defparam \state_convert_inst|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \state_convert_inst|timer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\state_convert_inst|timer[0]~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(vcc),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[0] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
fiftyfivenm_lcell_comb \state_convert_inst|timer[1]~26 (
// Equation(s):
// \state_convert_inst|timer[1]~26_combout  = (\state_convert_inst|timer [1] & (!\state_convert_inst|timer[0]~25 )) # (!\state_convert_inst|timer [1] & ((\state_convert_inst|timer[0]~25 ) # (GND)))
// \state_convert_inst|timer[1]~27  = CARRY((!\state_convert_inst|timer[0]~25 ) # (!\state_convert_inst|timer [1]))

	.dataa(\state_convert_inst|timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[0]~25 ),
	.combout(\state_convert_inst|timer[1]~26_combout ),
	.cout(\state_convert_inst|timer[1]~27 ));
// synopsys translate_off
defparam \state_convert_inst|timer[1]~26 .lut_mask = 16'h5A5F;
defparam \state_convert_inst|timer[1]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \state_convert_inst|timer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[1]~26_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[1] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
fiftyfivenm_lcell_comb \state_convert_inst|timer[2]~28 (
// Equation(s):
// \state_convert_inst|timer[2]~28_combout  = (\state_convert_inst|timer [2] & (\state_convert_inst|timer[1]~27  $ (GND))) # (!\state_convert_inst|timer [2] & (!\state_convert_inst|timer[1]~27  & VCC))
// \state_convert_inst|timer[2]~29  = CARRY((\state_convert_inst|timer [2] & !\state_convert_inst|timer[1]~27 ))

	.dataa(\state_convert_inst|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[1]~27 ),
	.combout(\state_convert_inst|timer[2]~28_combout ),
	.cout(\state_convert_inst|timer[2]~29 ));
// synopsys translate_off
defparam \state_convert_inst|timer[2]~28 .lut_mask = 16'hA50A;
defparam \state_convert_inst|timer[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \state_convert_inst|timer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[2]~28_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[2] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
fiftyfivenm_lcell_comb \state_convert_inst|timer[3]~30 (
// Equation(s):
// \state_convert_inst|timer[3]~30_combout  = (\state_convert_inst|timer [3] & (!\state_convert_inst|timer[2]~29 )) # (!\state_convert_inst|timer [3] & ((\state_convert_inst|timer[2]~29 ) # (GND)))
// \state_convert_inst|timer[3]~31  = CARRY((!\state_convert_inst|timer[2]~29 ) # (!\state_convert_inst|timer [3]))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[2]~29 ),
	.combout(\state_convert_inst|timer[3]~30_combout ),
	.cout(\state_convert_inst|timer[3]~31 ));
// synopsys translate_off
defparam \state_convert_inst|timer[3]~30 .lut_mask = 16'h3C3F;
defparam \state_convert_inst|timer[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \state_convert_inst|timer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[3]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[3] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
fiftyfivenm_lcell_comb \state_convert_inst|timer[4]~32 (
// Equation(s):
// \state_convert_inst|timer[4]~32_combout  = (\state_convert_inst|timer [4] & (\state_convert_inst|timer[3]~31  $ (GND))) # (!\state_convert_inst|timer [4] & (!\state_convert_inst|timer[3]~31  & VCC))
// \state_convert_inst|timer[4]~33  = CARRY((\state_convert_inst|timer [4] & !\state_convert_inst|timer[3]~31 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[3]~31 ),
	.combout(\state_convert_inst|timer[4]~32_combout ),
	.cout(\state_convert_inst|timer[4]~33 ));
// synopsys translate_off
defparam \state_convert_inst|timer[4]~32 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \state_convert_inst|timer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[4]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[4] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
fiftyfivenm_lcell_comb \state_convert_inst|timer[5]~34 (
// Equation(s):
// \state_convert_inst|timer[5]~34_combout  = (\state_convert_inst|timer [5] & (!\state_convert_inst|timer[4]~33 )) # (!\state_convert_inst|timer [5] & ((\state_convert_inst|timer[4]~33 ) # (GND)))
// \state_convert_inst|timer[5]~35  = CARRY((!\state_convert_inst|timer[4]~33 ) # (!\state_convert_inst|timer [5]))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[4]~33 ),
	.combout(\state_convert_inst|timer[5]~34_combout ),
	.cout(\state_convert_inst|timer[5]~35 ));
// synopsys translate_off
defparam \state_convert_inst|timer[5]~34 .lut_mask = 16'h3C3F;
defparam \state_convert_inst|timer[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \state_convert_inst|timer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[5]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[5] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
fiftyfivenm_lcell_comb \state_convert_inst|timer[6]~36 (
// Equation(s):
// \state_convert_inst|timer[6]~36_combout  = (\state_convert_inst|timer [6] & (\state_convert_inst|timer[5]~35  $ (GND))) # (!\state_convert_inst|timer [6] & (!\state_convert_inst|timer[5]~35  & VCC))
// \state_convert_inst|timer[6]~37  = CARRY((\state_convert_inst|timer [6] & !\state_convert_inst|timer[5]~35 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[5]~35 ),
	.combout(\state_convert_inst|timer[6]~36_combout ),
	.cout(\state_convert_inst|timer[6]~37 ));
// synopsys translate_off
defparam \state_convert_inst|timer[6]~36 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \state_convert_inst|timer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[6]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[6] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
fiftyfivenm_lcell_comb \state_convert_inst|timer[7]~38 (
// Equation(s):
// \state_convert_inst|timer[7]~38_combout  = (\state_convert_inst|timer [7] & (!\state_convert_inst|timer[6]~37 )) # (!\state_convert_inst|timer [7] & ((\state_convert_inst|timer[6]~37 ) # (GND)))
// \state_convert_inst|timer[7]~39  = CARRY((!\state_convert_inst|timer[6]~37 ) # (!\state_convert_inst|timer [7]))

	.dataa(\state_convert_inst|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[6]~37 ),
	.combout(\state_convert_inst|timer[7]~38_combout ),
	.cout(\state_convert_inst|timer[7]~39 ));
// synopsys translate_off
defparam \state_convert_inst|timer[7]~38 .lut_mask = 16'h5A5F;
defparam \state_convert_inst|timer[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \state_convert_inst|timer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[7]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[7] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
fiftyfivenm_lcell_comb \state_convert_inst|timer[8]~40 (
// Equation(s):
// \state_convert_inst|timer[8]~40_combout  = (\state_convert_inst|timer [8] & (\state_convert_inst|timer[7]~39  $ (GND))) # (!\state_convert_inst|timer [8] & (!\state_convert_inst|timer[7]~39  & VCC))
// \state_convert_inst|timer[8]~41  = CARRY((\state_convert_inst|timer [8] & !\state_convert_inst|timer[7]~39 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[7]~39 ),
	.combout(\state_convert_inst|timer[8]~40_combout ),
	.cout(\state_convert_inst|timer[8]~41 ));
// synopsys translate_off
defparam \state_convert_inst|timer[8]~40 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \state_convert_inst|timer[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[8]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[8] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
fiftyfivenm_lcell_comb \state_convert_inst|timer[9]~42 (
// Equation(s):
// \state_convert_inst|timer[9]~42_combout  = (\state_convert_inst|timer [9] & (!\state_convert_inst|timer[8]~41 )) # (!\state_convert_inst|timer [9] & ((\state_convert_inst|timer[8]~41 ) # (GND)))
// \state_convert_inst|timer[9]~43  = CARRY((!\state_convert_inst|timer[8]~41 ) # (!\state_convert_inst|timer [9]))

	.dataa(\state_convert_inst|timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[8]~41 ),
	.combout(\state_convert_inst|timer[9]~42_combout ),
	.cout(\state_convert_inst|timer[9]~43 ));
// synopsys translate_off
defparam \state_convert_inst|timer[9]~42 .lut_mask = 16'h5A5F;
defparam \state_convert_inst|timer[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \state_convert_inst|timer[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[9]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[9] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
fiftyfivenm_lcell_comb \state_convert_inst|timer[10]~44 (
// Equation(s):
// \state_convert_inst|timer[10]~44_combout  = (\state_convert_inst|timer [10] & (\state_convert_inst|timer[9]~43  $ (GND))) # (!\state_convert_inst|timer [10] & (!\state_convert_inst|timer[9]~43  & VCC))
// \state_convert_inst|timer[10]~45  = CARRY((\state_convert_inst|timer [10] & !\state_convert_inst|timer[9]~43 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[9]~43 ),
	.combout(\state_convert_inst|timer[10]~44_combout ),
	.cout(\state_convert_inst|timer[10]~45 ));
// synopsys translate_off
defparam \state_convert_inst|timer[10]~44 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \state_convert_inst|timer[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[10]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[10] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
fiftyfivenm_lcell_comb \state_convert_inst|timer[11]~46 (
// Equation(s):
// \state_convert_inst|timer[11]~46_combout  = (\state_convert_inst|timer [11] & (!\state_convert_inst|timer[10]~45 )) # (!\state_convert_inst|timer [11] & ((\state_convert_inst|timer[10]~45 ) # (GND)))
// \state_convert_inst|timer[11]~47  = CARRY((!\state_convert_inst|timer[10]~45 ) # (!\state_convert_inst|timer [11]))

	.dataa(\state_convert_inst|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[10]~45 ),
	.combout(\state_convert_inst|timer[11]~46_combout ),
	.cout(\state_convert_inst|timer[11]~47 ));
// synopsys translate_off
defparam \state_convert_inst|timer[11]~46 .lut_mask = 16'h5A5F;
defparam \state_convert_inst|timer[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \state_convert_inst|timer[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[11]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[11] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
fiftyfivenm_lcell_comb \state_convert_inst|timer[12]~48 (
// Equation(s):
// \state_convert_inst|timer[12]~48_combout  = (\state_convert_inst|timer [12] & (\state_convert_inst|timer[11]~47  $ (GND))) # (!\state_convert_inst|timer [12] & (!\state_convert_inst|timer[11]~47  & VCC))
// \state_convert_inst|timer[12]~49  = CARRY((\state_convert_inst|timer [12] & !\state_convert_inst|timer[11]~47 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[11]~47 ),
	.combout(\state_convert_inst|timer[12]~48_combout ),
	.cout(\state_convert_inst|timer[12]~49 ));
// synopsys translate_off
defparam \state_convert_inst|timer[12]~48 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N1
dffeas \state_convert_inst|timer[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[12]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[12] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
fiftyfivenm_lcell_comb \state_convert_inst|timer[13]~50 (
// Equation(s):
// \state_convert_inst|timer[13]~50_combout  = (\state_convert_inst|timer [13] & (!\state_convert_inst|timer[12]~49 )) # (!\state_convert_inst|timer [13] & ((\state_convert_inst|timer[12]~49 ) # (GND)))
// \state_convert_inst|timer[13]~51  = CARRY((!\state_convert_inst|timer[12]~49 ) # (!\state_convert_inst|timer [13]))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[12]~49 ),
	.combout(\state_convert_inst|timer[13]~50_combout ),
	.cout(\state_convert_inst|timer[13]~51 ));
// synopsys translate_off
defparam \state_convert_inst|timer[13]~50 .lut_mask = 16'h3C3F;
defparam \state_convert_inst|timer[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N3
dffeas \state_convert_inst|timer[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[13]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[13] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
fiftyfivenm_lcell_comb \state_convert_inst|timer[14]~52 (
// Equation(s):
// \state_convert_inst|timer[14]~52_combout  = (\state_convert_inst|timer [14] & (\state_convert_inst|timer[13]~51  $ (GND))) # (!\state_convert_inst|timer [14] & (!\state_convert_inst|timer[13]~51  & VCC))
// \state_convert_inst|timer[14]~53  = CARRY((\state_convert_inst|timer [14] & !\state_convert_inst|timer[13]~51 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[13]~51 ),
	.combout(\state_convert_inst|timer[14]~52_combout ),
	.cout(\state_convert_inst|timer[14]~53 ));
// synopsys translate_off
defparam \state_convert_inst|timer[14]~52 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N5
dffeas \state_convert_inst|timer[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[14]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[14] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N6
fiftyfivenm_lcell_comb \state_convert_inst|timer[15]~54 (
// Equation(s):
// \state_convert_inst|timer[15]~54_combout  = (\state_convert_inst|timer [15] & (!\state_convert_inst|timer[14]~53 )) # (!\state_convert_inst|timer [15] & ((\state_convert_inst|timer[14]~53 ) # (GND)))
// \state_convert_inst|timer[15]~55  = CARRY((!\state_convert_inst|timer[14]~53 ) # (!\state_convert_inst|timer [15]))

	.dataa(\state_convert_inst|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[14]~53 ),
	.combout(\state_convert_inst|timer[15]~54_combout ),
	.cout(\state_convert_inst|timer[15]~55 ));
// synopsys translate_off
defparam \state_convert_inst|timer[15]~54 .lut_mask = 16'h5A5F;
defparam \state_convert_inst|timer[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N7
dffeas \state_convert_inst|timer[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[15]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[15] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
fiftyfivenm_lcell_comb \state_convert_inst|timer[16]~56 (
// Equation(s):
// \state_convert_inst|timer[16]~56_combout  = (\state_convert_inst|timer [16] & (\state_convert_inst|timer[15]~55  $ (GND))) # (!\state_convert_inst|timer [16] & (!\state_convert_inst|timer[15]~55  & VCC))
// \state_convert_inst|timer[16]~57  = CARRY((\state_convert_inst|timer [16] & !\state_convert_inst|timer[15]~55 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[15]~55 ),
	.combout(\state_convert_inst|timer[16]~56_combout ),
	.cout(\state_convert_inst|timer[16]~57 ));
// synopsys translate_off
defparam \state_convert_inst|timer[16]~56 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N9
dffeas \state_convert_inst|timer[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[16]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[16] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
fiftyfivenm_lcell_comb \state_convert_inst|timer[17]~58 (
// Equation(s):
// \state_convert_inst|timer[17]~58_combout  = (\state_convert_inst|timer [17] & (!\state_convert_inst|timer[16]~57 )) # (!\state_convert_inst|timer [17] & ((\state_convert_inst|timer[16]~57 ) # (GND)))
// \state_convert_inst|timer[17]~59  = CARRY((!\state_convert_inst|timer[16]~57 ) # (!\state_convert_inst|timer [17]))

	.dataa(\state_convert_inst|timer [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[16]~57 ),
	.combout(\state_convert_inst|timer[17]~58_combout ),
	.cout(\state_convert_inst|timer[17]~59 ));
// synopsys translate_off
defparam \state_convert_inst|timer[17]~58 .lut_mask = 16'h5A5F;
defparam \state_convert_inst|timer[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N11
dffeas \state_convert_inst|timer[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[17]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[17] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
fiftyfivenm_lcell_comb \state_convert_inst|timer[18]~60 (
// Equation(s):
// \state_convert_inst|timer[18]~60_combout  = (\state_convert_inst|timer [18] & (\state_convert_inst|timer[17]~59  $ (GND))) # (!\state_convert_inst|timer [18] & (!\state_convert_inst|timer[17]~59  & VCC))
// \state_convert_inst|timer[18]~61  = CARRY((\state_convert_inst|timer [18] & !\state_convert_inst|timer[17]~59 ))

	.dataa(\state_convert_inst|timer [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[17]~59 ),
	.combout(\state_convert_inst|timer[18]~60_combout ),
	.cout(\state_convert_inst|timer[18]~61 ));
// synopsys translate_off
defparam \state_convert_inst|timer[18]~60 .lut_mask = 16'hA50A;
defparam \state_convert_inst|timer[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N13
dffeas \state_convert_inst|timer[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[18]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[18] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
fiftyfivenm_lcell_comb \state_convert_inst|timer[19]~62 (
// Equation(s):
// \state_convert_inst|timer[19]~62_combout  = (\state_convert_inst|timer [19] & (!\state_convert_inst|timer[18]~61 )) # (!\state_convert_inst|timer [19] & ((\state_convert_inst|timer[18]~61 ) # (GND)))
// \state_convert_inst|timer[19]~63  = CARRY((!\state_convert_inst|timer[18]~61 ) # (!\state_convert_inst|timer [19]))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[18]~61 ),
	.combout(\state_convert_inst|timer[19]~62_combout ),
	.cout(\state_convert_inst|timer[19]~63 ));
// synopsys translate_off
defparam \state_convert_inst|timer[19]~62 .lut_mask = 16'h3C3F;
defparam \state_convert_inst|timer[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N15
dffeas \state_convert_inst|timer[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[19]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[19] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
fiftyfivenm_lcell_comb \state_convert_inst|timer[20]~64 (
// Equation(s):
// \state_convert_inst|timer[20]~64_combout  = (\state_convert_inst|timer [20] & (\state_convert_inst|timer[19]~63  $ (GND))) # (!\state_convert_inst|timer [20] & (!\state_convert_inst|timer[19]~63  & VCC))
// \state_convert_inst|timer[20]~65  = CARRY((\state_convert_inst|timer [20] & !\state_convert_inst|timer[19]~63 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[19]~63 ),
	.combout(\state_convert_inst|timer[20]~64_combout ),
	.cout(\state_convert_inst|timer[20]~65 ));
// synopsys translate_off
defparam \state_convert_inst|timer[20]~64 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N17
dffeas \state_convert_inst|timer[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[20]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[20] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
fiftyfivenm_lcell_comb \state_convert_inst|timer[21]~66 (
// Equation(s):
// \state_convert_inst|timer[21]~66_combout  = (\state_convert_inst|timer [21] & (!\state_convert_inst|timer[20]~65 )) # (!\state_convert_inst|timer [21] & ((\state_convert_inst|timer[20]~65 ) # (GND)))
// \state_convert_inst|timer[21]~67  = CARRY((!\state_convert_inst|timer[20]~65 ) # (!\state_convert_inst|timer [21]))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[20]~65 ),
	.combout(\state_convert_inst|timer[21]~66_combout ),
	.cout(\state_convert_inst|timer[21]~67 ));
// synopsys translate_off
defparam \state_convert_inst|timer[21]~66 .lut_mask = 16'h3C3F;
defparam \state_convert_inst|timer[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N19
dffeas \state_convert_inst|timer[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[21]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[21] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
fiftyfivenm_lcell_comb \state_convert_inst|timer[22]~68 (
// Equation(s):
// \state_convert_inst|timer[22]~68_combout  = (\state_convert_inst|timer [22] & (\state_convert_inst|timer[21]~67  $ (GND))) # (!\state_convert_inst|timer [22] & (!\state_convert_inst|timer[21]~67  & VCC))
// \state_convert_inst|timer[22]~69  = CARRY((\state_convert_inst|timer [22] & !\state_convert_inst|timer[21]~67 ))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|timer[21]~67 ),
	.combout(\state_convert_inst|timer[22]~68_combout ),
	.cout(\state_convert_inst|timer[22]~69 ));
// synopsys translate_off
defparam \state_convert_inst|timer[22]~68 .lut_mask = 16'hC30C;
defparam \state_convert_inst|timer[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N21
dffeas \state_convert_inst|timer[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[22]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[22] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
fiftyfivenm_lcell_comb \state_convert_inst|timer[23]~70 (
// Equation(s):
// \state_convert_inst|timer[23]~70_combout  = \state_convert_inst|timer [23] $ (\state_convert_inst|timer[22]~69 )

	.dataa(\state_convert_inst|timer [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\state_convert_inst|timer[22]~69 ),
	.combout(\state_convert_inst|timer[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|timer[23]~70 .lut_mask = 16'h5A5A;
defparam \state_convert_inst|timer[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y3_N23
dffeas \state_convert_inst|timer[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|timer[23]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\state_convert_inst|LessThan0~48_combout ),
	.sload(gnd),
	.ena(\state_convert_inst|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|timer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|timer[23] .is_wysiwyg = "true";
defparam \state_convert_inst|timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~1 (
// Equation(s):
// \state_convert_inst|LessThan0~1_cout  = CARRY((!\state_convert_inst|timer [0] & \state_convert_inst|Add0~0_combout ))

	.dataa(\state_convert_inst|timer [0]),
	.datab(\state_convert_inst|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\state_convert_inst|LessThan0~1_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~1 .lut_mask = 16'h0044;
defparam \state_convert_inst|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~3 (
// Equation(s):
// \state_convert_inst|LessThan0~3_cout  = CARRY((\state_convert_inst|timer [1] & ((!\state_convert_inst|LessThan0~1_cout ) # (!\state_convert_inst|Add0~2_combout ))) # (!\state_convert_inst|timer [1] & (!\state_convert_inst|Add0~2_combout  & 
// !\state_convert_inst|LessThan0~1_cout )))

	.dataa(\state_convert_inst|timer [1]),
	.datab(\state_convert_inst|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~1_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~3_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~3 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~5 (
// Equation(s):
// \state_convert_inst|LessThan0~5_cout  = CARRY((\state_convert_inst|timer [2] & (\state_convert_inst|Add0~4_combout  & !\state_convert_inst|LessThan0~3_cout )) # (!\state_convert_inst|timer [2] & ((\state_convert_inst|Add0~4_combout ) # 
// (!\state_convert_inst|LessThan0~3_cout ))))

	.dataa(\state_convert_inst|timer [2]),
	.datab(\state_convert_inst|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~3_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~5_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~5 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~7 (
// Equation(s):
// \state_convert_inst|LessThan0~7_cout  = CARRY((\state_convert_inst|timer [3] & ((!\state_convert_inst|LessThan0~5_cout ) # (!\state_convert_inst|Add0~6_combout ))) # (!\state_convert_inst|timer [3] & (!\state_convert_inst|Add0~6_combout  & 
// !\state_convert_inst|LessThan0~5_cout )))

	.dataa(\state_convert_inst|timer [3]),
	.datab(\state_convert_inst|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~5_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~7_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~7 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~9 (
// Equation(s):
// \state_convert_inst|LessThan0~9_cout  = CARRY((\state_convert_inst|timer [4] & (\state_convert_inst|Add0~8_combout  & !\state_convert_inst|LessThan0~7_cout )) # (!\state_convert_inst|timer [4] & ((\state_convert_inst|Add0~8_combout ) # 
// (!\state_convert_inst|LessThan0~7_cout ))))

	.dataa(\state_convert_inst|timer [4]),
	.datab(\state_convert_inst|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~7_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~9_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~9 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~11 (
// Equation(s):
// \state_convert_inst|LessThan0~11_cout  = CARRY((\state_convert_inst|timer [5] & ((!\state_convert_inst|LessThan0~9_cout ) # (!\state_convert_inst|Add0~10_combout ))) # (!\state_convert_inst|timer [5] & (!\state_convert_inst|Add0~10_combout  & 
// !\state_convert_inst|LessThan0~9_cout )))

	.dataa(\state_convert_inst|timer [5]),
	.datab(\state_convert_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~9_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~11_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~11 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~13 (
// Equation(s):
// \state_convert_inst|LessThan0~13_cout  = CARRY((\state_convert_inst|Add0~12_combout  & ((!\state_convert_inst|LessThan0~11_cout ) # (!\state_convert_inst|timer [6]))) # (!\state_convert_inst|Add0~12_combout  & (!\state_convert_inst|timer [6] & 
// !\state_convert_inst|LessThan0~11_cout )))

	.dataa(\state_convert_inst|Add0~12_combout ),
	.datab(\state_convert_inst|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~11_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~13_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~13 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~15 (
// Equation(s):
// \state_convert_inst|LessThan0~15_cout  = CARRY((\state_convert_inst|timer [7] & ((!\state_convert_inst|LessThan0~13_cout ) # (!\state_convert_inst|Add0~14_combout ))) # (!\state_convert_inst|timer [7] & (!\state_convert_inst|Add0~14_combout  & 
// !\state_convert_inst|LessThan0~13_cout )))

	.dataa(\state_convert_inst|timer [7]),
	.datab(\state_convert_inst|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~13_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~15_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~15 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~17 (
// Equation(s):
// \state_convert_inst|LessThan0~17_cout  = CARRY((\state_convert_inst|Add0~16_combout  & ((!\state_convert_inst|LessThan0~15_cout ) # (!\state_convert_inst|timer [8]))) # (!\state_convert_inst|Add0~16_combout  & (!\state_convert_inst|timer [8] & 
// !\state_convert_inst|LessThan0~15_cout )))

	.dataa(\state_convert_inst|Add0~16_combout ),
	.datab(\state_convert_inst|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~15_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~17_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~17 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~19 (
// Equation(s):
// \state_convert_inst|LessThan0~19_cout  = CARRY((\state_convert_inst|timer [9] & ((!\state_convert_inst|LessThan0~17_cout ) # (!\state_convert_inst|Add0~18_combout ))) # (!\state_convert_inst|timer [9] & (!\state_convert_inst|Add0~18_combout  & 
// !\state_convert_inst|LessThan0~17_cout )))

	.dataa(\state_convert_inst|timer [9]),
	.datab(\state_convert_inst|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~17_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~19_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~19 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~21 (
// Equation(s):
// \state_convert_inst|LessThan0~21_cout  = CARRY((\state_convert_inst|timer [10] & (\state_convert_inst|Add0~20_combout  & !\state_convert_inst|LessThan0~19_cout )) # (!\state_convert_inst|timer [10] & ((\state_convert_inst|Add0~20_combout ) # 
// (!\state_convert_inst|LessThan0~19_cout ))))

	.dataa(\state_convert_inst|timer [10]),
	.datab(\state_convert_inst|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~19_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~21_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~21 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~23 (
// Equation(s):
// \state_convert_inst|LessThan0~23_cout  = CARRY((\state_convert_inst|Add0~22_combout  & (\state_convert_inst|timer [11] & !\state_convert_inst|LessThan0~21_cout )) # (!\state_convert_inst|Add0~22_combout  & ((\state_convert_inst|timer [11]) # 
// (!\state_convert_inst|LessThan0~21_cout ))))

	.dataa(\state_convert_inst|Add0~22_combout ),
	.datab(\state_convert_inst|timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~21_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~23_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~23 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~25 (
// Equation(s):
// \state_convert_inst|LessThan0~25_cout  = CARRY((\state_convert_inst|timer [12] & (\state_convert_inst|Add0~24_combout  & !\state_convert_inst|LessThan0~23_cout )) # (!\state_convert_inst|timer [12] & ((\state_convert_inst|Add0~24_combout ) # 
// (!\state_convert_inst|LessThan0~23_cout ))))

	.dataa(\state_convert_inst|timer [12]),
	.datab(\state_convert_inst|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~23_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~25_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~25 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~27 (
// Equation(s):
// \state_convert_inst|LessThan0~27_cout  = CARRY((\state_convert_inst|Add0~26_combout  & (\state_convert_inst|timer [13] & !\state_convert_inst|LessThan0~25_cout )) # (!\state_convert_inst|Add0~26_combout  & ((\state_convert_inst|timer [13]) # 
// (!\state_convert_inst|LessThan0~25_cout ))))

	.dataa(\state_convert_inst|Add0~26_combout ),
	.datab(\state_convert_inst|timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~25_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~27_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~27 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~29 (
// Equation(s):
// \state_convert_inst|LessThan0~29_cout  = CARRY((\state_convert_inst|Add0~28_combout  & ((!\state_convert_inst|LessThan0~27_cout ) # (!\state_convert_inst|timer [14]))) # (!\state_convert_inst|Add0~28_combout  & (!\state_convert_inst|timer [14] & 
// !\state_convert_inst|LessThan0~27_cout )))

	.dataa(\state_convert_inst|Add0~28_combout ),
	.datab(\state_convert_inst|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~27_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~29_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~29 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~31 (
// Equation(s):
// \state_convert_inst|LessThan0~31_cout  = CARRY((\state_convert_inst|Add0~30_combout  & (\state_convert_inst|timer [15] & !\state_convert_inst|LessThan0~29_cout )) # (!\state_convert_inst|Add0~30_combout  & ((\state_convert_inst|timer [15]) # 
// (!\state_convert_inst|LessThan0~29_cout ))))

	.dataa(\state_convert_inst|Add0~30_combout ),
	.datab(\state_convert_inst|timer [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~29_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~31_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~31 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~33 (
// Equation(s):
// \state_convert_inst|LessThan0~33_cout  = CARRY((\state_convert_inst|timer [16] & (\state_convert_inst|Add0~32_combout  & !\state_convert_inst|LessThan0~31_cout )) # (!\state_convert_inst|timer [16] & ((\state_convert_inst|Add0~32_combout ) # 
// (!\state_convert_inst|LessThan0~31_cout ))))

	.dataa(\state_convert_inst|timer [16]),
	.datab(\state_convert_inst|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~31_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~33_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~33 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~35 (
// Equation(s):
// \state_convert_inst|LessThan0~35_cout  = CARRY((\state_convert_inst|timer [17] & ((!\state_convert_inst|LessThan0~33_cout ) # (!\state_convert_inst|Add0~34_combout ))) # (!\state_convert_inst|timer [17] & (!\state_convert_inst|Add0~34_combout  & 
// !\state_convert_inst|LessThan0~33_cout )))

	.dataa(\state_convert_inst|timer [17]),
	.datab(\state_convert_inst|Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~33_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~35_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~35 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~37 (
// Equation(s):
// \state_convert_inst|LessThan0~37_cout  = CARRY((\state_convert_inst|timer [18] & (\state_convert_inst|Add0~36_combout  & !\state_convert_inst|LessThan0~35_cout )) # (!\state_convert_inst|timer [18] & ((\state_convert_inst|Add0~36_combout ) # 
// (!\state_convert_inst|LessThan0~35_cout ))))

	.dataa(\state_convert_inst|timer [18]),
	.datab(\state_convert_inst|Add0~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~35_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~37_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~37 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~39 (
// Equation(s):
// \state_convert_inst|LessThan0~39_cout  = CARRY((\state_convert_inst|timer [19] & ((!\state_convert_inst|LessThan0~37_cout ) # (!\state_convert_inst|Add0~38_combout ))) # (!\state_convert_inst|timer [19] & (!\state_convert_inst|Add0~38_combout  & 
// !\state_convert_inst|LessThan0~37_cout )))

	.dataa(\state_convert_inst|timer [19]),
	.datab(\state_convert_inst|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~37_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~39_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~39 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N16
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~41 (
// Equation(s):
// \state_convert_inst|LessThan0~41_cout  = CARRY((\state_convert_inst|timer [20] & (\state_convert_inst|Add0~40_combout  & !\state_convert_inst|LessThan0~39_cout )) # (!\state_convert_inst|timer [20] & ((\state_convert_inst|Add0~40_combout ) # 
// (!\state_convert_inst|LessThan0~39_cout ))))

	.dataa(\state_convert_inst|timer [20]),
	.datab(\state_convert_inst|Add0~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~39_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~41_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~41 .lut_mask = 16'h004D;
defparam \state_convert_inst|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~43 (
// Equation(s):
// \state_convert_inst|LessThan0~43_cout  = CARRY((\state_convert_inst|timer [21] & ((!\state_convert_inst|LessThan0~41_cout ) # (!\state_convert_inst|Add0~42_combout ))) # (!\state_convert_inst|timer [21] & (!\state_convert_inst|Add0~42_combout  & 
// !\state_convert_inst|LessThan0~41_cout )))

	.dataa(\state_convert_inst|timer [21]),
	.datab(\state_convert_inst|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~41_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~43_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~43 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N20
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~45 (
// Equation(s):
// \state_convert_inst|LessThan0~45_cout  = CARRY((\state_convert_inst|Add0~44_combout  & ((!\state_convert_inst|LessThan0~43_cout ) # (!\state_convert_inst|timer [22]))) # (!\state_convert_inst|Add0~44_combout  & (!\state_convert_inst|timer [22] & 
// !\state_convert_inst|LessThan0~43_cout )))

	.dataa(\state_convert_inst|Add0~44_combout ),
	.datab(\state_convert_inst|timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\state_convert_inst|LessThan0~43_cout ),
	.combout(),
	.cout(\state_convert_inst|LessThan0~45_cout ));
// synopsys translate_off
defparam \state_convert_inst|LessThan0~45 .lut_mask = 16'h002B;
defparam \state_convert_inst|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N22
fiftyfivenm_lcell_comb \state_convert_inst|LessThan0~46 (
// Equation(s):
// \state_convert_inst|LessThan0~46_combout  = (\state_convert_inst|timer [23] & (\state_convert_inst|LessThan0~45_cout  & \state_convert_inst|Add0~46_combout )) # (!\state_convert_inst|timer [23] & ((\state_convert_inst|LessThan0~45_cout ) # 
// (\state_convert_inst|Add0~46_combout )))

	.dataa(gnd),
	.datab(\state_convert_inst|timer [23]),
	.datac(gnd),
	.datad(\state_convert_inst|Add0~46_combout ),
	.cin(\state_convert_inst|LessThan0~45_cout ),
	.combout(\state_convert_inst|LessThan0~46_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|LessThan0~46 .lut_mask = 16'hF330;
defparam \state_convert_inst|LessThan0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X18_Y4_N1
fiftyfivenm_io_ibuf \trig~input (
	.i(trig),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\trig~input_o ));
// synopsys translate_off
defparam \trig~input .bus_hold = "false";
defparam \trig~input .listen_to_nsleep_signal = "false";
defparam \trig~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y3_N25
dffeas \state_convert_inst|last_trigger (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\trig~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|last_trigger~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|last_trigger .is_wysiwyg = "true";
defparam \state_convert_inst|last_trigger .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
fiftyfivenm_lcell_comb \state_convert_inst|signal~0 (
// Equation(s):
// \state_convert_inst|signal~0_combout  = (\mode~input_o  & (\trig~input_o  & (!\state_convert_inst|last_trigger~q ))) # (!\mode~input_o  & (((\state_convert_inst|signal~q ))))

	.dataa(\mode~input_o ),
	.datab(\trig~input_o ),
	.datac(\state_convert_inst|last_trigger~q ),
	.datad(\state_convert_inst|signal~q ),
	.cin(gnd),
	.combout(\state_convert_inst|signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|signal~0 .lut_mask = 16'h5D08;
defparam \state_convert_inst|signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N30
fiftyfivenm_lcell_comb \state_convert_inst|signal~1 (
// Equation(s):
// \state_convert_inst|signal~1_combout  = (\state_convert_inst|always2~0_combout  & (!\state_convert_inst|LessThan0~46_combout  & ((!\state_convert_inst|Add0~48_combout )))) # (!\state_convert_inst|always2~0_combout  & 
// (((\state_convert_inst|signal~0_combout ))))

	.dataa(\state_convert_inst|LessThan0~46_combout ),
	.datab(\state_convert_inst|always2~0_combout ),
	.datac(\state_convert_inst|signal~0_combout ),
	.datad(\state_convert_inst|Add0~48_combout ),
	.cin(gnd),
	.combout(\state_convert_inst|signal~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|signal~1 .lut_mask = 16'h3074;
defparam \state_convert_inst|signal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N31
dffeas \state_convert_inst|signal (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\state_convert_inst|signal~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|signal .is_wysiwyg = "true";
defparam \state_convert_inst|signal .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \state_convert_inst|signal~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\state_convert_inst|signal~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\state_convert_inst|signal~clkctrl_outclk ));
// synopsys translate_off
defparam \state_convert_inst|signal~clkctrl .clock_type = "global clock";
defparam \state_convert_inst|signal~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X18_Y6_N22
fiftyfivenm_io_ibuf \M~input (
	.i(M),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\M~input_o ));
// synopsys translate_off
defparam \M~input .bus_hold = "false";
defparam \M~input .listen_to_nsleep_signal = "false";
defparam \M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
fiftyfivenm_lcell_comb \state_convert_inst|data~1 (
// Equation(s):
// \state_convert_inst|data~1_combout  = (\M~input_o  & (!\state_convert_inst|data [0])) # (!\M~input_o  & ((!\state_convert_inst|data [1])))

	.dataa(\M~input_o ),
	.datab(gnd),
	.datac(\state_convert_inst|data [0]),
	.datad(\state_convert_inst|data [1]),
	.cin(gnd),
	.combout(\state_convert_inst|data~1_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|data~1 .lut_mask = 16'h0A5F;
defparam \state_convert_inst|data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \state_convert_inst|data[2] (
	.clk(\state_convert_inst|signal~clkctrl_outclk ),
	.d(\state_convert_inst|data~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|data[2] .is_wysiwyg = "true";
defparam \state_convert_inst|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
fiftyfivenm_lcell_comb \state_convert_inst|WideOr21~0 (
// Equation(s):
// \state_convert_inst|WideOr21~0_combout  = (\state_convert_inst|data [1] & ((\state_convert_inst|data [2] & ((\state_convert_inst|data [0]))) # (!\state_convert_inst|data [2] & (!\M~input_o )))) # (!\state_convert_inst|data [1] & ((\M~input_o ) # 
// ((!\state_convert_inst|data [2]))))

	.dataa(\state_convert_inst|data [1]),
	.datab(\M~input_o ),
	.datac(\state_convert_inst|data [0]),
	.datad(\state_convert_inst|data [2]),
	.cin(gnd),
	.combout(\state_convert_inst|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|WideOr21~0 .lut_mask = 16'hE477;
defparam \state_convert_inst|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \state_convert_inst|data[0] (
	.clk(\state_convert_inst|signal~clkctrl_outclk ),
	.d(\state_convert_inst|WideOr21~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|data[0] .is_wysiwyg = "true";
defparam \state_convert_inst|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
fiftyfivenm_lcell_comb \state_convert_inst|data~0 (
// Equation(s):
// \state_convert_inst|data~0_combout  = (\M~input_o  & ((!\state_convert_inst|data [2]))) # (!\M~input_o  & (!\state_convert_inst|data [0]))

	.dataa(\M~input_o ),
	.datab(gnd),
	.datac(\state_convert_inst|data [0]),
	.datad(\state_convert_inst|data [2]),
	.cin(gnd),
	.combout(\state_convert_inst|data~0_combout ),
	.cout());
// synopsys translate_off
defparam \state_convert_inst|data~0 .lut_mask = 16'h05AF;
defparam \state_convert_inst|data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \state_convert_inst|data[1] (
	.clk(\state_convert_inst|signal~clkctrl_outclk ),
	.d(\state_convert_inst|data~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state_convert_inst|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \state_convert_inst|data[1] .is_wysiwyg = "true";
defparam \state_convert_inst|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|WideOr6~0 (
// Equation(s):
// \bit_3_to_seg7_inst|WideOr6~0_combout  = (\state_convert_inst|data [1] & (\state_convert_inst|data [2] $ (\state_convert_inst|data [0])))

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|WideOr6~0 .lut_mask = 16'h0CC0;
defparam \bit_3_to_seg7_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|WideOr5~0 (
// Equation(s):
// \bit_3_to_seg7_inst|WideOr5~0_combout  = (!\state_convert_inst|data [2] & (\state_convert_inst|data [1] $ (\state_convert_inst|data [0])))

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|WideOr5~0 .lut_mask = 16'h030C;
defparam \bit_3_to_seg7_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|Decoder0~0 (
// Equation(s):
// \bit_3_to_seg7_inst|Decoder0~0_combout  = (!\state_convert_inst|data [1] & (\state_convert_inst|data [2] & \state_convert_inst|data [0]))

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|Decoder0~0 .lut_mask = 16'h3000;
defparam \bit_3_to_seg7_inst|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|WideOr3~0 (
// Equation(s):
// \bit_3_to_seg7_inst|WideOr3~0_combout  = (\state_convert_inst|data [1] & (\state_convert_inst|data [2] $ (\state_convert_inst|data [0]))) # (!\state_convert_inst|data [1] & (!\state_convert_inst|data [2] & !\state_convert_inst|data [0]))

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|WideOr3~0 .lut_mask = 16'h0CC3;
defparam \bit_3_to_seg7_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|WideOr2~0 (
// Equation(s):
// \bit_3_to_seg7_inst|WideOr2~0_combout  = ((\state_convert_inst|data [1] & !\state_convert_inst|data [2])) # (!\state_convert_inst|data [0])

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|WideOr2~0 .lut_mask = 16'h0CFF;
defparam \bit_3_to_seg7_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|WideOr1~0 (
// Equation(s):
// \bit_3_to_seg7_inst|WideOr1~0_combout  = (\state_convert_inst|data [1] & (\state_convert_inst|data [2] & !\state_convert_inst|data [0])) # (!\state_convert_inst|data [1] & ((\state_convert_inst|data [2]) # (!\state_convert_inst|data [0])))

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|WideOr1~0 .lut_mask = 16'h30F3;
defparam \bit_3_to_seg7_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
fiftyfivenm_lcell_comb \bit_3_to_seg7_inst|WideOr0~0 (
// Equation(s):
// \bit_3_to_seg7_inst|WideOr0~0_combout  = (\state_convert_inst|data [1] & (\state_convert_inst|data [2])) # (!\state_convert_inst|data [1] & (!\state_convert_inst|data [2] & !\state_convert_inst|data [0]))

	.dataa(gnd),
	.datab(\state_convert_inst|data [1]),
	.datac(\state_convert_inst|data [2]),
	.datad(\state_convert_inst|data [0]),
	.cin(gnd),
	.combout(\bit_3_to_seg7_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_3_to_seg7_inst|WideOr0~0 .lut_mask = 16'hC0C3;
defparam \bit_3_to_seg7_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr6~0 (
// Equation(s):
// \speed_disp_inst|WideOr6~0_combout  = (speed[3] & (!speed[0] & (speed[2] $ (speed[1])))) # (!speed[3] & (!speed[1] & (speed[0] $ (!speed[2]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr6~0 .lut_mask = 16'h0461;
defparam \speed_disp_inst|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr5~0 (
// Equation(s):
// \speed_disp_inst|WideOr5~0_combout  = (speed[3] & ((speed[0] & (speed[2])) # (!speed[0] & ((speed[1]))))) # (!speed[3] & (speed[2] & (speed[0] $ (!speed[1]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr5~0 .lut_mask = 16'hE490;
defparam \speed_disp_inst|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr4~0 (
// Equation(s):
// \speed_disp_inst|WideOr4~0_combout  = (speed[3] & (speed[2] & ((speed[0]) # (speed[1])))) # (!speed[3] & (speed[0] & (!speed[2] & speed[1])))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr4~0 .lut_mask = 16'hC280;
defparam \speed_disp_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr3~0 (
// Equation(s):
// \speed_disp_inst|WideOr3~0_combout  = (speed[1] & ((speed[2] & ((!speed[0]))) # (!speed[2] & (speed[3] & speed[0])))) # (!speed[1] & (!speed[3] & (speed[2] $ (!speed[0]))))

	.dataa(speed[2]),
	.datab(speed[3]),
	.datac(speed[0]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr3~0 .lut_mask = 16'h4A21;
defparam \speed_disp_inst|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N20
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr2~0 (
// Equation(s):
// \speed_disp_inst|WideOr2~0_combout  = (speed[1] & (!speed[3] & (!speed[0]))) # (!speed[1] & ((speed[2] & (!speed[3])) # (!speed[2] & ((!speed[0])))))

	.dataa(speed[3]),
	.datab(speed[0]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr2~0 .lut_mask = 16'h1153;
defparam \speed_disp_inst|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y2_N6
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr1~0 (
// Equation(s):
// \speed_disp_inst|WideOr1~0_combout  = (speed[0] & (!speed[3] & (!speed[2] & speed[1]))) # (!speed[0] & (speed[3] $ (((speed[1]) # (!speed[2])))))

	.dataa(speed[3]),
	.datab(speed[0]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr1~0 .lut_mask = 16'h1521;
defparam \speed_disp_inst|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y2_N0
fiftyfivenm_lcell_comb \speed_disp_inst|WideOr0~0 (
// Equation(s):
// \speed_disp_inst|WideOr0~0_combout  = (speed[0] & ((speed[1]) # (speed[3] $ (speed[2])))) # (!speed[0] & ((speed[3]) # (speed[2] $ (speed[1]))))

	.dataa(speed[0]),
	.datab(speed[3]),
	.datac(speed[2]),
	.datad(speed[1]),
	.cin(gnd),
	.combout(\speed_disp_inst|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_disp_inst|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \speed_disp_inst|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
fiftyfivenm_lcell_comb \mode_led~reg0feeder (
// Equation(s):
// \mode_led~reg0feeder_combout  = \mode~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mode~input_o ),
	.cin(gnd),
	.combout(\mode_led~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mode_led~reg0feeder .lut_mask = 16'hFF00;
defparam \mode_led~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \mode_led~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mode_led~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mode_led~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mode_led~reg0 .is_wysiwyg = "true";
defparam \mode_led~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
fiftyfivenm_lcell_comb \check_clock_inst|Add0~0 (
// Equation(s):
// \check_clock_inst|Add0~0_combout  = \check_clock_inst|timer [0] $ (VCC)
// \check_clock_inst|Add0~1  = CARRY(\check_clock_inst|timer [0])

	.dataa(gnd),
	.datab(\check_clock_inst|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\check_clock_inst|Add0~0_combout ),
	.cout(\check_clock_inst|Add0~1 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \check_clock_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \check_clock_inst|timer[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[0] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
fiftyfivenm_lcell_comb \check_clock_inst|Add0~2 (
// Equation(s):
// \check_clock_inst|Add0~2_combout  = (\check_clock_inst|timer [1] & (!\check_clock_inst|Add0~1 )) # (!\check_clock_inst|timer [1] & ((\check_clock_inst|Add0~1 ) # (GND)))
// \check_clock_inst|Add0~3  = CARRY((!\check_clock_inst|Add0~1 ) # (!\check_clock_inst|timer [1]))

	.dataa(\check_clock_inst|timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~1 ),
	.combout(\check_clock_inst|Add0~2_combout ),
	.cout(\check_clock_inst|Add0~3 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \check_clock_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \check_clock_inst|timer[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[1] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
fiftyfivenm_lcell_comb \check_clock_inst|Add0~4 (
// Equation(s):
// \check_clock_inst|Add0~4_combout  = (\check_clock_inst|timer [2] & (\check_clock_inst|Add0~3  $ (GND))) # (!\check_clock_inst|timer [2] & (!\check_clock_inst|Add0~3  & VCC))
// \check_clock_inst|Add0~5  = CARRY((\check_clock_inst|timer [2] & !\check_clock_inst|Add0~3 ))

	.dataa(\check_clock_inst|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~3 ),
	.combout(\check_clock_inst|Add0~4_combout ),
	.cout(\check_clock_inst|Add0~5 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~4 .lut_mask = 16'hA50A;
defparam \check_clock_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \check_clock_inst|timer[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[2] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
fiftyfivenm_lcell_comb \check_clock_inst|Add0~6 (
// Equation(s):
// \check_clock_inst|Add0~6_combout  = (\check_clock_inst|timer [3] & (!\check_clock_inst|Add0~5 )) # (!\check_clock_inst|timer [3] & ((\check_clock_inst|Add0~5 ) # (GND)))
// \check_clock_inst|Add0~7  = CARRY((!\check_clock_inst|Add0~5 ) # (!\check_clock_inst|timer [3]))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~5 ),
	.combout(\check_clock_inst|Add0~6_combout ),
	.cout(\check_clock_inst|Add0~7 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \check_clock_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \check_clock_inst|timer[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[3] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
fiftyfivenm_lcell_comb \check_clock_inst|Add0~8 (
// Equation(s):
// \check_clock_inst|Add0~8_combout  = (\check_clock_inst|timer [4] & (\check_clock_inst|Add0~7  $ (GND))) # (!\check_clock_inst|timer [4] & (!\check_clock_inst|Add0~7  & VCC))
// \check_clock_inst|Add0~9  = CARRY((\check_clock_inst|timer [4] & !\check_clock_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~7 ),
	.combout(\check_clock_inst|Add0~8_combout ),
	.cout(\check_clock_inst|Add0~9 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \check_clock_inst|timer[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[4] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
fiftyfivenm_lcell_comb \check_clock_inst|Add0~10 (
// Equation(s):
// \check_clock_inst|Add0~10_combout  = (\check_clock_inst|timer [5] & (!\check_clock_inst|Add0~9 )) # (!\check_clock_inst|timer [5] & ((\check_clock_inst|Add0~9 ) # (GND)))
// \check_clock_inst|Add0~11  = CARRY((!\check_clock_inst|Add0~9 ) # (!\check_clock_inst|timer [5]))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~9 ),
	.combout(\check_clock_inst|Add0~10_combout ),
	.cout(\check_clock_inst|Add0~11 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \check_clock_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N19
dffeas \check_clock_inst|timer[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[5] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
fiftyfivenm_lcell_comb \check_clock_inst|Add0~12 (
// Equation(s):
// \check_clock_inst|Add0~12_combout  = (\check_clock_inst|timer [6] & (\check_clock_inst|Add0~11  $ (GND))) # (!\check_clock_inst|timer [6] & (!\check_clock_inst|Add0~11  & VCC))
// \check_clock_inst|Add0~13  = CARRY((\check_clock_inst|timer [6] & !\check_clock_inst|Add0~11 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~11 ),
	.combout(\check_clock_inst|Add0~12_combout ),
	.cout(\check_clock_inst|Add0~13 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~12 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N21
dffeas \check_clock_inst|timer[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[6] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
fiftyfivenm_lcell_comb \check_clock_inst|Add0~14 (
// Equation(s):
// \check_clock_inst|Add0~14_combout  = (\check_clock_inst|timer [7] & (!\check_clock_inst|Add0~13 )) # (!\check_clock_inst|timer [7] & ((\check_clock_inst|Add0~13 ) # (GND)))
// \check_clock_inst|Add0~15  = CARRY((!\check_clock_inst|Add0~13 ) # (!\check_clock_inst|timer [7]))

	.dataa(\check_clock_inst|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~13 ),
	.combout(\check_clock_inst|Add0~14_combout ),
	.cout(\check_clock_inst|Add0~15 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \check_clock_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \check_clock_inst|timer[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[7] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
fiftyfivenm_lcell_comb \check_clock_inst|Add0~16 (
// Equation(s):
// \check_clock_inst|Add0~16_combout  = (\check_clock_inst|timer [8] & (\check_clock_inst|Add0~15  $ (GND))) # (!\check_clock_inst|timer [8] & (!\check_clock_inst|Add0~15  & VCC))
// \check_clock_inst|Add0~17  = CARRY((\check_clock_inst|timer [8] & !\check_clock_inst|Add0~15 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~15 ),
	.combout(\check_clock_inst|Add0~16_combout ),
	.cout(\check_clock_inst|Add0~17 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~16 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
fiftyfivenm_lcell_comb \check_clock_inst|Add0~18 (
// Equation(s):
// \check_clock_inst|Add0~18_combout  = (\check_clock_inst|timer [9] & (!\check_clock_inst|Add0~17 )) # (!\check_clock_inst|timer [9] & ((\check_clock_inst|Add0~17 ) # (GND)))
// \check_clock_inst|Add0~19  = CARRY((!\check_clock_inst|Add0~17 ) # (!\check_clock_inst|timer [9]))

	.dataa(\check_clock_inst|timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~17 ),
	.combout(\check_clock_inst|Add0~18_combout ),
	.cout(\check_clock_inst|Add0~19 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~18 .lut_mask = 16'h5A5F;
defparam \check_clock_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
fiftyfivenm_lcell_comb \check_clock_inst|timer~8 (
// Equation(s):
// \check_clock_inst|timer~8_combout  = (\check_clock_inst|Add0~18_combout  & (((!\check_clock_inst|Equal0~4_combout ) # (!\check_clock_inst|Equal0~6_combout )) # (!\check_clock_inst|Equal0~5_combout )))

	.dataa(\check_clock_inst|Equal0~5_combout ),
	.datab(\check_clock_inst|Equal0~6_combout ),
	.datac(\check_clock_inst|Add0~18_combout ),
	.datad(\check_clock_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~8_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~8 .lut_mask = 16'h70F0;
defparam \check_clock_inst|timer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \check_clock_inst|timer[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[9] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
fiftyfivenm_lcell_comb \check_clock_inst|Add0~20 (
// Equation(s):
// \check_clock_inst|Add0~20_combout  = (\check_clock_inst|timer [10] & (\check_clock_inst|Add0~19  $ (GND))) # (!\check_clock_inst|timer [10] & (!\check_clock_inst|Add0~19  & VCC))
// \check_clock_inst|Add0~21  = CARRY((\check_clock_inst|timer [10] & !\check_clock_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~19 ),
	.combout(\check_clock_inst|Add0~20_combout ),
	.cout(\check_clock_inst|Add0~21 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~20 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \check_clock_inst|timer[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[10] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
fiftyfivenm_lcell_comb \check_clock_inst|Add0~22 (
// Equation(s):
// \check_clock_inst|Add0~22_combout  = (\check_clock_inst|timer [11] & (!\check_clock_inst|Add0~21 )) # (!\check_clock_inst|timer [11] & ((\check_clock_inst|Add0~21 ) # (GND)))
// \check_clock_inst|Add0~23  = CARRY((!\check_clock_inst|Add0~21 ) # (!\check_clock_inst|timer [11]))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~21 ),
	.combout(\check_clock_inst|Add0~22_combout ),
	.cout(\check_clock_inst|Add0~23 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~22 .lut_mask = 16'h3C3F;
defparam \check_clock_inst|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
fiftyfivenm_lcell_comb \check_clock_inst|timer~7 (
// Equation(s):
// \check_clock_inst|timer~7_combout  = (\check_clock_inst|Add0~22_combout  & (((!\check_clock_inst|Equal0~4_combout ) # (!\check_clock_inst|Equal0~6_combout )) # (!\check_clock_inst|Equal0~5_combout )))

	.dataa(\check_clock_inst|Equal0~5_combout ),
	.datab(\check_clock_inst|Equal0~6_combout ),
	.datac(\check_clock_inst|Add0~22_combout ),
	.datad(\check_clock_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~7_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~7 .lut_mask = 16'h70F0;
defparam \check_clock_inst|timer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \check_clock_inst|timer[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[11] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N0
fiftyfivenm_lcell_comb \check_clock_inst|Add0~24 (
// Equation(s):
// \check_clock_inst|Add0~24_combout  = (\check_clock_inst|timer [12] & (\check_clock_inst|Add0~23  $ (GND))) # (!\check_clock_inst|timer [12] & (!\check_clock_inst|Add0~23  & VCC))
// \check_clock_inst|Add0~25  = CARRY((\check_clock_inst|timer [12] & !\check_clock_inst|Add0~23 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~23 ),
	.combout(\check_clock_inst|Add0~24_combout ),
	.cout(\check_clock_inst|Add0~25 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~24 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
fiftyfivenm_lcell_comb \check_clock_inst|timer~6 (
// Equation(s):
// \check_clock_inst|timer~6_combout  = (\check_clock_inst|Add0~24_combout  & (((!\check_clock_inst|Equal0~4_combout ) # (!\check_clock_inst|Equal0~6_combout )) # (!\check_clock_inst|Equal0~5_combout )))

	.dataa(\check_clock_inst|Equal0~5_combout ),
	.datab(\check_clock_inst|Add0~24_combout ),
	.datac(\check_clock_inst|Equal0~6_combout ),
	.datad(\check_clock_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~6_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~6 .lut_mask = 16'h4CCC;
defparam \check_clock_inst|timer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \check_clock_inst|timer[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[12] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N2
fiftyfivenm_lcell_comb \check_clock_inst|Add0~26 (
// Equation(s):
// \check_clock_inst|Add0~26_combout  = (\check_clock_inst|timer [13] & (!\check_clock_inst|Add0~25 )) # (!\check_clock_inst|timer [13] & ((\check_clock_inst|Add0~25 ) # (GND)))
// \check_clock_inst|Add0~27  = CARRY((!\check_clock_inst|Add0~25 ) # (!\check_clock_inst|timer [13]))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~25 ),
	.combout(\check_clock_inst|Add0~26_combout ),
	.cout(\check_clock_inst|Add0~27 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~26 .lut_mask = 16'h3C3F;
defparam \check_clock_inst|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y3_N3
dffeas \check_clock_inst|timer[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[13] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
fiftyfivenm_lcell_comb \check_clock_inst|Add0~28 (
// Equation(s):
// \check_clock_inst|Add0~28_combout  = (\check_clock_inst|timer [14] & (\check_clock_inst|Add0~27  $ (GND))) # (!\check_clock_inst|timer [14] & (!\check_clock_inst|Add0~27  & VCC))
// \check_clock_inst|Add0~29  = CARRY((\check_clock_inst|timer [14] & !\check_clock_inst|Add0~27 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~27 ),
	.combout(\check_clock_inst|Add0~28_combout ),
	.cout(\check_clock_inst|Add0~29 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~28 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y3_N5
dffeas \check_clock_inst|timer[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[14] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
fiftyfivenm_lcell_comb \check_clock_inst|Add0~30 (
// Equation(s):
// \check_clock_inst|Add0~30_combout  = (\check_clock_inst|timer [15] & (!\check_clock_inst|Add0~29 )) # (!\check_clock_inst|timer [15] & ((\check_clock_inst|Add0~29 ) # (GND)))
// \check_clock_inst|Add0~31  = CARRY((!\check_clock_inst|Add0~29 ) # (!\check_clock_inst|timer [15]))

	.dataa(\check_clock_inst|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~29 ),
	.combout(\check_clock_inst|Add0~30_combout ),
	.cout(\check_clock_inst|Add0~31 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~30 .lut_mask = 16'h5A5F;
defparam \check_clock_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \check_clock_inst|timer[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[15] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
fiftyfivenm_lcell_comb \check_clock_inst|Add0~32 (
// Equation(s):
// \check_clock_inst|Add0~32_combout  = (\check_clock_inst|timer [16] & (\check_clock_inst|Add0~31  $ (GND))) # (!\check_clock_inst|timer [16] & (!\check_clock_inst|Add0~31  & VCC))
// \check_clock_inst|Add0~33  = CARRY((\check_clock_inst|timer [16] & !\check_clock_inst|Add0~31 ))

	.dataa(\check_clock_inst|timer [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~31 ),
	.combout(\check_clock_inst|Add0~32_combout ),
	.cout(\check_clock_inst|Add0~33 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~32 .lut_mask = 16'hA50A;
defparam \check_clock_inst|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
fiftyfivenm_lcell_comb \check_clock_inst|timer~10 (
// Equation(s):
// \check_clock_inst|timer~10_combout  = (\check_clock_inst|Add0~32_combout  & (((!\check_clock_inst|Equal0~5_combout ) # (!\check_clock_inst|Equal0~6_combout )) # (!\check_clock_inst|Equal0~4_combout )))

	.dataa(\check_clock_inst|Equal0~4_combout ),
	.datab(\check_clock_inst|Equal0~6_combout ),
	.datac(\check_clock_inst|Add0~32_combout ),
	.datad(\check_clock_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~10_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~10 .lut_mask = 16'h70F0;
defparam \check_clock_inst|timer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \check_clock_inst|timer[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[16] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
fiftyfivenm_lcell_comb \check_clock_inst|Add0~34 (
// Equation(s):
// \check_clock_inst|Add0~34_combout  = (\check_clock_inst|timer [17] & (!\check_clock_inst|Add0~33 )) # (!\check_clock_inst|timer [17] & ((\check_clock_inst|Add0~33 ) # (GND)))
// \check_clock_inst|Add0~35  = CARRY((!\check_clock_inst|Add0~33 ) # (!\check_clock_inst|timer [17]))

	.dataa(\check_clock_inst|timer [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~33 ),
	.combout(\check_clock_inst|Add0~34_combout ),
	.cout(\check_clock_inst|Add0~35 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~34 .lut_mask = 16'h5A5F;
defparam \check_clock_inst|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N12
fiftyfivenm_lcell_comb \check_clock_inst|Add0~36 (
// Equation(s):
// \check_clock_inst|Add0~36_combout  = (\check_clock_inst|timer [18] & (\check_clock_inst|Add0~35  $ (GND))) # (!\check_clock_inst|timer [18] & (!\check_clock_inst|Add0~35  & VCC))
// \check_clock_inst|Add0~37  = CARRY((\check_clock_inst|timer [18] & !\check_clock_inst|Add0~35 ))

	.dataa(\check_clock_inst|timer [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~35 ),
	.combout(\check_clock_inst|Add0~36_combout ),
	.cout(\check_clock_inst|Add0~37 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~36 .lut_mask = 16'hA50A;
defparam \check_clock_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
fiftyfivenm_lcell_comb \check_clock_inst|timer~12 (
// Equation(s):
// \check_clock_inst|timer~12_combout  = (\check_clock_inst|Add0~36_combout  & (((!\check_clock_inst|Equal0~6_combout ) # (!\check_clock_inst|Equal0~4_combout )) # (!\check_clock_inst|Equal0~5_combout )))

	.dataa(\check_clock_inst|Equal0~5_combout ),
	.datab(\check_clock_inst|Equal0~4_combout ),
	.datac(\check_clock_inst|Equal0~6_combout ),
	.datad(\check_clock_inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~12_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~12 .lut_mask = 16'h7F00;
defparam \check_clock_inst|timer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N27
dffeas \check_clock_inst|timer[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[18] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N14
fiftyfivenm_lcell_comb \check_clock_inst|Add0~38 (
// Equation(s):
// \check_clock_inst|Add0~38_combout  = (\check_clock_inst|timer [19] & (!\check_clock_inst|Add0~37 )) # (!\check_clock_inst|timer [19] & ((\check_clock_inst|Add0~37 ) # (GND)))
// \check_clock_inst|Add0~39  = CARRY((!\check_clock_inst|Add0~37 ) # (!\check_clock_inst|timer [19]))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~37 ),
	.combout(\check_clock_inst|Add0~38_combout ),
	.cout(\check_clock_inst|Add0~39 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~38 .lut_mask = 16'h3C3F;
defparam \check_clock_inst|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y3_N15
dffeas \check_clock_inst|timer[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[19] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
fiftyfivenm_lcell_comb \check_clock_inst|Add0~40 (
// Equation(s):
// \check_clock_inst|Add0~40_combout  = (\check_clock_inst|timer [20] & (\check_clock_inst|Add0~39  $ (GND))) # (!\check_clock_inst|timer [20] & (!\check_clock_inst|Add0~39  & VCC))
// \check_clock_inst|Add0~41  = CARRY((\check_clock_inst|timer [20] & !\check_clock_inst|Add0~39 ))

	.dataa(\check_clock_inst|timer [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~39 ),
	.combout(\check_clock_inst|Add0~40_combout ),
	.cout(\check_clock_inst|Add0~41 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~40 .lut_mask = 16'hA50A;
defparam \check_clock_inst|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
fiftyfivenm_lcell_comb \check_clock_inst|timer~13 (
// Equation(s):
// \check_clock_inst|timer~13_combout  = (\check_clock_inst|Add0~40_combout  & (((!\check_clock_inst|Equal0~6_combout ) # (!\check_clock_inst|Equal0~4_combout )) # (!\check_clock_inst|Equal0~5_combout )))

	.dataa(\check_clock_inst|Equal0~5_combout ),
	.datab(\check_clock_inst|Equal0~4_combout ),
	.datac(\check_clock_inst|Equal0~6_combout ),
	.datad(\check_clock_inst|Add0~40_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~13_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~13 .lut_mask = 16'h7F00;
defparam \check_clock_inst|timer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \check_clock_inst|timer[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[20] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
fiftyfivenm_lcell_comb \check_clock_inst|Add0~42 (
// Equation(s):
// \check_clock_inst|Add0~42_combout  = (\check_clock_inst|timer [21] & (!\check_clock_inst|Add0~41 )) # (!\check_clock_inst|timer [21] & ((\check_clock_inst|Add0~41 ) # (GND)))
// \check_clock_inst|Add0~43  = CARRY((!\check_clock_inst|Add0~41 ) # (!\check_clock_inst|timer [21]))

	.dataa(\check_clock_inst|timer [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~41 ),
	.combout(\check_clock_inst|Add0~42_combout ),
	.cout(\check_clock_inst|Add0~43 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~42 .lut_mask = 16'h5A5F;
defparam \check_clock_inst|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
fiftyfivenm_lcell_comb \check_clock_inst|timer~14 (
// Equation(s):
// \check_clock_inst|timer~14_combout  = (\check_clock_inst|Add0~42_combout  & (((!\check_clock_inst|Equal0~6_combout ) # (!\check_clock_inst|Equal0~5_combout )) # (!\check_clock_inst|Equal0~4_combout )))

	.dataa(\check_clock_inst|Equal0~4_combout ),
	.datab(\check_clock_inst|Equal0~5_combout ),
	.datac(\check_clock_inst|Equal0~6_combout ),
	.datad(\check_clock_inst|Add0~42_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~14_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~14 .lut_mask = 16'h7F00;
defparam \check_clock_inst|timer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N27
dffeas \check_clock_inst|timer[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[21] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
fiftyfivenm_lcell_comb \check_clock_inst|Add0~44 (
// Equation(s):
// \check_clock_inst|Add0~44_combout  = (\check_clock_inst|timer [22] & (\check_clock_inst|Add0~43  $ (GND))) # (!\check_clock_inst|timer [22] & (!\check_clock_inst|Add0~43  & VCC))
// \check_clock_inst|Add0~45  = CARRY((\check_clock_inst|timer [22] & !\check_clock_inst|Add0~43 ))

	.dataa(gnd),
	.datab(\check_clock_inst|timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\check_clock_inst|Add0~43 ),
	.combout(\check_clock_inst|Add0~44_combout ),
	.cout(\check_clock_inst|Add0~45 ));
// synopsys translate_off
defparam \check_clock_inst|Add0~44 .lut_mask = 16'hC30C;
defparam \check_clock_inst|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y3_N21
dffeas \check_clock_inst|timer[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[22] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
fiftyfivenm_lcell_comb \check_clock_inst|Add0~46 (
// Equation(s):
// \check_clock_inst|Add0~46_combout  = \check_clock_inst|timer [23] $ (\check_clock_inst|Add0~45 )

	.dataa(\check_clock_inst|timer [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\check_clock_inst|Add0~45 ),
	.combout(\check_clock_inst|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Add0~46 .lut_mask = 16'h5A5A;
defparam \check_clock_inst|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
fiftyfivenm_lcell_comb \check_clock_inst|timer~15 (
// Equation(s):
// \check_clock_inst|timer~15_combout  = (\check_clock_inst|Add0~46_combout  & (((!\check_clock_inst|Equal0~4_combout ) # (!\check_clock_inst|Equal0~5_combout )) # (!\check_clock_inst|Equal0~6_combout )))

	.dataa(\check_clock_inst|Equal0~6_combout ),
	.datab(\check_clock_inst|Equal0~5_combout ),
	.datac(\check_clock_inst|Add0~46_combout ),
	.datad(\check_clock_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~15_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~15 .lut_mask = 16'h70F0;
defparam \check_clock_inst|timer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \check_clock_inst|timer[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[23] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~6 (
// Equation(s):
// \check_clock_inst|Equal0~6_combout  = (\check_clock_inst|timer [21] & (\check_clock_inst|timer [20] & (!\check_clock_inst|timer [22] & \check_clock_inst|timer [23])))

	.dataa(\check_clock_inst|timer [21]),
	.datab(\check_clock_inst|timer [20]),
	.datac(\check_clock_inst|timer [22]),
	.datad(\check_clock_inst|timer [23]),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~6 .lut_mask = 16'h0800;
defparam \check_clock_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
fiftyfivenm_lcell_comb \check_clock_inst|timer~11 (
// Equation(s):
// \check_clock_inst|timer~11_combout  = (\check_clock_inst|Add0~34_combout  & (((!\check_clock_inst|Equal0~5_combout ) # (!\check_clock_inst|Equal0~6_combout )) # (!\check_clock_inst|Equal0~4_combout )))

	.dataa(\check_clock_inst|Equal0~4_combout ),
	.datab(\check_clock_inst|Equal0~6_combout ),
	.datac(\check_clock_inst|Add0~34_combout ),
	.datad(\check_clock_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~11_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~11 .lut_mask = 16'h70F0;
defparam \check_clock_inst|timer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \check_clock_inst|timer[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[17] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~5 (
// Equation(s):
// \check_clock_inst|Equal0~5_combout  = (\check_clock_inst|timer [17] & (!\check_clock_inst|timer [19] & (\check_clock_inst|timer [18] & \check_clock_inst|timer [16])))

	.dataa(\check_clock_inst|timer [17]),
	.datab(\check_clock_inst|timer [19]),
	.datac(\check_clock_inst|timer [18]),
	.datad(\check_clock_inst|timer [16]),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~5 .lut_mask = 16'h2000;
defparam \check_clock_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N2
fiftyfivenm_lcell_comb \check_clock_inst|timer~9 (
// Equation(s):
// \check_clock_inst|timer~9_combout  = (\check_clock_inst|Add0~16_combout  & (((!\check_clock_inst|Equal0~4_combout ) # (!\check_clock_inst|Equal0~6_combout )) # (!\check_clock_inst|Equal0~5_combout )))

	.dataa(\check_clock_inst|Equal0~5_combout ),
	.datab(\check_clock_inst|Add0~16_combout ),
	.datac(\check_clock_inst|Equal0~6_combout ),
	.datad(\check_clock_inst|Equal0~4_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|timer~9_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|timer~9 .lut_mask = 16'h4CCC;
defparam \check_clock_inst|timer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N3
dffeas \check_clock_inst|timer[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|timer~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|timer[8] .is_wysiwyg = "true";
defparam \check_clock_inst|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~1 (
// Equation(s):
// \check_clock_inst|Equal0~1_combout  = (\check_clock_inst|timer [7] & (\check_clock_inst|timer [5] & (!\check_clock_inst|timer [8] & \check_clock_inst|timer [6])))

	.dataa(\check_clock_inst|timer [7]),
	.datab(\check_clock_inst|timer [5]),
	.datac(\check_clock_inst|timer [8]),
	.datad(\check_clock_inst|timer [6]),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~1 .lut_mask = 16'h0800;
defparam \check_clock_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~0 (
// Equation(s):
// \check_clock_inst|Equal0~0_combout  = (\check_clock_inst|timer [9] & (\check_clock_inst|timer [11] & (!\check_clock_inst|timer [10] & \check_clock_inst|timer [12])))

	.dataa(\check_clock_inst|timer [9]),
	.datab(\check_clock_inst|timer [11]),
	.datac(\check_clock_inst|timer [10]),
	.datad(\check_clock_inst|timer [12]),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~0 .lut_mask = 16'h0800;
defparam \check_clock_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~3 (
// Equation(s):
// \check_clock_inst|Equal0~3_combout  = (!\check_clock_inst|timer [15] & (\check_clock_inst|timer [0] & (!\check_clock_inst|timer [13] & !\check_clock_inst|timer [14])))

	.dataa(\check_clock_inst|timer [15]),
	.datab(\check_clock_inst|timer [0]),
	.datac(\check_clock_inst|timer [13]),
	.datad(\check_clock_inst|timer [14]),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~3 .lut_mask = 16'h0004;
defparam \check_clock_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~2 (
// Equation(s):
// \check_clock_inst|Equal0~2_combout  = (\check_clock_inst|timer [3] & (\check_clock_inst|timer [2] & (\check_clock_inst|timer [1] & \check_clock_inst|timer [4])))

	.dataa(\check_clock_inst|timer [3]),
	.datab(\check_clock_inst|timer [2]),
	.datac(\check_clock_inst|timer [1]),
	.datad(\check_clock_inst|timer [4]),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~2 .lut_mask = 16'h8000;
defparam \check_clock_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
fiftyfivenm_lcell_comb \check_clock_inst|Equal0~4 (
// Equation(s):
// \check_clock_inst|Equal0~4_combout  = (\check_clock_inst|Equal0~1_combout  & (\check_clock_inst|Equal0~0_combout  & (\check_clock_inst|Equal0~3_combout  & \check_clock_inst|Equal0~2_combout )))

	.dataa(\check_clock_inst|Equal0~1_combout ),
	.datab(\check_clock_inst|Equal0~0_combout ),
	.datac(\check_clock_inst|Equal0~3_combout ),
	.datad(\check_clock_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|Equal0~4 .lut_mask = 16'h8000;
defparam \check_clock_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
fiftyfivenm_lcell_comb \check_clock_inst|clk_led~0 (
// Equation(s):
// \check_clock_inst|clk_led~0_combout  = \check_clock_inst|clk_led~q  $ (((\check_clock_inst|Equal0~4_combout  & (\check_clock_inst|Equal0~6_combout  & \check_clock_inst|Equal0~5_combout ))))

	.dataa(\check_clock_inst|Equal0~4_combout ),
	.datab(\check_clock_inst|Equal0~6_combout ),
	.datac(\check_clock_inst|clk_led~q ),
	.datad(\check_clock_inst|Equal0~5_combout ),
	.cin(gnd),
	.combout(\check_clock_inst|clk_led~0_combout ),
	.cout());
// synopsys translate_off
defparam \check_clock_inst|clk_led~0 .lut_mask = 16'h78F0;
defparam \check_clock_inst|clk_led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N29
dffeas \check_clock_inst|clk_led (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\check_clock_inst|clk_led~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\check_clock_inst|clk_led~q ),
	.prn(vcc));
// synopsys translate_off
defparam \check_clock_inst|clk_led .is_wysiwyg = "true";
defparam \check_clock_inst|clk_led .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y8_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(vcc),
	.se(vcc),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

assign seg7_out[0] = \seg7_out[0]~output_o ;

assign seg7_out[1] = \seg7_out[1]~output_o ;

assign seg7_out[2] = \seg7_out[2]~output_o ;

assign seg7_out[3] = \seg7_out[3]~output_o ;

assign seg7_out[4] = \seg7_out[4]~output_o ;

assign seg7_out[5] = \seg7_out[5]~output_o ;

assign seg7_out[6] = \seg7_out[6]~output_o ;

assign speed_disp[0] = \speed_disp[0]~output_o ;

assign speed_disp[1] = \speed_disp[1]~output_o ;

assign speed_disp[2] = \speed_disp[2]~output_o ;

assign speed_disp[3] = \speed_disp[3]~output_o ;

assign speed_disp[4] = \speed_disp[4]~output_o ;

assign speed_disp[5] = \speed_disp[5]~output_o ;

assign speed_disp[6] = \speed_disp[6]~output_o ;

assign mode_led = \mode_led~output_o ;

assign seg_en[0] = \seg_en[0]~output_o ;

assign seg_en[1] = \seg_en[1]~output_o ;

assign state_led[0] = \state_led[0]~output_o ;

assign state_led[1] = \state_led[1]~output_o ;

assign state_led[2] = \state_led[2]~output_o ;

assign btn_led[0] = \btn_led[0]~output_o ;

assign btn_led[1] = \btn_led[1]~output_o ;

assign btn_led[2] = \btn_led[2]~output_o ;

assign btn_led[3] = \btn_led[3]~output_o ;

assign btn_led[4] = \btn_led[4]~output_o ;

assign btn_led[5] = \btn_led[5]~output_o ;

assign clk_led = \clk_led~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_G1,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_J1,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_H5,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_E8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_D6,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_E6,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
