Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 11:32:04 2023
| Host         : DESKTOP-LCJND1O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blackjack_timing_summary_routed.rpt -pb blackjack_timing_summary_routed.pb -rpx blackjack_timing_summary_routed.rpx -warn_on_violation
| Design       : blackjack
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
 9999998.000         0.000                      0                    7         0.383         0.000                      0                    7   4999999.000         0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 4999999.888}          9999999.776     0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin    9999998.000         0.000                      0                    7         0.383         0.000                      0                    7   4999999.000         0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  9999998.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999999.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            FSM_sequential_cou_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.642ns (30.900%)  route 1.436ns (69.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.847     5.921    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.439 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           1.436     7.874    cou[0]
    SLICE_X112Y76        LUT1 (Prop_lut1_I0_O)        0.124     7.998 r  FSM_sequential_cou[0]_i_1/O
                         net (fo=1, routed)           0.000     7.998    cou__0[0]
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.671 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
                         clock pessimism              0.485 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)        0.077 10000005.000    FSM_sequential_cou_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            FSM_sequential_cou_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.642ns (26.192%)  route 1.809ns (73.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.446 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=6, routed)           1.809     8.255    cou[1]
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.124     8.379 r  FSM_sequential_cou[1]_i_1/O
                         net (fo=1, routed)           0.000     8.379    cou__0[1]
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.676 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
                         clock pessimism              0.487 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.077 10000005.000    FSM_sequential_cou_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.642ns (31.020%)  route 1.428ns (68.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.847     5.921    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.439 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           1.428     7.866    cou[0]
    SLICE_X112Y76        LUT2 (Prop_lut2_I0_O)        0.124     7.990 r  ar[11]_i_1/O
                         net (fo=1, routed)           0.000     7.990    ar[11]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.671 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[11]/C
                         clock pessimism              0.485 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)        0.081 10000005.000    ar_reg[11]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.642ns (26.277%)  route 1.801ns (73.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.446 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=6, routed)           1.801     8.247    cou[1]
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.124     8.371 r  ar[2]_i_1/O
                         net (fo=1, routed)           0.000     8.371    ar[2]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.676 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[2]/C
                         clock pessimism              0.487 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.081 10000005.000    ar_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.664ns (26.848%)  route 1.809ns (73.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.446 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=6, routed)           1.809     8.255    cou[1]
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.146     8.401 r  ar[5]_i_1/O
                         net (fo=1, routed)           0.000     8.401    ar[5]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.676 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/C
                         clock pessimism              0.487 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.118 10000005.000    ar_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.670ns (27.113%)  route 1.801ns (72.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.446 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=6, routed)           1.801     8.247    cou[1]
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.152     8.399 r  ar[7]_i_1/O
                         net (fo=1, routed)           0.000     8.399    ar[7]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.676 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/C
                         clock pessimism              0.487 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y81        FDRE (Setup_fdre_C_D)        0.118 10000005.000    ar_reg[7]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (sys_clk_pin rise@10000000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.670ns (31.940%)  route 1.428ns (68.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 10000005.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.847     5.921    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.439 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           1.428     7.866    cou[0]
    SLICE_X112Y76        LUT2 (Prop_lut2_I0_O)        0.152     8.018 r  ar[8]_i_1/O
                         net (fo=1, routed)           0.000     8.018    ar[8]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ar_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  10000000.000 10000000.000 r  
    H16                                               0.000 10000000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 10000001.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 10000003.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000003.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.671 10000005.000    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[8]/C
                         clock pessimism              0.485 10000005.000    
                         clock uncertainty           -0.035 10000005.000    
    SLICE_X112Y76        FDRE (Setup_fdre_C_D)        0.118 10000005.000    ar_reg[8]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                              9999998.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.207ns (39.671%)  route 0.315ns (60.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.629     1.715    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     1.879 f  FSM_sequential_cou_reg[1]/Q
                         net (fo=6, routed)           0.315     2.194    cou[1]
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.043     2.237 r  ar[8]_i_1/O
                         net (fo=1, routed)           0.000     2.237    ar[8]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ar_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[8]/C
                         clock pessimism             -0.512     1.723    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.131     1.854    ar_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.901%)  route 0.315ns (60.099%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.629     1.715    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     1.879 f  FSM_sequential_cou_reg[1]/Q
                         net (fo=6, routed)           0.315     2.194    cou[1]
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.045     2.239 r  ar[11]_i_1/O
                         net (fo=1, routed)           0.000     2.239    ar[11]_i_1_n_0
    SLICE_X112Y76        FDRE                                         r  ar_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[11]/C
                         clock pessimism             -0.512     1.723    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.121     1.844    ar_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.668%)  route 0.632ns (75.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           0.632     2.506    cou[0]
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.043     2.549 r  ar[5]_i_1/O
                         net (fo=1, routed)           0.000     2.549    ar[5]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.131     1.860    ar_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.668%)  route 0.632ns (75.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           0.632     2.506    cou[0]
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.043     2.549 r  ar[7]_i_1/O
                         net (fo=1, routed)           0.000     2.549    ar[7]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.131     1.860    ar_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.209ns (24.847%)  route 0.632ns (75.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           0.632     2.506    cou[0]
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.045     2.551 r  ar[2]_i_1/O
                         net (fo=1, routed)           0.000     2.551    ar[2]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  ar_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[2]/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.121     1.850    ar_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            FSM_sequential_cou_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.209ns (24.847%)  route 0.632ns (75.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           0.632     2.506    cou[0]
    SLICE_X112Y81        LUT2 (Prop_lut2_I0_O)        0.045     2.551 r  FSM_sequential_cou[1]_i_1/O
                         net (fo=1, routed)           0.000     2.551    cou__0[1]
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.899     2.241    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  FSM_sequential_cou_reg[1]/C
                         clock pessimism             -0.512     1.729    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.120     1.849    FSM_sequential_cou_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            FSM_sequential_cou_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.209ns (24.980%)  route 0.628ns (75.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 f  FSM_sequential_cou_reg[0]/Q
                         net (fo=7, routed)           0.628     2.502    cou[0]
    SLICE_X112Y76        LUT1 (Prop_lut1_I0_O)        0.045     2.547 r  FSM_sequential_cou[0]_i_1/O
                         net (fo=1, routed)           0.000     2.547    cou__0[0]
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.893     2.235    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  FSM_sequential_cou_reg[0]/C
                         clock pessimism             -0.525     1.710    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.120     1.830    FSM_sequential_cou_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.717    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         9999999.776  9999997.914  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y76   FSM_sequential_cou_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y81   FSM_sequential_cou_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y76   ar_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y81   ar_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y81   ar_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y81   ar_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X112Y76   ar_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y76   FSM_sequential_cou_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y81   FSM_sequential_cou_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y76   ar_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y81   ar_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y81   ar_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y81   ar_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y76   ar_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X112Y76   FSM_sequential_cou_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X112Y81   FSM_sequential_cou_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X112Y76   ar_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y76   FSM_sequential_cou_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y81   FSM_sequential_cou_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y76   ar_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y81   ar_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y81   ar_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y81   ar_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X112Y76   ar_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y76   FSM_sequential_cou_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y81   FSM_sequential_cou_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X112Y76   ar_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 4.221ns (64.717%)  route 2.301ns (35.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.847     5.921    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.478     6.399 r  ar_reg[8]/Q
                         net (fo=1, routed)           2.301     8.700    ar_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.743    12.443 r  ar_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.443    ar[8]
    V17                                                               r  ar[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.201ns  (logic 4.142ns (66.786%)  route 2.060ns (33.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.518     6.446 r  ar_reg[2]/Q
                         net (fo=1, routed)           2.060     8.505    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.624    12.129 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.129    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 4.046ns (65.174%)  route 2.162ns (34.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.847     5.921    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.518     6.439 r  ar_reg[11]/Q
                         net (fo=1, routed)           2.162     8.601    ar_OBUF[11]
    R17                  OBUF (Prop_obuf_I_O)         3.528    12.129 r  ar_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.129    ar[11]
    R17                                                               r  ar[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.139ns  (logic 4.227ns (68.860%)  route 1.912ns (31.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.478     6.406 r  ar_reg[5]/Q
                         net (fo=1, routed)           1.912     8.317    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.749    12.067 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.067    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 4.258ns (71.913%)  route 1.663ns (28.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.854     5.928    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.478     6.406 r  ar_reg[7]/Q
                         net (fo=1, routed)           1.663     8.069    ar_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         3.780    11.849 r  ar_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.849    ar[7]
    U17                                                               r  ar[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.505ns (82.017%)  route 0.330ns (17.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.629     1.715    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.148     1.863 r  ar_reg[7]/Q
                         net (fo=1, routed)           0.330     2.193    ar_OBUF[7]
    U17                  OBUF (Prop_obuf_I_O)         1.357     3.550 r  ar_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.550    ar[7]
    U17                                                               r  ar[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.480ns (77.051%)  route 0.441ns (22.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.629     1.715    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.148     1.863 r  ar_reg[5]/Q
                         net (fo=1, routed)           0.441     2.304    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.332     3.636 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.636    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.393ns (71.032%)  route 0.568ns (28.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  ar_reg[11]/Q
                         net (fo=1, routed)           0.568     2.442    ar_OBUF[11]
    R17                  OBUF (Prop_obuf_I_O)         1.229     3.671 r  ar_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.671    ar[11]
    R17                                                               r  ar[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.488ns (74.743%)  route 0.503ns (25.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.629     1.715    clk_IBUF_BUFG
    SLICE_X112Y81        FDRE                                         r  ar_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y81        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  ar_reg[2]/Q
                         net (fo=1, routed)           0.503     2.382    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         1.324     3.706 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.706    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            ar[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.468ns (70.105%)  route 0.626ns (29.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.624     1.710    clk_IBUF_BUFG
    SLICE_X112Y76        FDRE                                         r  ar_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.148     1.858 r  ar_reg[8]/Q
                         net (fo=1, routed)           0.626     2.484    ar_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         1.320     3.805 r  ar_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.805    ar[8]
    V17                                                               r  ar[8] (OUT)
  -------------------------------------------------------------------    -------------------





