<paper id="1964664539"><title>Derivation of Minimal Test Sets for Monotonic Logic Circuits</title><year>1973</year><authors><author org="Department of Computer Science, The University of Iowa, Iowa city, Iowa#TAB#" id="2661850707">Ramaswami Dandapani</author></authors><n_citation>18</n_citation><doc_type>Journal</doc_type><references><reference>1609370892</reference><reference>2030360623</reference><reference>2059722774</reference></references><venue id="157670870" type="J">IEEE Transactions on Computers</venue><doi>10.1109/TC.1973.5009131</doi><keywords><keyword weight="0.48271">Stuck-at fault</keyword><keyword weight="0.4552">Discrete mathematics</keyword><keyword weight="0.52874">Monotonic function</keyword><keyword weight="0.46827">Logic gate</keyword><keyword weight="0.52069">Vertex (geometry)</keyword><keyword weight="0.42799">Fault detection and isolation</keyword><keyword weight="0.45229">Probability density function</keyword><keyword weight="0.40281">Mathematics</keyword></keywords><publisher>IEEE</publisher><abstract>It is shown that the number of maximal false vertices and minimal true vertices is the minimum number of tests required to detect all s-a-1 and s-a-0 faults in any irredundant two-level realization of a 2-monotonic function.</abstract></paper>