Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Apr 13 11:00:56 2022
| Host         : Eleclab86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AHBliteTop_timing_summary_routed.rpt -rpx AHBliteTop_timing_summary_routed.rpx
| Design       : AHBliteTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.025        0.000                      0                 4634        0.048        0.000                      0                 4634        3.000        0.000                       0                  1603  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.025        0.000                      0                 3793        0.048        0.000                      0                 3793        9.500        0.000                       0                  1599  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.066        0.000                      0                  841        1.294        0.000                      0                  841  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.143ns  (logic 5.118ns (29.854%)  route 12.025ns (70.146%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.714    -2.333    cpu/u_logic/HCLK
    SLICE_X83Y104        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.961     0.084    cpu/u_logic/Sgj2z4
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.150     0.234 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.945     1.179    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326     1.505 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.312     1.816    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.940 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.686     2.626    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124     2.750 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.707     3.457    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X64Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.623     4.204    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.328 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.662     4.990    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.890     6.004    cpu/u_logic/p_1_in[3]
    SLICE_X61Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.389 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.389    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.503    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.617    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.731    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  cpu/u_logic/HADDR[18]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.845    cpu/u_logic/HADDR[18]_INST_0_i_15_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  cpu/u_logic/HADDR[22]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.589     7.768    cpu/u_logic/p_1_in1_in[19]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     8.604 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.604    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.721    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.832     9.868    cpu/u_logic/p_0_in52_in
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.307    10.175 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.756    10.931    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.118    11.049 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.656    11.704    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.326    12.030 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.636    12.666    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.790 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=5, routed)           0.613    13.404    RAM/HTRANS[0]
    SLICE_X66Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.528 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.523    14.050    RAM/active
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.636    14.810    RAM/rConflict[3]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  RAM/rConflict_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.495    17.957    RAM/clk_out1
    SLICE_X66Y75         FDRE                                         r  RAM/rConflict_reg[0]/C
                         clock pessimism             -0.509    17.448    
                         clock uncertainty           -0.089    17.360    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524    16.836    RAM/rConflict_reg[0]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.143ns  (logic 5.118ns (29.854%)  route 12.025ns (70.146%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.714    -2.333    cpu/u_logic/HCLK
    SLICE_X83Y104        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.961     0.084    cpu/u_logic/Sgj2z4
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.150     0.234 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.945     1.179    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326     1.505 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.312     1.816    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.940 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.686     2.626    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124     2.750 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.707     3.457    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X64Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.623     4.204    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.328 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.662     4.990    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.890     6.004    cpu/u_logic/p_1_in[3]
    SLICE_X61Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.389 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.389    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.503    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.617    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.731    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  cpu/u_logic/HADDR[18]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.845    cpu/u_logic/HADDR[18]_INST_0_i_15_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  cpu/u_logic/HADDR[22]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.589     7.768    cpu/u_logic/p_1_in1_in[19]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     8.604 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.604    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.721    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.832     9.868    cpu/u_logic/p_0_in52_in
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.307    10.175 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.756    10.931    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.118    11.049 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.656    11.704    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.326    12.030 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.636    12.666    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.790 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=5, routed)           0.613    13.404    RAM/HTRANS[0]
    SLICE_X66Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.528 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.523    14.050    RAM/active
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.636    14.810    RAM/rConflict[3]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  RAM/rConflict_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.495    17.957    RAM/clk_out1
    SLICE_X66Y75         FDRE                                         r  RAM/rConflict_reg[1]/C
                         clock pessimism             -0.509    17.448    
                         clock uncertainty           -0.089    17.360    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524    16.836    RAM/rConflict_reg[1]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.143ns  (logic 5.118ns (29.854%)  route 12.025ns (70.146%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.043ns = ( 17.957 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.714    -2.333    cpu/u_logic/HCLK
    SLICE_X83Y104        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.961     0.084    cpu/u_logic/Sgj2z4
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.150     0.234 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.945     1.179    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326     1.505 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.312     1.816    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.940 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.686     2.626    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124     2.750 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.707     3.457    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X64Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.623     4.204    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.328 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.662     4.990    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.890     6.004    cpu/u_logic/p_1_in[3]
    SLICE_X61Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.389 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.389    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.503    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.617    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.731    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  cpu/u_logic/HADDR[18]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.845    cpu/u_logic/HADDR[18]_INST_0_i_15_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  cpu/u_logic/HADDR[22]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.589     7.768    cpu/u_logic/p_1_in1_in[19]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     8.604 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.604    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.721    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.832     9.868    cpu/u_logic/p_0_in52_in
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.307    10.175 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.756    10.931    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.118    11.049 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.656    11.704    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.326    12.030 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.636    12.666    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.790 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=5, routed)           0.613    13.404    RAM/HTRANS[0]
    SLICE_X66Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.528 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.523    14.050    RAM/active
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.636    14.810    RAM/rConflict[3]_i_1_n_0
    SLICE_X66Y75         FDRE                                         r  RAM/rConflict_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.495    17.957    RAM/clk_out1
    SLICE_X66Y75         FDRE                                         r  RAM/rConflict_reg[3]/C
                         clock pessimism             -0.509    17.448    
                         clock uncertainty           -0.089    17.360    
    SLICE_X66Y75         FDRE (Setup_fdre_C_R)       -0.524    16.836    RAM/rConflict_reg[3]
  -------------------------------------------------------------------
                         required time                         16.836    
                         arrival time                         -14.810    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rConflict_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 5.118ns (30.041%)  route 11.919ns (69.959%))
  Logic Levels:           22  (CARRY4=9 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 17.959 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.714    -2.333    cpu/u_logic/HCLK
    SLICE_X83Y104        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.961     0.084    cpu/u_logic/Sgj2z4
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.150     0.234 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.945     1.179    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326     1.505 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.312     1.816    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.940 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.686     2.626    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124     2.750 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.707     3.457    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X64Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.623     4.204    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.328 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.662     4.990    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.890     6.004    cpu/u_logic/p_1_in[3]
    SLICE_X61Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.389 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.389    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.503    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.617    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.731    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  cpu/u_logic/HADDR[18]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.845    cpu/u_logic/HADDR[18]_INST_0_i_15_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  cpu/u_logic/HADDR[22]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.589     7.768    cpu/u_logic/p_1_in1_in[19]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     8.604 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.604    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.721    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 r  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.832     9.868    cpu/u_logic/p_0_in52_in
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.307    10.175 r  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.756    10.931    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.118    11.049 f  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.656    11.704    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.326    12.030 f  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.636    12.666    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.790 f  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=5, routed)           0.613    13.404    RAM/HTRANS[0]
    SLICE_X66Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.528 f  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.523    14.050    RAM/active
    SLICE_X65Y77         LUT5 (Prop_lut5_I2_O)        0.124    14.174 r  RAM/rConflict[3]_i_1/O
                         net (fo=4, routed)           0.529    14.704    RAM/rConflict[3]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  RAM/rConflict_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.497    17.959    RAM/clk_out1
    SLICE_X63Y77         FDRE                                         r  RAM/rConflict_reg[2]/C
                         clock pessimism             -0.509    17.450    
                         clock uncertainty           -0.089    17.362    
    SLICE_X63Y77         FDRE (Setup_fdre_C_R)       -0.429    16.933    RAM/rConflict_reg[2]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 cpu/u_logic/Lns2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/E1r2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.624ns  (logic 3.109ns (18.702%)  route 13.515ns (81.298%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 17.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.719    -2.328    cpu/u_logic/HCLK
    SLICE_X78Y89         FDCE                                         r  cpu/u_logic/Lns2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518    -1.810 r  cpu/u_logic/Lns2z4_reg/Q
                         net (fo=26, routed)          1.315    -0.495    cpu/u_logic/Lns2z4
    SLICE_X82Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.371 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.444     0.073    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I0_O)        0.150     0.223 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.064     1.287    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.326     1.613 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.003     2.616    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.740 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.950     3.690    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y86         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.894     4.734    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X85Y82         LUT3 (Prop_lut3_I1_O)        0.320     5.054 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.803     5.856    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I0_O)        0.321     6.177 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           1.050     7.227    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I2_O)        0.332     7.559 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.579     8.138    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.262 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.469     8.731    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.855 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.882     9.737    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.861 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.922    10.783    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.659    11.566    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.690 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.038    12.728    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.852 r  cpu/u_logic/Nt03z4_i_1/O
                         net (fo=16, routed)          1.444    14.297    cpu/u_logic/C00wx4
    SLICE_X58Y111        FDPE                                         r  cpu/u_logic/E1r2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.490    17.951    cpu/u_logic/HCLK
    SLICE_X58Y111        FDPE                                         r  cpu/u_logic/E1r2z4_reg/C
                         clock pessimism             -0.509    17.443    
                         clock uncertainty           -0.089    17.354    
    SLICE_X58Y111        FDPE (Setup_fdpe_C_D)       -0.031    17.323    cpu/u_logic/E1r2z4_reg
  -------------------------------------------------------------------
                         required time                         17.323    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 cpu/u_logic/Lns2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/K0u2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.568ns  (logic 3.109ns (18.765%)  route 13.459ns (81.235%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 17.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.719    -2.328    cpu/u_logic/HCLK
    SLICE_X78Y89         FDCE                                         r  cpu/u_logic/Lns2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518    -1.810 r  cpu/u_logic/Lns2z4_reg/Q
                         net (fo=26, routed)          1.315    -0.495    cpu/u_logic/Lns2z4
    SLICE_X82Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.371 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.444     0.073    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I0_O)        0.150     0.223 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.064     1.287    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.326     1.613 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.003     2.616    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.740 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.950     3.690    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y86         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.894     4.734    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X85Y82         LUT3 (Prop_lut3_I1_O)        0.320     5.054 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.803     5.856    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I0_O)        0.321     6.177 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           1.050     7.227    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I2_O)        0.332     7.559 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.579     8.138    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.262 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.469     8.731    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.855 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.882     9.737    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.861 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.922    10.783    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.659    11.566    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.690 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.038    12.728    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.852 r  cpu/u_logic/Nt03z4_i_1/O
                         net (fo=16, routed)          1.388    14.240    cpu/u_logic/C00wx4
    SLICE_X59Y110        FDPE                                         r  cpu/u_logic/K0u2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.491    17.952    cpu/u_logic/HCLK
    SLICE_X59Y110        FDPE                                         r  cpu/u_logic/K0u2z4_reg/C
                         clock pessimism             -0.509    17.444    
                         clock uncertainty           -0.089    17.355    
    SLICE_X59Y110        FDPE (Setup_fdpe_C_D)       -0.067    17.288    cpu/u_logic/K0u2z4_reg
  -------------------------------------------------------------------
                         required time                         17.288    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 cpu/u_logic/Lns2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/S2r2z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.561ns  (logic 3.109ns (18.773%)  route 13.452ns (81.227%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 17.952 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.719    -2.328    cpu/u_logic/HCLK
    SLICE_X78Y89         FDCE                                         r  cpu/u_logic/Lns2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518    -1.810 r  cpu/u_logic/Lns2z4_reg/Q
                         net (fo=26, routed)          1.315    -0.495    cpu/u_logic/Lns2z4
    SLICE_X82Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.371 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.444     0.073    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I0_O)        0.150     0.223 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.064     1.287    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.326     1.613 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.003     2.616    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.740 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.950     3.690    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y86         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.894     4.734    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X85Y82         LUT3 (Prop_lut3_I1_O)        0.320     5.054 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.803     5.856    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I0_O)        0.321     6.177 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           1.050     7.227    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I2_O)        0.332     7.559 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.579     8.138    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.262 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.469     8.731    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.855 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.882     9.737    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.861 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.922    10.783    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.659    11.566    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.690 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.038    12.728    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.852 r  cpu/u_logic/Nt03z4_i_1/O
                         net (fo=16, routed)          1.381    14.234    cpu/u_logic/C00wx4
    SLICE_X58Y110        FDPE                                         r  cpu/u_logic/S2r2z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.491    17.952    cpu/u_logic/HCLK
    SLICE_X58Y110        FDPE                                         r  cpu/u_logic/S2r2z4_reg/C
                         clock pessimism             -0.509    17.444    
                         clock uncertainty           -0.089    17.355    
    SLICE_X58Y110        FDPE (Setup_fdpe_C_D)       -0.031    17.324    cpu/u_logic/S2r2z4_reg
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                         -14.234    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 cpu/u_logic/Lns2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/M413z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.525ns  (logic 3.109ns (18.813%)  route 13.416ns (81.187%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.050ns = ( 17.950 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.719    -2.328    cpu/u_logic/HCLK
    SLICE_X78Y89         FDCE                                         r  cpu/u_logic/Lns2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518    -1.810 r  cpu/u_logic/Lns2z4_reg/Q
                         net (fo=26, routed)          1.315    -0.495    cpu/u_logic/Lns2z4
    SLICE_X82Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.371 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.444     0.073    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I0_O)        0.150     0.223 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.064     1.287    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.326     1.613 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.003     2.616    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.740 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.950     3.690    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y86         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.894     4.734    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X85Y82         LUT3 (Prop_lut3_I1_O)        0.320     5.054 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.803     5.856    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I0_O)        0.321     6.177 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           1.050     7.227    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I2_O)        0.332     7.559 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.579     8.138    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.262 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.469     8.731    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.855 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.882     9.737    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.861 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.922    10.783    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.659    11.566    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.690 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.240    12.930    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.054 r  cpu/u_logic/M413z4_i_1/O
                         net (fo=16, routed)          1.143    14.198    cpu/u_logic/Qd1wx4
    SLICE_X56Y104        FDPE                                         r  cpu/u_logic/M413z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.489    17.950    cpu/u_logic/HCLK
    SLICE_X56Y104        FDPE                                         r  cpu/u_logic/M413z4_reg/C
                         clock pessimism             -0.509    17.442    
                         clock uncertainty           -0.089    17.353    
    SLICE_X56Y104        FDPE (Setup_fdpe_C_D)       -0.045    17.308    cpu/u_logic/M413z4_reg
  -------------------------------------------------------------------
                         required time                         17.308    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 cpu/u_logic/Lns2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/T583z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 3.109ns (18.797%)  route 13.431ns (81.203%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.328ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.719    -2.328    cpu/u_logic/HCLK
    SLICE_X78Y89         FDCE                                         r  cpu/u_logic/Lns2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDCE (Prop_fdce_C_Q)         0.518    -1.810 r  cpu/u_logic/Lns2z4_reg/Q
                         net (fo=26, routed)          1.315    -0.495    cpu/u_logic/Lns2z4
    SLICE_X82Y87         LUT6 (Prop_lut6_I0_O)        0.124    -0.371 r  cpu/u_logic/I3y2z4_i_45/O
                         net (fo=2, routed)           0.444     0.073    cpu/u_logic/I3y2z4_i_45_n_0
    SLICE_X82Y87         LUT3 (Prop_lut3_I0_O)        0.150     0.223 r  cpu/u_logic/I3y2z4_i_22/O
                         net (fo=29, routed)          1.064     1.287    cpu/u_logic/I3y2z4_i_22_n_0
    SLICE_X79Y83         LUT6 (Prop_lut6_I3_O)        0.326     1.613 r  cpu/u_logic/Kaf3z4_i_99/O
                         net (fo=3, routed)           1.003     2.616    cpu/u_logic/Kaf3z4_i_99_n_0
    SLICE_X89Y85         LUT5 (Prop_lut5_I2_O)        0.124     2.740 r  cpu/u_logic/Kaf3z4_i_72/O
                         net (fo=44, routed)          0.950     3.690    cpu/u_logic/Kaf3z4_i_72_n_0
    SLICE_X83Y86         LUT2 (Prop_lut2_I0_O)        0.150     3.840 r  cpu/u_logic/Owq2z4_i_14/O
                         net (fo=15, routed)          0.894     4.734    cpu/u_logic/Owq2z4_i_14_n_0
    SLICE_X85Y82         LUT3 (Prop_lut3_I1_O)        0.320     5.054 r  cpu/u_logic/Kyi2z4_i_53/O
                         net (fo=10, routed)          0.803     5.856    cpu/u_logic/Kyi2z4_i_53_n_0
    SLICE_X86Y81         LUT5 (Prop_lut5_I0_O)        0.321     6.177 f  cpu/u_logic/I3y2z4_i_155/O
                         net (fo=1, routed)           1.050     7.227    cpu/u_logic/I3y2z4_i_155_n_0
    SLICE_X86Y81         LUT6 (Prop_lut6_I2_O)        0.332     7.559 f  cpu/u_logic/I3y2z4_i_109/O
                         net (fo=1, routed)           0.579     8.138    cpu/u_logic/I3y2z4_i_109_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.262 f  cpu/u_logic/I3y2z4_i_59/O
                         net (fo=1, routed)           0.469     8.731    cpu/u_logic/I3y2z4_i_59_n_0
    SLICE_X86Y82         LUT6 (Prop_lut6_I4_O)        0.124     8.855 f  cpu/u_logic/I3y2z4_i_29/O
                         net (fo=1, routed)           0.882     9.737    cpu/u_logic/I3y2z4_i_29_n_0
    SLICE_X82Y86         LUT6 (Prop_lut6_I2_O)        0.124     9.861 f  cpu/u_logic/I3y2z4_i_13/O
                         net (fo=3, routed)           0.922    10.783    cpu/u_logic/I3y2z4_i_13_n_0
    SLICE_X80Y87         LUT6 (Prop_lut6_I0_O)        0.124    10.907 r  cpu/u_logic/Kyi2z4_i_3/O
                         net (fo=2, routed)           0.659    11.566    cpu/u_logic/Kyi2z4_i_3_n_0
    SLICE_X75Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.690 f  cpu/u_logic/Trq2z4_i_4/O
                         net (fo=9, routed)           1.038    12.728    cpu/u_logic/Trq2z4_i_4_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.852 r  cpu/u_logic/Nt03z4_i_1/O
                         net (fo=16, routed)          1.360    14.212    cpu/u_logic/C00wx4
    SLICE_X58Y106        FDPE                                         r  cpu/u_logic/T583z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.493    17.954    cpu/u_logic/HCLK
    SLICE_X58Y106        FDPE                                         r  cpu/u_logic/T583z4_reg/C
                         clock pessimism             -0.509    17.446    
                         clock uncertainty           -0.089    17.357    
    SLICE_X58Y106        FDPE (Setup_fdpe_C_D)       -0.031    17.326    cpu/u_logic/T583z4_reg
  -------------------------------------------------------------------
                         required time                         17.326    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.117ns  (required time - arrival time)
  Source:                 cpu/u_logic/Sgj2z4_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/rActive_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.548ns  (logic 4.994ns (30.179%)  route 11.554ns (69.821%))
  Logic Levels:           21  (CARRY4=9 LUT2=3 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 17.960 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.714    -2.333    cpu/u_logic/HCLK
    SLICE_X83Y104        FDCE                                         r  cpu/u_logic/Sgj2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y104        FDCE (Prop_fdce_C_Q)         0.456    -1.877 f  cpu/u_logic/Sgj2z4_reg/Q
                         net (fo=206, routed)         1.961     0.084    cpu/u_logic/Sgj2z4
    SLICE_X65Y93         LUT3 (Prop_lut3_I2_O)        0.150     0.234 r  cpu/u_logic/Aii3z4_i_3/O
                         net (fo=6, routed)           0.945     1.179    cpu/u_logic/Aii3z4_i_3_n_0
    SLICE_X74Y100        LUT6 (Prop_lut6_I3_O)        0.326     1.505 f  cpu/u_logic/HADDR[28]_INST_0_i_40/O
                         net (fo=1, routed)           0.312     1.816    cpu/u_logic/HADDR[28]_INST_0_i_40_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I5_O)        0.124     1.940 f  cpu/u_logic/HADDR[28]_INST_0_i_26/O
                         net (fo=2, routed)           0.686     2.626    cpu/u_logic/HADDR[28]_INST_0_i_26_n_0
    SLICE_X66Y100        LUT6 (Prop_lut6_I5_O)        0.124     2.750 f  cpu/u_logic/HADDR[28]_INST_0_i_11/O
                         net (fo=30, routed)          0.707     3.457    cpu/u_logic/HADDR[28]_INST_0_i_11_n_0
    SLICE_X64Y97         LUT2 (Prop_lut2_I1_O)        0.124     3.581 r  cpu/u_logic/HADDR[28]_INST_0_i_13/O
                         net (fo=32, routed)          0.623     4.204    cpu/u_logic/HADDR[28]_INST_0_i_13_n_0
    SLICE_X63Y100        LUT6 (Prop_lut6_I1_O)        0.124     4.328 r  cpu/u_logic/G6d3z4_i_3/O
                         net (fo=5, routed)           0.662     4.990    cpu/u_logic/G6d3z4_i_3_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     5.114 r  cpu/u_logic/HADDR[6]_INST_0_i_24/O
                         net (fo=2, routed)           0.890     6.004    cpu/u_logic/p_1_in[3]
    SLICE_X61Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.389 r  cpu/u_logic/HADDR[6]_INST_0_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.389    cpu/u_logic/HADDR[6]_INST_0_i_17_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.503 r  cpu/u_logic/HADDR[6]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.503    cpu/u_logic/HADDR[6]_INST_0_i_21_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.617 r  cpu/u_logic/HADDR[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.617    cpu/u_logic/HADDR[10]_INST_0_i_14_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.731 r  cpu/u_logic/HADDR[13]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.731    cpu/u_logic/HADDR[13]_INST_0_i_15_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.845 r  cpu/u_logic/HADDR[18]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.845    cpu/u_logic/HADDR[18]_INST_0_i_15_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.179 r  cpu/u_logic/HADDR[22]_INST_0_i_15/O[1]
                         net (fo=1, routed)           0.589     7.768    cpu/u_logic/p_1_in1_in[19]
    SLICE_X60Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836     8.604 r  cpu/u_logic/HADDR[22]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.604    cpu/u_logic/HADDR[22]_INST_0_i_2_n_0
    SLICE_X60Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  cpu/u_logic/HADDR[26]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.721    cpu/u_logic/HADDR[26]_INST_0_i_2_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  cpu/u_logic/HADDR[28]_INST_0_i_3/O[3]
                         net (fo=4, routed)           0.832     9.868    cpu/u_logic/p_0_in52_in
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.307    10.175 f  cpu/u_logic/HADDR[30]_INST_0_i_2/O
                         net (fo=3, routed)           0.756    10.931    cpu/u_logic/HADDR[30]_INST_0_i_2_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.118    11.049 r  cpu/u_logic/HTRANS[1]_INST_0_i_9/O
                         net (fo=2, routed)           0.656    11.704    cpu/u_logic/HTRANS[1]_INST_0_i_9_n_0
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.326    12.030 r  cpu/u_logic/HTRANS[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.636    12.666    cpu/u_logic/HTRANS[1]_INST_0_i_5_n_0
    SLICE_X66Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.790 r  cpu/u_logic/HTRANS[1]_INST_0/O
                         net (fo=5, routed)           0.613    13.404    RAM/HTRANS[0]
    SLICE_X66Y82         LUT6 (Prop_lut6_I5_O)        0.124    13.528 r  RAM/rActive_i_1/O
                         net (fo=2, routed)           0.687    14.215    RAM/active
    SLICE_X66Y77         FDRE                                         r  RAM/rActive_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.498    17.960    RAM/clk_out1
    SLICE_X66Y77         FDRE                                         r  RAM/rActive_reg/C
                         clock pessimism             -0.509    17.451    
                         clock uncertainty           -0.089    17.363    
    SLICE_X66Y77         FDRE (Setup_fdre_C_D)       -0.031    17.332    RAM/rActive_reg
  -------------------------------------------------------------------
                         required time                         17.332    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  3.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.143%)  route 0.249ns (63.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.592    -0.520    ROM/loader/clk_out1
    SLICE_X72Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ROM/loader/nibbleReg_reg[5][2]/Q
                         net (fo=1, routed)           0.249    -0.130    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.894    -0.258    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.474    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.178    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.566    -0.546    ROM/loader/clk_out1
    SLICE_X62Y60         FDRE                                         r  ROM/loader/nibbleReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  ROM/loader/nibbleReg_reg[3][2]/Q
                         net (fo=1, routed)           0.247    -0.135    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.880    -0.272    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.487    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.191    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.135%)  route 0.245ns (59.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.565    -0.547    ROM/loader/clk_out1
    SLICE_X62Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  ROM/loader/nibbleReg_reg[2][2]/Q
                         net (fo=1, routed)           0.245    -0.139    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.866    -0.286    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.501    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.205    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.871%)  route 0.258ns (61.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.566    -0.546    ROM/loader/clk_out1
    SLICE_X62Y60         FDRE                                         r  ROM/loader/nibbleReg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  ROM/loader/nibbleReg_reg[3][0]/Q
                         net (fo=1, routed)           0.258    -0.124    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.880    -0.272    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.487    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.191    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.949%)  route 0.287ns (67.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.593    -0.519    ROM/loader/clk_out1
    SLICE_X72Y60         FDRE                                         r  ROM/loader/nibbleReg_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  ROM/loader/nibbleReg_reg[7][1]/Q
                         net (fo=1, routed)           0.287    -0.091    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.908    -0.244    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.460    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.164    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.692%)  route 0.290ns (67.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.592    -0.520    ROM/loader/clk_out1
    SLICE_X72Y62         FDRE                                         r  ROM/loader/nibbleReg_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  ROM/loader/nibbleReg_reg[5][0]/Q
                         net (fo=1, routed)           0.290    -0.089    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X2Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.894    -0.258    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.474    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.178    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu/u_logic/I6z2z4_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/H3d3z4_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.585%)  route 0.240ns (53.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.601    -0.511    cpu/u_logic/HCLK
    SLICE_X78Y99         FDPE                                         r  cpu/u_logic/I6z2z4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDPE (Prop_fdpe_C_Q)         0.164    -0.347 f  cpu/u_logic/I6z2z4_reg/Q
                         net (fo=12, routed)          0.240    -0.108    cpu/u_logic/I6z2z4
    SLICE_X77Y100        LUT6 (Prop_lut6_I1_O)        0.045    -0.063 r  cpu/u_logic/H3d3z4_i_1/O
                         net (fo=1, routed)           0.000    -0.063    cpu/u_logic/D6yvx4
    SLICE_X77Y100        FDPE                                         r  cpu/u_logic/H3d3z4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.865    -0.287    cpu/u_logic/HCLK
    SLICE_X77Y100        FDPE                                         r  cpu/u_logic/H3d3z4_reg/C
                         clock pessimism              0.040    -0.247    
    SLICE_X77Y100        FDPE (Hold_fdpe_C_D)         0.092    -0.155    cpu/u_logic/H3d3z4_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ROM/loader/nibbleReg_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.517%)  route 0.285ns (63.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.566    -0.546    ROM/loader/clk_out1
    SLICE_X62Y60         FDRE                                         r  ROM/loader/nibbleReg_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  ROM/loader/nibbleReg_reg[3][1]/Q
                         net (fo=1, routed)           0.285    -0.097    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.880    -0.272    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.487    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.191    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.150%)  route 0.170ns (50.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.558    -0.554    RAM/clk_out1
    SLICE_X62Y77         FDRE                                         r  RAM/rHADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  RAM/rHADDR_reg[5]/Q
                         net (fo=5, routed)           0.170    -0.221    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y15         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.869    -0.283    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.498    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.315    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 RAM/rHADDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.852%)  route 0.186ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.555    -0.557    RAM/clk_out1
    SLICE_X62Y75         FDRE                                         r  RAM/rHADDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  RAM/rHADDR_reg[7]/Q
                         net (fo=5, routed)           0.186    -0.207    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y15         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.869    -0.283    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215    -0.498    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.315    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockGen/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y16    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y16    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y15    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y15    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15    RAM/bram0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11    ROM/bram1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y62    GPIO/in0A_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y72    GPIO/in0A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y72    GPIO/in0A_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y77    GPIO/in0A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X89Y77    GPIO/in0A_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y75    GPIO/in0A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y71    GPIO/in0A_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y72    GPIO/in0A_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y72    GPIO/in0A_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y62    GPIO/in0A_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y62    GPIO/in0A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y66    GPIO/in0A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y75    GPIO/in0A_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y71    GPIO/in0A_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X84Y62    GPIO/in0A_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y62    GPIO/in0A_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y63    GPIO/in0A_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y63    GPIO/in0A_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y62    GPIO/in0A_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y63    GPIO/in0A_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockGen/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clockGen/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clockGen/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.066ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Hak2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.372ns  (logic 0.580ns (6.189%)  route 8.792ns (93.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.029ns = ( 17.971 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.882     7.028    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X59Y96         FDPE                                         f  cpu/u_logic/Hak2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.509    17.971    cpu/u_logic/HCLK
    SLICE_X59Y96         FDPE                                         r  cpu/u_logic/Hak2z4_reg/C
                         clock pessimism             -0.430    17.541    
                         clock uncertainty           -0.089    17.453    
    SLICE_X59Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    17.094    cpu/u_logic/Hak2z4_reg
  -------------------------------------------------------------------
                         required time                         17.094    
                         arrival time                          -7.028    
  -------------------------------------------------------------------
                         slack                                 10.066    

Slack (MET) :             10.102ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/D4a3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 0.606ns (6.578%)  route 8.606ns (93.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          2.880     0.992    cpu/u_logic/HRESETn
    SLICE_X55Y88         LUT1 (Prop_lut1_I0_O)        0.150     1.142 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.726     6.868    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X74Y90         FDPE                                         f  cpu/u_logic/D4a3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.595    18.057    cpu/u_logic/HCLK
    SLICE_X74Y90         FDPE                                         r  cpu/u_logic/D4a3z4_reg/C
                         clock pessimism             -0.430    17.627    
                         clock uncertainty           -0.089    17.539    
    SLICE_X74Y90         FDPE (Recov_fdpe_C_PRE)     -0.569    16.970    cpu/u_logic/D4a3z4_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 10.102    

Slack (MET) :             10.102ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Kxe3z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 0.606ns (6.578%)  route 8.606ns (93.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.943ns = ( 18.057 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          2.880     0.992    cpu/u_logic/HRESETn
    SLICE_X55Y88         LUT1 (Prop_lut1_I0_O)        0.150     1.142 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.726     6.868    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X74Y90         FDPE                                         f  cpu/u_logic/Kxe3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.595    18.057    cpu/u_logic/HCLK
    SLICE_X74Y90         FDPE                                         r  cpu/u_logic/Kxe3z4_reg/C
                         clock pessimism             -0.430    17.627    
                         clock uncertainty           -0.089    17.539    
    SLICE_X74Y90         FDPE (Recov_fdpe_C_PRE)     -0.569    16.970    cpu/u_logic/Kxe3z4_reg
  -------------------------------------------------------------------
                         required time                         16.970    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                 10.102    

Slack (MET) :             10.256ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Q2q2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 0.580ns (6.316%)  route 8.603ns (93.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.693     6.838    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X59Y99         FDPE                                         f  cpu/u_logic/Q2q2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X59Y99         FDPE                                         r  cpu/u_logic/Q2q2z4_reg/C
                         clock pessimism             -0.430    17.542    
                         clock uncertainty           -0.089    17.454    
    SLICE_X59Y99         FDPE (Recov_fdpe_C_PRE)     -0.359    17.095    cpu/u_logic/Q2q2z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                 10.256    

Slack (MET) :             10.382ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Dwl2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.606ns (6.784%)  route 8.327ns (93.216%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.942ns = ( 18.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          2.880     0.992    cpu/u_logic/HRESETn
    SLICE_X55Y88         LUT1 (Prop_lut1_I0_O)        0.150     1.142 f  cpu/u_logic/Ek03z4_i_3/O
                         net (fo=113, routed)         5.447     6.588    cpu/u_logic/Ek03z4_i_3_n_0
    SLICE_X74Y91         FDPE                                         f  cpu/u_logic/Dwl2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.596    18.058    cpu/u_logic/HCLK
    SLICE_X74Y91         FDPE                                         r  cpu/u_logic/Dwl2z4_reg/C
                         clock pessimism             -0.430    17.628    
                         clock uncertainty           -0.089    17.540    
    SLICE_X74Y91         FDPE (Recov_fdpe_C_PRE)     -0.569    16.971    cpu/u_logic/Dwl2z4_reg
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                 10.382    

Slack (MET) :             10.395ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Y873z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.580ns (6.413%)  route 8.465ns (93.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.554     6.700    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X59Y98         FDPE                                         f  cpu/u_logic/Y873z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.510    17.972    cpu/u_logic/HCLK
    SLICE_X59Y98         FDPE                                         r  cpu/u_logic/Y873z4_reg/C
                         clock pessimism             -0.430    17.542    
                         clock uncertainty           -0.089    17.454    
    SLICE_X59Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    17.095    cpu/u_logic/Y873z4_reg
  -------------------------------------------------------------------
                         required time                         17.095    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                 10.395    

Slack (MET) :             10.518ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Ii73z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.580ns (6.575%)  route 8.242ns (93.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 17.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.331     6.477    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X57Y102        FDPE                                         f  cpu/u_logic/Ii73z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.490    17.951    cpu/u_logic/HCLK
    SLICE_X57Y102        FDPE                                         r  cpu/u_logic/Ii73z4_reg/C
                         clock pessimism             -0.509    17.443    
                         clock uncertainty           -0.089    17.354    
    SLICE_X57Y102        FDPE (Recov_fdpe_C_PRE)     -0.359    16.995    cpu/u_logic/Ii73z4_reg
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 10.518    

Slack (MET) :             10.518ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Rd73z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 0.580ns (6.575%)  route 8.242ns (93.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 17.951 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.331     6.477    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X57Y102        FDPE                                         f  cpu/u_logic/Rd73z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.490    17.951    cpu/u_logic/HCLK
    SLICE_X57Y102        FDPE                                         r  cpu/u_logic/Rd73z4_reg/C
                         clock pessimism             -0.509    17.443    
                         clock uncertainty           -0.089    17.354    
    SLICE_X57Y102        FDPE (Recov_fdpe_C_PRE)     -0.359    16.995    cpu/u_logic/Rd73z4_reg
  -------------------------------------------------------------------
                         required time                         16.995    
                         arrival time                          -6.477    
  -------------------------------------------------------------------
                         slack                                 10.518    

Slack (MET) :             10.571ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Skv2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 0.580ns (6.612%)  route 8.192ns (93.388%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.281     6.427    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X61Y105        FDPE                                         f  cpu/u_logic/Skv2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.493    17.954    cpu/u_logic/HCLK
    SLICE_X61Y105        FDPE                                         r  cpu/u_logic/Skv2z4_reg/C
                         clock pessimism             -0.509    17.446    
                         clock uncertainty           -0.089    17.357    
    SLICE_X61Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    16.998    cpu/u_logic/Skv2z4_reg
  -------------------------------------------------------------------
                         required time                         16.998    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                 10.571    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/T9v2z4_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 0.580ns (6.617%)  route 8.186ns (93.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.347    -5.612 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.469    -4.143    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.702    -2.345    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          1.910     0.022    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.124     0.146 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         6.275     6.421    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X59Y105        FDPE                                         f  cpu/u_logic/T9v2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.619    14.973 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397    16.370    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        1.493    17.954    cpu/u_logic/HCLK
    SLICE_X59Y105        FDPE                                         r  cpu/u_logic/T9v2z4_reg/C
                         clock pessimism             -0.509    17.446    
                         clock uncertainty           -0.089    17.357    
    SLICE_X59Y105        FDPE (Recov_fdpe_C_PRE)     -0.359    16.998    cpu/u_logic/T9v2z4_reg
  -------------------------------------------------------------------
                         required time                         16.998    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                 10.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Xuw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.212ns  (logic 0.186ns (15.352%)  route 1.026ns (84.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.785     0.399    cpu/u_logic/HRESETn
    SLICE_X67Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.444 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.241     0.685    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X71Y83         FDPE                                         f  cpu/u_logic/Xuw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.833    -0.319    cpu/u_logic/HCLK
    SLICE_X71Y83         FDPE                                         r  cpu/u_logic/Xuw2z4_reg/C
                         clock pessimism             -0.194    -0.513    
    SLICE_X71Y83         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.608    cpu/u_logic/Xuw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.368ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Itw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.457%)  route 1.101ns (85.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.847     0.462    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.507 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.253     0.760    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X69Y84         FDPE                                         f  cpu/u_logic/Itw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.834    -0.318    cpu/u_logic/HCLK
    SLICE_X69Y84         FDPE                                         r  cpu/u_logic/Itw2z4_reg/C
                         clock pessimism             -0.194    -0.512    
    SLICE_X69Y84         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.607    cpu/u_logic/Itw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Rbi3z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.186ns (14.331%)  route 1.112ns (85.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.847     0.462    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.507 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.265     0.772    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X67Y86         FDPE                                         f  cpu/u_logic/Rbi3z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.835    -0.317    cpu/u_logic/HCLK
    SLICE_X67Y86         FDPE                                         r  cpu/u_logic/Rbi3z4_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X67Y86         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.606    cpu/u_logic/Rbi3z4_reg
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Mww2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.186ns (13.815%)  route 1.160ns (86.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.785     0.399    cpu/u_logic/HRESETn
    SLICE_X67Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.444 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.376     0.820    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y82         FDPE                                         f  cpu/u_logic/Mww2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X73Y82         FDPE                                         r  cpu/u_logic/Mww2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X73Y82         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/Mww2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Sow2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.186ns (13.815%)  route 1.160ns (86.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.785     0.399    cpu/u_logic/HRESETn
    SLICE_X67Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.444 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.376     0.820    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X73Y82         FDPE                                         f  cpu/u_logic/Sow2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X73Y82         FDPE                                         r  cpu/u_logic/Sow2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X73Y82         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/Sow2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Jcw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.186ns (13.770%)  route 1.165ns (86.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.293ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.785     0.399    cpu/u_logic/HRESETn
    SLICE_X67Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.444 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.380     0.824    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X72Y82         FDPE                                         f  cpu/u_logic/Jcw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.859    -0.293    cpu/u_logic/HCLK
    SLICE_X72Y82         FDPE                                         r  cpu/u_logic/Jcw2z4_reg/C
                         clock pessimism             -0.194    -0.487    
    SLICE_X72Y82         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.582    cpu/u_logic/Jcw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.411ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/J4x2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.186ns (13.950%)  route 1.147ns (86.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.985     0.600    cpu/u_logic/HRESETn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     0.645 f  cpu/u_logic/Glj2z4_i_1/O
                         net (fo=120, routed)         0.162     0.807    cpu/u_logic/Glj2z4_i_1_n_0
    SLICE_X63Y88         FDPE                                         f  cpu/u_logic/J4x2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.837    -0.315    cpu/u_logic/HCLK
    SLICE_X63Y88         FDPE                                         r  cpu/u_logic/J4x2z4_reg/C
                         clock pessimism             -0.194    -0.509    
    SLICE_X63Y88         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.604    cpu/u_logic/J4x2z4_reg
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Byw2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.186ns (13.574%)  route 1.184ns (86.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.785     0.399    cpu/u_logic/HRESETn
    SLICE_X67Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.444 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.400     0.844    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X70Y85         FDPE                                         f  cpu/u_logic/Byw2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.835    -0.317    cpu/u_logic/HCLK
    SLICE_X70Y85         FDPE                                         r  cpu/u_logic/Byw2z4_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X70Y85         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.582    cpu/u_logic/Byw2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/Qem2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.186ns (13.574%)  route 1.184ns (86.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.785     0.399    cpu/u_logic/HRESETn
    SLICE_X67Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.444 f  cpu/u_logic/Cps2z4_i_3/O
                         net (fo=120, routed)         0.400     0.844    cpu/u_logic/Cps2z4_i_3_n_0
    SLICE_X70Y85         FDPE                                         f  cpu/u_logic/Qem2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.835    -0.317    cpu/u_logic/HCLK
    SLICE_X70Y85         FDPE                                         r  cpu/u_logic/Qem2z4_reg/C
                         clock pessimism             -0.194    -0.511    
    SLICE_X70Y85         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.582    cpu/u_logic/Qem2z4_reg
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 resetGen/resetFF_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_logic/U4z2z4_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.186ns (13.348%)  route 1.207ns (86.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.566 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.138    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.586    -0.526    resetGen/HCLK
    SLICE_X73Y70         FDCE                                         r  resetGen/resetFF_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.385 r  resetGen/resetFF_reg[4]/Q
                         net (fo=16, routed)          0.847     0.462    cpu/u_logic/HRESETn
    SLICE_X64Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.507 f  cpu/u_logic/Y1n2z4_i_1/O
                         net (fo=120, routed)         0.360     0.867    cpu/u_logic/Y1n2z4_i_1_n_0
    SLICE_X66Y96         FDPE                                         f  cpu/u_logic/U4z2z4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clockGen/clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockGen/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockGen/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.563    -1.644 r  clockGen/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.464    -1.181    clockGen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockGen/clkout1_buf/O
                         net (fo=1597, routed)        0.840    -0.312    cpu/u_logic/HCLK
    SLICE_X66Y96         FDPE                                         r  cpu/u_logic/U4z2z4_reg/C
                         clock pessimism             -0.194    -0.506    
    SLICE_X66Y96         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.577    cpu/u_logic/U4z2z4_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  1.444    





