# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Saturating_Inductor_Buck.srcs/sources_1/ip/clk_wiz_0" \
"../../../../Saturating_Inductor_Buck.srcs/sources_1/new/calculation_test.v" \
"../../../../Saturating_Inductor_Buck.srcs/sim_1/new/ACD_simu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
