--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Switches_LEDs.twx Switches_LEDs.ncd -o Switches_LEDs.twr
Switches_LEDs.pcf -ucf constraints.ucf

Design file:              Switches_LEDs.ncd
Physical constraint file: Switches_LEDs.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 930 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point Inst_counter30/count_buff_29 (SLICE_X8Y59.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_counter30/count_buff_0 (FF)
  Destination:          Inst_counter30/count_buff_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.416ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_counter30/count_buff_0 to Inst_counter30/count_buff_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.AQ       Tcko                  0.525   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff_0
    SLICE_X8Y52.A5       net (fanout=1)        0.456   Inst_counter30/count_buff<0>
    SLICE_X8Y52.COUT     Topcya                0.474   Inst_counter30/count_buff<3>
                                                       Inst_counter30/Mcount_count_buff_lut<0>_INV_0
                                                       Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.COUT     Tbyp                  0.093   Inst_counter30/count_buff<7>
                                                       Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.COUT     Tbyp                  0.093   Inst_counter30/count_buff<11>
                                                       Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.COUT     Tbyp                  0.093   Inst_counter30/count_buff<15>
                                                       Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.COUT     Tbyp                  0.093   Inst_counter30/count_buff<19>
                                                       Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.COUT     Tbyp                  0.093   Inst_counter30/count_buff<23>
                                                       Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.COUT     Tbyp                  0.093   Inst_counter30/count_buff<27>
                                                       Inst_counter30/Mcount_count_buff_cy<27>
    SLICE_X8Y59.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<27>
    SLICE_X8Y59.CLK      Tcinck                0.303   Inst_counter30/count_buff<29>
                                                       Inst_counter30/Mcount_count_buff_xor<29>
                                                       Inst_counter30/count_buff_29
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (1.860ns logic, 0.556ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_counter30/count_buff_4 (FF)
  Destination:          Inst_counter30/count_buff_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.320 - 0.334)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_counter30/count_buff_4 to Inst_counter30/count_buff_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.525   Inst_counter30/count_buff<7>
                                                       Inst_counter30/count_buff_4
    SLICE_X8Y53.A5       net (fanout=1)        0.456   Inst_counter30/count_buff<4>
    SLICE_X8Y53.COUT     Topcya                0.474   Inst_counter30/count_buff<7>
                                                       Inst_counter30/count_buff<4>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.COUT     Tbyp                  0.093   Inst_counter30/count_buff<11>
                                                       Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.COUT     Tbyp                  0.093   Inst_counter30/count_buff<15>
                                                       Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.COUT     Tbyp                  0.093   Inst_counter30/count_buff<19>
                                                       Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.COUT     Tbyp                  0.093   Inst_counter30/count_buff<23>
                                                       Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.COUT     Tbyp                  0.093   Inst_counter30/count_buff<27>
                                                       Inst_counter30/Mcount_count_buff_cy<27>
    SLICE_X8Y59.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<27>
    SLICE_X8Y59.CLK      Tcinck                0.303   Inst_counter30/count_buff<29>
                                                       Inst_counter30/Mcount_count_buff_xor<29>
                                                       Inst_counter30/count_buff_29
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.767ns logic, 0.553ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_counter30/count_buff_3 (FF)
  Destination:          Inst_counter30/count_buff_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.246ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.320 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_counter30/count_buff_3 to Inst_counter30/count_buff_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.525   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff_3
    SLICE_X8Y52.D5       net (fanout=1)        0.448   Inst_counter30/count_buff<3>
    SLICE_X8Y52.COUT     Topcyd                0.312   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff<3>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.COUT     Tbyp                  0.093   Inst_counter30/count_buff<7>
                                                       Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.COUT     Tbyp                  0.093   Inst_counter30/count_buff<11>
                                                       Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.COUT     Tbyp                  0.093   Inst_counter30/count_buff<15>
                                                       Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.COUT     Tbyp                  0.093   Inst_counter30/count_buff<19>
                                                       Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.COUT     Tbyp                  0.093   Inst_counter30/count_buff<23>
                                                       Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.COUT     Tbyp                  0.093   Inst_counter30/count_buff<27>
                                                       Inst_counter30/Mcount_count_buff_cy<27>
    SLICE_X8Y59.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<27>
    SLICE_X8Y59.CLK      Tcinck                0.303   Inst_counter30/count_buff<29>
                                                       Inst_counter30/Mcount_count_buff_xor<29>
                                                       Inst_counter30/count_buff_29
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.698ns logic, 0.548ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst2_counter30/count_buff_29 (SLICE_X12Y60.CIN), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst2_counter30/count_buff_0 (FF)
  Destination:          Inst2_counter30/count_buff_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.416ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst2_counter30/count_buff_0 to Inst2_counter30/count_buff_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.AQ      Tcko                  0.525   Inst2_counter30/count_buff<3>
                                                       Inst2_counter30/count_buff_0
    SLICE_X12Y53.A5      net (fanout=1)        0.456   Inst2_counter30/count_buff<0>
    SLICE_X12Y53.COUT    Topcya                0.474   Inst2_counter30/count_buff<3>
                                                       Inst2_counter30/Mcount_count_buff_lut<0>_INV_0
                                                       Inst2_counter30/Mcount_count_buff_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<3>
    SLICE_X12Y54.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<7>
                                                       Inst2_counter30/Mcount_count_buff_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<11>
                                                       Inst2_counter30/Mcount_count_buff_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Inst2_counter30/Mcount_count_buff_cy<11>
    SLICE_X12Y56.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<15>
                                                       Inst2_counter30/Mcount_count_buff_cy<15>
    SLICE_X12Y57.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<15>
    SLICE_X12Y57.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<19>
                                                       Inst2_counter30/Mcount_count_buff_cy<19>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<19>
    SLICE_X12Y58.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<23>
                                                       Inst2_counter30/Mcount_count_buff_cy<23>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<23>
    SLICE_X12Y59.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<27>
                                                       Inst2_counter30/Mcount_count_buff_cy<27>
    SLICE_X12Y60.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<27>
    SLICE_X12Y60.CLK     Tcinck                0.303   Inst2_counter30/count_buff<29>
                                                       Inst2_counter30/Mcount_count_buff_xor<29>
                                                       Inst2_counter30/count_buff_29
    -------------------------------------------------  ---------------------------
    Total                                      2.416ns (1.860ns logic, 0.556ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst2_counter30/count_buff_4 (FF)
  Destination:          Inst2_counter30/count_buff_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.293 - 0.302)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst2_counter30/count_buff_4 to Inst2_counter30/count_buff_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y54.AQ      Tcko                  0.525   Inst2_counter30/count_buff<7>
                                                       Inst2_counter30/count_buff_4
    SLICE_X12Y54.A5      net (fanout=1)        0.456   Inst2_counter30/count_buff<4>
    SLICE_X12Y54.COUT    Topcya                0.474   Inst2_counter30/count_buff<7>
                                                       Inst2_counter30/count_buff<4>_rt
                                                       Inst2_counter30/Mcount_count_buff_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<11>
                                                       Inst2_counter30/Mcount_count_buff_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Inst2_counter30/Mcount_count_buff_cy<11>
    SLICE_X12Y56.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<15>
                                                       Inst2_counter30/Mcount_count_buff_cy<15>
    SLICE_X12Y57.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<15>
    SLICE_X12Y57.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<19>
                                                       Inst2_counter30/Mcount_count_buff_cy<19>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<19>
    SLICE_X12Y58.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<23>
                                                       Inst2_counter30/Mcount_count_buff_cy<23>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<23>
    SLICE_X12Y59.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<27>
                                                       Inst2_counter30/Mcount_count_buff_cy<27>
    SLICE_X12Y60.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<27>
    SLICE_X12Y60.CLK     Tcinck                0.303   Inst2_counter30/count_buff<29>
                                                       Inst2_counter30/Mcount_count_buff_xor<29>
                                                       Inst2_counter30/count_buff_29
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.767ns logic, 0.553ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst2_counter30/count_buff_3 (FF)
  Destination:          Inst2_counter30/count_buff_29 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.246ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.293 - 0.305)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst2_counter30/count_buff_3 to Inst2_counter30/count_buff_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y53.DQ      Tcko                  0.525   Inst2_counter30/count_buff<3>
                                                       Inst2_counter30/count_buff_3
    SLICE_X12Y53.D5      net (fanout=1)        0.448   Inst2_counter30/count_buff<3>
    SLICE_X12Y53.COUT    Topcyd                0.312   Inst2_counter30/count_buff<3>
                                                       Inst2_counter30/count_buff<3>_rt
                                                       Inst2_counter30/Mcount_count_buff_cy<3>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<3>
    SLICE_X12Y54.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<7>
                                                       Inst2_counter30/Mcount_count_buff_cy<7>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<7>
    SLICE_X12Y55.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<11>
                                                       Inst2_counter30/Mcount_count_buff_cy<11>
    SLICE_X12Y56.CIN     net (fanout=1)        0.082   Inst2_counter30/Mcount_count_buff_cy<11>
    SLICE_X12Y56.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<15>
                                                       Inst2_counter30/Mcount_count_buff_cy<15>
    SLICE_X12Y57.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<15>
    SLICE_X12Y57.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<19>
                                                       Inst2_counter30/Mcount_count_buff_cy<19>
    SLICE_X12Y58.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<19>
    SLICE_X12Y58.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<23>
                                                       Inst2_counter30/Mcount_count_buff_cy<23>
    SLICE_X12Y59.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<23>
    SLICE_X12Y59.COUT    Tbyp                  0.093   Inst2_counter30/count_buff<27>
                                                       Inst2_counter30/Mcount_count_buff_cy<27>
    SLICE_X12Y60.CIN     net (fanout=1)        0.003   Inst2_counter30/Mcount_count_buff_cy<27>
    SLICE_X12Y60.CLK     Tcinck                0.303   Inst2_counter30/count_buff<29>
                                                       Inst2_counter30/Mcount_count_buff_xor<29>
                                                       Inst2_counter30/count_buff_29
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.698ns logic, 0.548ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_counter30/count_buff_27 (SLICE_X8Y58.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_counter30/count_buff_0 (FF)
  Destination:          Inst_counter30/count_buff_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.330ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.317 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_counter30/count_buff_0 to Inst_counter30/count_buff_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.AQ       Tcko                  0.525   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff_0
    SLICE_X8Y52.A5       net (fanout=1)        0.456   Inst_counter30/count_buff<0>
    SLICE_X8Y52.COUT     Topcya                0.474   Inst_counter30/count_buff<3>
                                                       Inst_counter30/Mcount_count_buff_lut<0>_INV_0
                                                       Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.COUT     Tbyp                  0.093   Inst_counter30/count_buff<7>
                                                       Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.COUT     Tbyp                  0.093   Inst_counter30/count_buff<11>
                                                       Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.COUT     Tbyp                  0.093   Inst_counter30/count_buff<15>
                                                       Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.COUT     Tbyp                  0.093   Inst_counter30/count_buff<19>
                                                       Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.COUT     Tbyp                  0.093   Inst_counter30/count_buff<23>
                                                       Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CLK      Tcinck                0.313   Inst_counter30/count_buff<27>
                                                       Inst_counter30/Mcount_count_buff_cy<27>
                                                       Inst_counter30/count_buff_27
    -------------------------------------------------  ---------------------------
    Total                                      2.330ns (1.777ns logic, 0.553ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_counter30/count_buff_4 (FF)
  Destination:          Inst_counter30/count_buff_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.317 - 0.334)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_counter30/count_buff_4 to Inst_counter30/count_buff_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.AQ       Tcko                  0.525   Inst_counter30/count_buff<7>
                                                       Inst_counter30/count_buff_4
    SLICE_X8Y53.A5       net (fanout=1)        0.456   Inst_counter30/count_buff<4>
    SLICE_X8Y53.COUT     Topcya                0.474   Inst_counter30/count_buff<7>
                                                       Inst_counter30/count_buff<4>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.COUT     Tbyp                  0.093   Inst_counter30/count_buff<11>
                                                       Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.COUT     Tbyp                  0.093   Inst_counter30/count_buff<15>
                                                       Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.COUT     Tbyp                  0.093   Inst_counter30/count_buff<19>
                                                       Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.COUT     Tbyp                  0.093   Inst_counter30/count_buff<23>
                                                       Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CLK      Tcinck                0.313   Inst_counter30/count_buff<27>
                                                       Inst_counter30/Mcount_count_buff_cy<27>
                                                       Inst_counter30/count_buff_27
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.684ns logic, 0.550ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_counter30/count_buff_3 (FF)
  Destination:          Inst_counter30/count_buff_27 (FF)
  Requirement:          31.250ns
  Data Path Delay:      2.160ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.317 - 0.337)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_counter30/count_buff_3 to Inst_counter30/count_buff_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.DQ       Tcko                  0.525   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff_3
    SLICE_X8Y52.D5       net (fanout=1)        0.448   Inst_counter30/count_buff<3>
    SLICE_X8Y52.COUT     Topcyd                0.312   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff<3>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<3>
    SLICE_X8Y53.COUT     Tbyp                  0.093   Inst_counter30/count_buff<7>
                                                       Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<7>
    SLICE_X8Y54.COUT     Tbyp                  0.093   Inst_counter30/count_buff<11>
                                                       Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<11>
    SLICE_X8Y55.COUT     Tbyp                  0.093   Inst_counter30/count_buff<15>
                                                       Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   Inst_counter30/Mcount_count_buff_cy<15>
    SLICE_X8Y56.COUT     Tbyp                  0.093   Inst_counter30/count_buff<19>
                                                       Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<19>
    SLICE_X8Y57.COUT     Tbyp                  0.093   Inst_counter30/count_buff<23>
                                                       Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   Inst_counter30/Mcount_count_buff_cy<23>
    SLICE_X8Y58.CLK      Tcinck                0.313   Inst_counter30/count_buff<27>
                                                       Inst_counter30/Mcount_count_buff_cy<27>
                                                       Inst_counter30/count_buff_27
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (1.615ns logic, 0.545ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_counter30/count_buff_1 (SLICE_X8Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_counter30/count_buff_1 (FF)
  Destination:          Inst_counter30/count_buff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_counter30/count_buff_1 to Inst_counter30/count_buff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.234   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff_1
    SLICE_X8Y52.B5       net (fanout=1)        0.059   Inst_counter30/count_buff<1>
    SLICE_X8Y52.CLK      Tah         (-Th)    -0.237   Inst_counter30/count_buff<3>
                                                       Inst_counter30/count_buff<1>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<3>
                                                       Inst_counter30/count_buff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_counter30/count_buff_5 (SLICE_X8Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_counter30/count_buff_5 (FF)
  Destination:          Inst_counter30/count_buff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_counter30/count_buff_5 to Inst_counter30/count_buff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y53.BQ       Tcko                  0.234   Inst_counter30/count_buff<7>
                                                       Inst_counter30/count_buff_5
    SLICE_X8Y53.B5       net (fanout=1)        0.059   Inst_counter30/count_buff<5>
    SLICE_X8Y53.CLK      Tah         (-Th)    -0.237   Inst_counter30/count_buff<7>
                                                       Inst_counter30/count_buff<5>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<7>
                                                       Inst_counter30/count_buff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_counter30/count_buff_9 (SLICE_X8Y54.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_counter30/count_buff_9 (FF)
  Destination:          Inst_counter30/count_buff_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_counter30/count_buff_9 to Inst_counter30/count_buff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.BQ       Tcko                  0.234   Inst_counter30/count_buff<11>
                                                       Inst_counter30/count_buff_9
    SLICE_X8Y54.B5       net (fanout=1)        0.059   Inst_counter30/count_buff<9>
    SLICE_X8Y54.CLK      Tah         (-Th)    -0.237   Inst_counter30/count_buff<11>
                                                       Inst_counter30/count_buff<9>_rt
                                                       Inst_counter30/Mcount_count_buff_cy<11>
                                                       Inst_counter30/count_buff_9
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_counter30/count_buff<3>/CLK
  Logical resource: Inst_counter30/count_buff_0/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_counter30/count_buff<3>/CLK
  Logical resource: Inst_counter30/count_buff_1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "CLK" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.520ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_counter30/count_buff<3>/CLK
  Logical resource: Inst_counter30/count_buff_0/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 3.520ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Inst_counter30/count_buff<3>/CLK
  Logical resource: Inst_counter30/count_buff_1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.468|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 930 paths, 0 nets, and 91 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 21 09:39:33 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



