Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o N:/Coa/lab 5/logic gates/logicGate/logicGate_Test_isim_beh.exe -prj N:/Coa/lab 5/logic gates/logicGate/logicGate_Test_beh.prj work.logicGate_Test 
ISim M.53d (signature 0x7dea747)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "N:/Coa/lab 5/logic gates/logicGate/MUX4to1.vhd" into library work
Parsing VHDL file "N:/Coa/lab 5/logic gates/logicGate/logicGates.vhd" into library work
Parsing VHDL file "N:/Coa/lab 5/logic gates/logicGate/logicGate_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture dataflow of entity mux4to1 [mux4to1_default]
Compiling architecture behavioral of entity logicgates [\logicGates(2)\]
Compiling architecture behavior of entity logicgate_test
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable N:/Coa/lab 5/logic gates/logicGate/logicGate_Test_isim_beh.exe
Fuse Memory Usage: 19076 KB
Fuse CPU Usage: 46 ms
