

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Jan  7 20:04:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.048|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  5617|  44385|  5617|  44385|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  5616|  44384| 702 ~ 2774 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   700|   2772|  100 ~ 198 |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    98|    196|          14|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    12|     12|           6|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     4|      4|           2|          -|          -|       2|    no    |
        +-------------------------+------+-------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    348|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     170|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     170|    452|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_368_p2        |     *    |      0|  0|  51|           9|           7|
    |tmp3_fu_301_p2        |     *    |      0|  0|  41|           6|           8|
    |add_ln23_1_fu_407_p2  |     +    |      0|  0|  14|          14|          14|
    |add_ln23_fu_402_p2    |     +    |      0|  0|  14|          14|          14|
    |add_ln31_fu_373_p2    |     +    |      0|  0|  12|          12|          12|
    |in_h_fu_343_p2        |     +    |      0|  0|  10|           1|           2|
    |in_w_fu_392_p2        |     +    |      0|  0|  10|           1|           2|
    |next_mul5_fu_243_p2   |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_248_p2    |     +    |      0|  0|  15|           9|           9|
    |out_d_fu_258_p2       |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_269_p2       |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_311_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_291_p2        |     +    |      0|  0|  15|           8|           8|
    |tmp4_fu_353_p2        |     +    |      0|  0|  14|           9|           9|
    |tmp_fu_359_p2         |     +    |      0|  0|  14|           9|           9|
    |icmp_ln15_fu_253_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln16_fu_264_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln18_fu_306_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_337_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_386_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln26_fu_427_p2   |   icmp   |      0|  0|  13|          16|          16|
    |or_ln26_1_fu_433_p2   |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_417_p2     |    or    |      0|  0|   2|           1|           1|
    |buffer_2_fu_439_p3    |  select  |      0|  0|  16|           1|          16|
    |xor_ln26_fu_421_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 348|         150|         160|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  41|          8|    1|          8|
    |in_h_0_reg_177    |   9|          2|    2|          4|
    |in_w_0_reg_188    |   9|          2|    2|          4|
    |out_d_0_reg_120   |   9|          2|    5|         10|
    |out_h_0_reg_155   |   9|          2|    4|          8|
    |out_w_0_reg_166   |   9|          2|    4|          8|
    |phi_mul4_reg_143  |   9|          2|    8|         16|
    |phi_mul_reg_131   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 104|         22|   35|         76|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |buffer_fu_60              |  16|   0|   16|          0|
    |empty_49_reg_483          |   4|   0|    4|          0|
    |empty_50_reg_488          |   5|   0|    5|          0|
    |empty_reg_478             |   4|   0|    4|          0|
    |in_h_0_reg_177            |   2|   0|    2|          0|
    |in_h_reg_555              |   2|   0|    2|          0|
    |in_w_0_reg_188            |   2|   0|    2|          0|
    |in_w_reg_573              |   2|   0|    2|          0|
    |next_mul5_reg_493         |   8|   0|    8|          0|
    |next_mul_reg_498          |   9|   0|    9|          0|
    |out_d_0_reg_120           |   5|   0|    5|          0|
    |out_d_reg_506             |   5|   0|    5|          0|
    |out_h_0_reg_155           |   4|   0|    4|          0|
    |out_h_reg_514             |   4|   0|    4|          0|
    |out_w_0_reg_166           |   4|   0|    4|          0|
    |out_w_reg_532             |   4|   0|    4|          0|
    |phi_mul4_reg_143          |   8|   0|    8|          0|
    |phi_mul_reg_131           |   9|   0|    9|          0|
    |tmp1_reg_560              |  14|   0|   14|          0|
    |tmp3_reg_524              |  12|   0|   12|          0|
    |trunc_ln20_reg_547        |   1|   0|    1|          0|
    |trunc_ln22_reg_565        |   1|   0|    1|          0|
    |zext_ln23_1_cast_reg_463  |   7|   0|   14|          7|
    |zext_ln23_2_reg_519       |   4|   0|    9|          5|
    |zext_ln23_3_reg_537       |   4|   0|   12|          8|
    |zext_ln23_4_reg_542       |   4|   0|   14|         10|
    |zext_ln23_reg_458         |   7|   0|    9|          2|
    |zext_ln31_1_cast_reg_473  |   6|   0|   12|          6|
    |zext_ln31_reg_468         |   6|   0|    8|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 170|   0|  210|         40|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%buffer = alloca i16"   --->   Operation 8 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 9 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 10 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 11 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 12 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 13 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln6 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 14 'sext' 'sext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln6_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 15 'sext' 'sext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln6_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 16 'sext' 'sext_ln6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 17 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23_1_cast = zext i7 %sext_ln6_2 to i14" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 18 'zext' 'zext_ln23_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %sext_ln6_1 to i8" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 19 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln31_1_cast = zext i6 %sext_ln6 to i12" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 20 'zext' 'zext_ln31_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 21 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_49 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 22 'trunc' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_50 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 23 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/max_pooling2d.cpp:15]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i8 [ 0, %0 ], [ %next_mul5, %.loopexit.loopexit ]" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 27 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%next_mul5 = add i8 %phi_mul4, %zext_ln31" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 28 'add' 'next_mul5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %zext_ln23" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 29 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 30 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln15 = icmp eq i5 %out_d_0, %empty_50" [../layers_c/max_pooling2d.cpp:15]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:15]   --->   Operation 32 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %3, label %.preheader9.preheader" [../layers_c/max_pooling2d.cpp:15]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader9"   --->   Operation 34 'br' <Predicate = (!icmp_ln15)> <Delay = 1.76>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 35 'ret' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %out_h, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 36 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 37 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %out_h_0, %empty_49" [../layers_c/max_pooling2d.cpp:16]   --->   Operation 38 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/max_pooling2d.cpp:16]   --->   Operation 39 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %.loopexit.loopexit, label %.preheader8.preheader" [../layers_c/max_pooling2d.cpp:16]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 41 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 43 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %zext_ln23_1, %phi_mul4" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 44 'add' 'tmp2' <Predicate = (!icmp_ln16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i12" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 45 'zext' 'tmp2_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (4.17ns)   --->   "%tmp3 = mul i12 %zext_ln31_1_cast, %tmp2_cast" [../layers_c/max_pooling2d.cpp:6]   --->   Operation 46 'mul' 'tmp3' <Predicate = (!icmp_ln16)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %.preheader8" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 47 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 49 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 51 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 52 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader9.loopexit, label %.preheader7.preheader" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i4 %out_w_0 to i12" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 54 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln23_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w_0, i1 false)" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 55 'bitconcatenate' 'shl_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i5 %shl_ln23_1 to i14" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 56 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 57 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 58 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.04>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%in_h_0 = phi i2 [ 0, %.preheader7.preheader ], [ %in_h, %.preheader7.loopexit ]"   --->   Operation 59 'phi' 'in_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i2 %in_h_0 to i1" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 60 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %in_h_0, -2" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 61 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 62 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.56ns)   --->   "%in_h = add i2 1, %in_h_0" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 63 'add' 'in_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %2, label %.preheader.preheader" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23_5_cast = zext i2 %in_h_0 to i9" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 65 'zext' 'zext_ln23_5_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %phi_mul, %zext_ln23_5_cast" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 66 'add' 'tmp4' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp = add i9 %tmp4, %zext_ln23_2" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 67 'add' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp to i14" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 68 'zext' 'tmp_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast, %zext_ln23_1_cast" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 69 'mul' 'tmp1' <Predicate = (!icmp_ln20)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 70 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%buffer_load = load i16* %buffer" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 71 'load' 'buffer_load' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.54ns)   --->   "%add_ln31 = add i12 %tmp3, %zext_ln23_3" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 72 'add' 'add_ln31' <Predicate = (icmp_ln20)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %add_ln31 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 73 'zext' 'zext_ln31_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln31_1" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 74 'getelementptr' 'output_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (3.25ns)   --->   "store i16 %buffer_load, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 75 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader8" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 76 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%in_w_0 = phi i2 [ %in_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 77 'phi' 'in_w_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i2 %in_w_0 to i1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 78 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.95ns)   --->   "%icmp_ln22 = icmp eq i2 %in_w_0, -2" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 79 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 80 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.56ns)   --->   "%in_w = add i2 1, %in_w_0" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 81 'add' 'in_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %.preheader7.loopexit, label %1" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i2 %in_w_0 to i14" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 83 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23 = add i14 %tmp1, %zext_ln23_5" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 84 'add' 'add_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln23_1 = add i14 %add_ln23, %zext_ln23_4" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 85 'add' 'add_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i14 %add_ln23_1 to i64" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 86 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_6" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 87 'getelementptr' 'input_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%tmp_6 = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 88 'load' 'tmp_6' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 89 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.66>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%buffer_load_1 = load i16* %buffer" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 90 'load' 'buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%tmp_6 = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 91 'load' 'tmp_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node buffer_2)   --->   "%or_ln26 = or i1 %trunc_ln22, %trunc_ln20" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 92 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node buffer_2)   --->   "%xor_ln26 = xor i1 %or_ln26, true" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 93 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (2.42ns)   --->   "%icmp_ln26 = icmp slt i16 %buffer_load_1, %tmp_6" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 94 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node buffer_2)   --->   "%or_ln26_1 = or i1 %icmp_ln26, %xor_ln26" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 95 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%buffer_2 = select i1 %or_ln26_1, i16 %tmp_6, i16 %buffer_load_1" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 96 'select' 'buffer_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "store i16 %buffer_2, i16* %buffer" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/max_pooling2d.cpp:22]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer             (alloca           ) [ 00111111]
output_width_read  (read             ) [ 00000000]
output_height_read (read             ) [ 00000000]
output_depth_read  (read             ) [ 00000000]
input_width_read   (read             ) [ 00000000]
input_height_read  (read             ) [ 00000000]
sext_ln6           (sext             ) [ 00000000]
sext_ln6_1         (sext             ) [ 00000000]
sext_ln6_2         (sext             ) [ 00000000]
zext_ln23          (zext             ) [ 00111111]
zext_ln23_1_cast   (zext             ) [ 00111111]
zext_ln31          (zext             ) [ 00111111]
zext_ln31_1_cast   (zext             ) [ 00111111]
empty              (trunc            ) [ 00111111]
empty_49           (trunc            ) [ 00111111]
empty_50           (trunc            ) [ 00111111]
br_ln15            (br               ) [ 01111111]
out_d_0            (phi              ) [ 00100000]
phi_mul            (phi              ) [ 00101111]
phi_mul4           (phi              ) [ 00111111]
next_mul5          (add              ) [ 01111111]
next_mul           (add              ) [ 01111111]
empty_51           (speclooptripcount) [ 00000000]
icmp_ln15          (icmp             ) [ 00111111]
out_d              (add              ) [ 01111111]
br_ln15            (br               ) [ 00000000]
br_ln0             (br               ) [ 00111111]
ret_ln0            (ret              ) [ 00000000]
out_h_0            (phi              ) [ 00010000]
empty_52           (speclooptripcount) [ 00000000]
icmp_ln16          (icmp             ) [ 00111111]
out_h              (add              ) [ 00111111]
br_ln16            (br               ) [ 00000000]
zext_ln23_1        (zext             ) [ 00000000]
shl_ln             (bitconcatenate   ) [ 00000000]
zext_ln23_2        (zext             ) [ 00001111]
tmp2               (add              ) [ 00000000]
tmp2_cast          (zext             ) [ 00000000]
tmp3               (mul              ) [ 00001111]
br_ln18            (br               ) [ 00111111]
br_ln0             (br               ) [ 01111111]
out_w_0            (phi              ) [ 00001000]
empty_53           (speclooptripcount) [ 00000000]
icmp_ln18          (icmp             ) [ 00111111]
out_w              (add              ) [ 00111111]
br_ln18            (br               ) [ 00000000]
zext_ln23_3        (zext             ) [ 00000111]
shl_ln23_1         (bitconcatenate   ) [ 00000000]
zext_ln23_4        (zext             ) [ 00000111]
br_ln20            (br               ) [ 00111111]
br_ln0             (br               ) [ 00111111]
in_h_0             (phi              ) [ 00000100]
trunc_ln20         (trunc            ) [ 00000011]
icmp_ln20          (icmp             ) [ 00111111]
empty_54           (speclooptripcount) [ 00000000]
in_h               (add              ) [ 00111111]
br_ln20            (br               ) [ 00000000]
zext_ln23_5_cast   (zext             ) [ 00000000]
tmp4               (add              ) [ 00000000]
tmp                (add              ) [ 00000000]
tmp_cast           (zext             ) [ 00000000]
tmp1               (mul              ) [ 00000011]
br_ln22            (br               ) [ 00111111]
buffer_load        (load             ) [ 00000000]
add_ln31           (add              ) [ 00000000]
zext_ln31_1        (zext             ) [ 00000000]
output_addr        (getelementptr    ) [ 00000000]
store_ln31         (store            ) [ 00000000]
br_ln18            (br               ) [ 00111111]
in_w_0             (phi              ) [ 00000010]
trunc_ln22         (trunc            ) [ 00000001]
icmp_ln22          (icmp             ) [ 00111111]
empty_55           (speclooptripcount) [ 00000000]
in_w               (add              ) [ 00111111]
br_ln22            (br               ) [ 00000000]
zext_ln23_5        (zext             ) [ 00000000]
add_ln23           (add              ) [ 00000000]
add_ln23_1         (add              ) [ 00000000]
zext_ln23_6        (zext             ) [ 00000000]
input_addr         (getelementptr    ) [ 00000001]
br_ln0             (br               ) [ 00111111]
buffer_load_1      (load             ) [ 00000000]
tmp_6              (load             ) [ 00000000]
or_ln26            (or               ) [ 00000000]
xor_ln26           (xor              ) [ 00000000]
icmp_ln26          (icmp             ) [ 00000000]
or_ln26_1          (or               ) [ 00000000]
buffer_2           (select           ) [ 00000000]
store_ln22         (store            ) [ 00000000]
br_ln22            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="buffer_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_width_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_height_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_depth_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_width_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_height_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln31_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="120" class="1005" name="out_d_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_d_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="phi_mul4_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_mul4_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="out_h_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_h_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="out_w_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_w_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/4 "/>
</bind>
</comp>

<comp id="177" class="1005" name="in_h_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="1"/>
<pin id="179" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_h_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="2" slack="0"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h_0/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="in_w_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="1"/>
<pin id="190" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="in_w_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w_0/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="4"/>
<pin id="201" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load/5 buffer_load_1/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln6_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln6_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln6_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln6_2/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln23_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln23_1_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="zext_ln31_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln31_1_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1_cast/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="empty_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_49_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="empty_50_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="next_mul5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="1"/>
<pin id="246" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="next_mul_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="1"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln15_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="out_d_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln16_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="4" slack="2"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="out_h_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln23_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln23_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="1"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp2_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="2"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln18_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="3"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="out_w_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln23_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln23_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23_1/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln23_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln20_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln20_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="in_h_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln23_5_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5_cast/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="3"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="2"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="4"/>
<pin id="371" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln31_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="2"/>
<pin id="375" dir="0" index="1" bw="4" slack="1"/>
<pin id="376" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln31_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln22_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln22_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="in_w_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln23_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln23_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="1"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln23_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="0" index="1" bw="5" slack="2"/>
<pin id="410" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln23_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="14" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln26_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="2"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="xor_ln26_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln26_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln26_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="buffer_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="0" index="2" bw="16" slack="0"/>
<pin id="443" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_2/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln22_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="6"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/7 "/>
</bind>
</comp>

<comp id="452" class="1005" name="buffer_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="4"/>
<pin id="454" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="458" class="1005" name="zext_ln23_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="1"/>
<pin id="460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="463" class="1005" name="zext_ln23_1_cast_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="14" slack="4"/>
<pin id="465" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln23_1_cast "/>
</bind>
</comp>

<comp id="468" class="1005" name="zext_ln31_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="473" class="1005" name="zext_ln31_1_cast_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="2"/>
<pin id="475" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31_1_cast "/>
</bind>
</comp>

<comp id="478" class="1005" name="empty_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="3"/>
<pin id="480" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="483" class="1005" name="empty_49_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="2"/>
<pin id="485" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_49 "/>
</bind>
</comp>

<comp id="488" class="1005" name="empty_50_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_50 "/>
</bind>
</comp>

<comp id="493" class="1005" name="next_mul5_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="498" class="1005" name="next_mul_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="506" class="1005" name="out_d_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="514" class="1005" name="out_h_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="0"/>
<pin id="516" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="519" class="1005" name="zext_ln23_2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="2"/>
<pin id="521" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln23_2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp3_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="2"/>
<pin id="526" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="532" class="1005" name="out_w_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="537" class="1005" name="zext_ln23_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="1"/>
<pin id="539" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23_3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="zext_ln23_4_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="14" slack="2"/>
<pin id="544" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln23_4 "/>
</bind>
</comp>

<comp id="547" class="1005" name="trunc_ln20_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="2"/>
<pin id="549" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="555" class="1005" name="in_h_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="0"/>
<pin id="557" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="14" slack="1"/>
<pin id="562" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln22_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="573" class="1005" name="in_w_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w "/>
</bind>
</comp>

<comp id="578" class="1005" name="input_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="1"/>
<pin id="580" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="206"><net_src comp="64" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="70" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="82" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="88" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="207" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="203" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="64" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="70" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="76" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="147" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="135" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="124" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="124" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="159" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="159" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="159" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="159" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="275" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="143" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="170" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="170" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="170" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="170" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="181" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="181" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="181" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="181" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="131" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="380"><net_src comp="373" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="385"><net_src comp="192" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="192" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="192" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="192" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="425"><net_src comp="417" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="199" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="114" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="114" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="199" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="60" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="461"><net_src comp="215" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="466"><net_src comp="219" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="471"><net_src comp="223" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="476"><net_src comp="227" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="481"><net_src comp="231" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="486"><net_src comp="235" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="491"><net_src comp="239" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="496"><net_src comp="243" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="501"><net_src comp="248" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="509"><net_src comp="258" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="517"><net_src comp="269" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="522"><net_src comp="287" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="527"><net_src comp="301" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="535"><net_src comp="311" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="540"><net_src comp="317" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="545"><net_src comp="329" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="550"><net_src comp="333" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="558"><net_src comp="343" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="563"><net_src comp="368" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="568"><net_src comp="382" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="576"><net_src comp="392" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="581"><net_src comp="107" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {6 7 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln23_1_cast : 1
		zext_ln31 : 1
		zext_ln31_1_cast : 1
	State 2
		next_mul5 : 1
		next_mul : 1
		icmp_ln15 : 1
		out_d : 1
		br_ln15 : 2
	State 3
		icmp_ln16 : 1
		out_h : 1
		br_ln16 : 2
		zext_ln23_1 : 1
		shl_ln : 1
		zext_ln23_2 : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 4
	State 4
		icmp_ln18 : 1
		out_w : 1
		br_ln18 : 2
		zext_ln23_3 : 1
		shl_ln23_1 : 1
		zext_ln23_4 : 2
	State 5
		trunc_ln20 : 1
		icmp_ln20 : 1
		in_h : 1
		br_ln20 : 2
		zext_ln23_5_cast : 1
		tmp4 : 2
		tmp : 3
		tmp_cast : 4
		tmp1 : 5
		zext_ln31_1 : 1
		output_addr : 2
		store_ln31 : 3
	State 6
		trunc_ln22 : 1
		icmp_ln22 : 1
		in_w : 1
		br_ln22 : 2
		zext_ln23_5 : 1
		add_ln23 : 2
		add_ln23_1 : 3
		zext_ln23_6 : 4
		input_addr : 5
		tmp_6 : 6
	State 7
		icmp_ln26 : 1
		store_ln22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul5_fu_243       |    0    |    0    |    15   |
|          |        next_mul_fu_248        |    0    |    0    |    15   |
|          |          out_d_fu_258         |    0    |    0    |    15   |
|          |          out_h_fu_269         |    0    |    0    |    13   |
|          |          tmp2_fu_291          |    0    |    0    |    15   |
|          |          out_w_fu_311         |    0    |    0    |    13   |
|    add   |          in_h_fu_343          |    0    |    0    |    10   |
|          |          tmp4_fu_353          |    0    |    0    |    14   |
|          |           tmp_fu_359          |    0    |    0    |    14   |
|          |        add_ln31_fu_373        |    0    |    0    |    12   |
|          |          in_w_fu_392          |    0    |    0    |    10   |
|          |        add_ln23_fu_402        |    0    |    0    |    14   |
|          |       add_ln23_1_fu_407       |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp3_fu_301          |    0    |    0    |    41   |
|          |          tmp1_fu_368          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln15_fu_253       |    0    |    0    |    11   |
|          |        icmp_ln16_fu_264       |    0    |    0    |    9    |
|   icmp   |        icmp_ln18_fu_306       |    0    |    0    |    9    |
|          |        icmp_ln20_fu_337       |    0    |    0    |    8    |
|          |        icmp_ln22_fu_386       |    0    |    0    |    8    |
|          |        icmp_ln26_fu_427       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        buffer_2_fu_439        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln26_fu_417        |    0    |    0    |    2    |
|          |        or_ln26_1_fu_433       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln26_fu_421        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_64 |    0    |    0    |    0    |
|          | output_height_read_read_fu_70 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_76 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_82  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_88 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln6_fu_203        |    0    |    0    |    0    |
|   sext   |       sext_ln6_1_fu_207       |    0    |    0    |    0    |
|          |       sext_ln6_2_fu_211       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln23_fu_215       |    0    |    0    |    0    |
|          |    zext_ln23_1_cast_fu_219    |    0    |    0    |    0    |
|          |        zext_ln31_fu_223       |    0    |    0    |    0    |
|          |    zext_ln31_1_cast_fu_227    |    0    |    0    |    0    |
|          |       zext_ln23_1_fu_275      |    0    |    0    |    0    |
|          |       zext_ln23_2_fu_287      |    0    |    0    |    0    |
|   zext   |        tmp2_cast_fu_297       |    0    |    0    |    0    |
|          |       zext_ln23_3_fu_317      |    0    |    0    |    0    |
|          |       zext_ln23_4_fu_329      |    0    |    0    |    0    |
|          |    zext_ln23_5_cast_fu_349    |    0    |    0    |    0    |
|          |        tmp_cast_fu_364        |    0    |    0    |    0    |
|          |       zext_ln31_1_fu_377      |    0    |    0    |    0    |
|          |       zext_ln23_5_fu_398      |    0    |    0    |    0    |
|          |       zext_ln23_6_fu_412      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_231         |    0    |    0    |    0    |
|          |        empty_49_fu_235        |    0    |    0    |    0    |
|   trunc  |        empty_50_fu_239        |    0    |    0    |    0    |
|          |       trunc_ln20_fu_333       |    0    |    0    |    0    |
|          |       trunc_ln22_fu_382       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_279         |    0    |    0    |    0    |
|          |       shl_ln23_1_fu_321       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   346   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     buffer_reg_452     |   16   |
|    empty_49_reg_483    |    4   |
|    empty_50_reg_488    |    5   |
|      empty_reg_478     |    4   |
|     in_h_0_reg_177     |    2   |
|      in_h_reg_555      |    2   |
|     in_w_0_reg_188     |    2   |
|      in_w_reg_573      |    2   |
|   input_addr_reg_578   |   14   |
|    next_mul5_reg_493   |    8   |
|    next_mul_reg_498    |    9   |
|     out_d_0_reg_120    |    5   |
|      out_d_reg_506     |    5   |
|     out_h_0_reg_155    |    4   |
|      out_h_reg_514     |    4   |
|     out_w_0_reg_166    |    4   |
|      out_w_reg_532     |    4   |
|    phi_mul4_reg_143    |    8   |
|     phi_mul_reg_131    |    9   |
|      tmp1_reg_560      |   14   |
|      tmp3_reg_524      |   12   |
|   trunc_ln20_reg_547   |    1   |
|   trunc_ln22_reg_565   |    1   |
|zext_ln23_1_cast_reg_463|   14   |
|   zext_ln23_2_reg_519  |    9   |
|   zext_ln23_3_reg_537  |   12   |
|   zext_ln23_4_reg_542  |   14   |
|    zext_ln23_reg_458   |    9   |
|zext_ln31_1_cast_reg_473|   12   |
|    zext_ln31_reg_468   |    8   |
+------------------------+--------+
|          Total         |   217  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_131  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul4_reg_143 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   62   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   217  |   373  |
+-----------+--------+--------+--------+--------+
