{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509051503136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509051503147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 22:58:22 2017 " "Processing started: Thu Oct 26 22:58:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509051503147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051503147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab4LcdInterface -c mainRevision " "Command: quartus_sta lab4LcdInterface -c mainRevision" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051503147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509051503377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051503707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051503707 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051503771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051503771 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "86 " "TimeQuest Timing Analyzer is analyzing 86 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504382 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509051504655 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504655 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504857 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504872 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.sdc " "Reading SDC File: 'd:/syncplicity/z003nc3v/documents/mse/1sem_hs17_18/tsm_embhardw/w4/exercises/lab4lcdinterface/db/ip/systemfile/submodules/systemfile_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504897 ""}
{ "Warning" "WSTA_SCC_LOOP" "68 " "Found combinational loop of 68 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~5\|combout " "Node \"inst\|lcd\|LessThan1~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector26~0\|datad " "Node \"inst\|lcd\|Selector26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector26~0\|combout " "Node \"inst\|lcd\|Selector26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~12\|datad " "Node \"inst\|lcd\|Add1~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~12\|combout " "Node \"inst\|lcd\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector26~0\|datac " "Node \"inst\|lcd\|Selector26~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~5\|datac " "Node \"inst\|lcd\|LessThan1~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~3\|datac " "Node \"inst\|lcd\|LessThan1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~3\|combout " "Node \"inst\|lcd\|LessThan1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~4\|datab " "Node \"inst\|lcd\|LessThan1~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~4\|combout " "Node \"inst\|lcd\|LessThan1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~6\|datab " "Node \"inst\|lcd\|LessThan1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~6\|combout " "Node \"inst\|lcd\|LessThan1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~5\|datad " "Node \"inst\|lcd\|LessThan1~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~6\|datac " "Node \"inst\|lcd\|LessThan1~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~16\|datac " "Node \"inst\|lcd\|idleCount_D~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~16\|combout " "Node \"inst\|lcd\|idleCount_D~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~10\|datab " "Node \"inst\|lcd\|Add1~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~10\|cout " "Node \"inst\|lcd\|Add1~10\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~12\|cin " "Node \"inst\|lcd\|Add1~12\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~10\|combout " "Node \"inst\|lcd\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~16\|datad " "Node \"inst\|lcd\|idleCount_D~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~6\|datad " "Node \"inst\|lcd\|LessThan1~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~19\|datad " "Node \"inst\|lcd\|idleCount_D~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~19\|combout " "Node \"inst\|lcd\|idleCount_D~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~4\|datac " "Node \"inst\|lcd\|LessThan1~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~8\|datab " "Node \"inst\|lcd\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~8\|combout " "Node \"inst\|lcd\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~19\|datac " "Node \"inst\|lcd\|idleCount_D~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~8\|cout " "Node \"inst\|lcd\|Add1~8\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~10\|cin " "Node \"inst\|lcd\|Add1~10\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~18\|datac " "Node \"inst\|lcd\|idleCount_D~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~18\|combout " "Node \"inst\|lcd\|idleCount_D~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~4\|dataa " "Node \"inst\|lcd\|LessThan1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~6\|datab " "Node \"inst\|lcd\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~6\|combout " "Node \"inst\|lcd\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~18\|datad " "Node \"inst\|lcd\|idleCount_D~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~6\|cout " "Node \"inst\|lcd\|Add1~6\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~8\|cin " "Node \"inst\|lcd\|Add1~8\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~17\|datad " "Node \"inst\|lcd\|idleCount_D~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~17\|combout " "Node \"inst\|lcd\|idleCount_D~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~4\|datad " "Node \"inst\|lcd\|LessThan1~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~4\|dataa " "Node \"inst\|lcd\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~4\|combout " "Node \"inst\|lcd\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~17\|datac " "Node \"inst\|lcd\|idleCount_D~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~4\|cout " "Node \"inst\|lcd\|Add1~4\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~6\|cin " "Node \"inst\|lcd\|Add1~6\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~20\|datac " "Node \"inst\|lcd\|idleCount_D~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~20\|combout " "Node \"inst\|lcd\|idleCount_D~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~2\|datab " "Node \"inst\|lcd\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~2\|combout " "Node \"inst\|lcd\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~3\|datab " "Node \"inst\|lcd\|LessThan1~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|idleCount_D~20\|datad " "Node \"inst\|lcd\|idleCount_D~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~2\|cout " "Node \"inst\|lcd\|Add1~2\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~4\|cin " "Node \"inst\|lcd\|Add1~4\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector32~1\|datac " "Node \"inst\|lcd\|Selector32~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector32~1\|combout " "Node \"inst\|lcd\|Selector32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~0\|dataa " "Node \"inst\|lcd\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~0\|combout " "Node \"inst\|lcd\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~3\|datad " "Node \"inst\|lcd\|LessThan1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector32~1\|datad " "Node \"inst\|lcd\|Selector32~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~0\|cout " "Node \"inst\|lcd\|Add1~0\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~2\|cin " "Node \"inst\|lcd\|Add1~2\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector33~0\|datad " "Node \"inst\|lcd\|Selector33~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector33~0\|combout " "Node \"inst\|lcd\|Selector33~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|LessThan1~3\|dataa " "Node \"inst\|lcd\|LessThan1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Selector33~0\|dataa " "Node \"inst\|lcd\|Selector33~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|Add1~0\|datab " "Node \"inst\|lcd\|Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504955 ""}  } { { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 315 -1 0 } } { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 288 -1 0 } } { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 380 -1 0 } } { "db/ip/systemfile/submodules/lcddriver.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/lcddriver.vhdl" 96 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504955 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector44~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector44~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector44~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector44~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504957 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector45~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector45~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector45~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector45~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector46~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector46~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector46~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector46~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector47~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector47~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector47~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector47~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector48~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector48~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector48~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector48~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector49~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector49~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector49~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector49~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector50~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector50~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector50~2\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector50~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector51~5\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector51~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector51~5\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector51~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector52~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector52~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector52~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector52~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504958 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504958 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector53~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector53~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector53~2\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector53~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector55~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector55~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector55~2\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector55~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector54~3\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector54~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector54~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector54~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector54~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector54~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector54~3\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector54~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector54~3\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector54~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector58~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector58~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector58~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector58~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector59~7\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector59~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector59~7\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector59~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector56~3\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector56~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector56~2\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector56~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector56~2\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector56~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector56~3\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector56~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector56~3\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector56~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector57~9\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector57~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector57~9\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector57~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector57~8\|datac " "Node \"inst\|lcd\|dataBuffer\|Selector57~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector57~8\|combout " "Node \"inst\|lcd\|dataBuffer\|Selector57~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""} { "Warning" "WSTA_SCC_NODE" "inst\|lcd\|dataBuffer\|Selector57~9\|datad " "Node \"inst\|lcd\|dataBuffer\|Selector57~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509051504959 ""}  } { { "db/ip/systemfile/submodules/fifo.vhdl" "" { Text "D:/syncplicity/z003nc3v/Documents/MSE/1Sem_HS17_18/TSM_EmbHardw/w4/exercises/lab4LcdInterface/db/ip/systemfile/submodules/fifo.vhdl" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504959 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051504989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504989 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty " "Node: systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\$latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\$latch is being clocked by systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051504989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504989 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer|statePres_D.stateEmpty"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Node: systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] is being clocked by systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051504989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504989 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer|numEl_D[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D is being clocked by systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051504989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504989 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|RxStatePres_D.RxStateIdle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier " "Node: systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier " "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO is being clocked by systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051504989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504989 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|RxStatePres_D.RxStateRxPostPushDataIdentifier"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx " "Node: systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx " "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO is being clocked by systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051504989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051504989 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|TxStatePres_D.TxStatePostTx"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509051505127 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509051505127 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505127 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051505128 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051505128 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051505128 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505128 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509051505129 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509051505156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.286 " "Worst-case setup slack is 39.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.286               0.000 altera_reserved_tck  " "   39.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.409 " "Worst-case hold slack is 0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 altera_reserved_tck  " "    0.409               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.238 " "Worst-case recovery slack is 48.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.238               0.000 altera_reserved_tck  " "   48.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.249 " "Worst-case removal slack is 1.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.249               0.000 altera_reserved_tck  " "    1.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051505242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.251 ns " "Worst Case Available Settling Time: 197.251 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051505332 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505332 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509051505342 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051505393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051506837 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051510417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510417 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty " "Node: systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\$latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\$latch is being clocked by systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051510417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510417 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer|statePres_D.stateEmpty"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Node: systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] is being clocked by systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051510417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510417 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer|numEl_D[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D is being clocked by systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051510417 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510417 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|RxStatePres_D.RxStateIdle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier " "Node: systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier " "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO is being clocked by systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051510418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510418 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|RxStatePres_D.RxStateRxPostPushDataIdentifier"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx " "Node: systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx " "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO is being clocked by systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051510418 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510418 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|TxStatePres_D.TxStatePostTx"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509051510433 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509051510433 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510433 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051510433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051510433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051510433 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051510433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.104 " "Worst-case setup slack is 40.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.104               0.000 altera_reserved_tck  " "   40.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 altera_reserved_tck  " "    0.360               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.492 " "Worst-case recovery slack is 48.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.492               0.000 altera_reserved_tck  " "   48.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.147 " "Worst-case removal slack is 1.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 altera_reserved_tck  " "    1.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.490 " "Worst-case minimum pulse width slack is 49.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516266 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.519 ns " "Worst Case Available Settling Time: 197.519 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516354 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516354 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509051516365 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50M " "Node: clk_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] clk_50M " "Register systemFile:inst\|systemFile_SDRAM_ctrl:sdram_ctrl\|m_addr\[8\] is being clocked by clk_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051516747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516747 "|topLevelEntity|clk_50M"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty " "Node: systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\$latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|Data_DO\[2\]\$latch is being clocked by systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|statePres_D.stateEmpty" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051516747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer|statePres_D.stateEmpty"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Node: systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\] " "Latch systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[9\] is being clocked by systemFile:inst\|LcdDriver:lcd\|FIFO:dataBuffer\|numEl_D\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051516747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|FIFO:dataBuffer|numEl_D[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Node: systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle " "Latch systemFile:inst\|LcdDriver:lcd\|IsData_D is being clocked by systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateIdle" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051516747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|RxStatePres_D.RxStateIdle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier " "Node: systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier " "Latch systemFile:inst\|LcdDriver:lcd\|WaitReq_SO is being clocked by systemFile:inst\|LcdDriver:lcd\|RxStatePres_D.RxStateRxPostPushDataIdentifier" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051516747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|RxStatePres_D.RxStateRxPostPushDataIdentifier"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx " "Node: systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx " "Latch systemFile:inst\|LcdDriver:lcd\|DC_NSO is being clocked by systemFile:inst\|LcdDriver:lcd\|TxStatePres_D.TxStatePostTx" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509051516747 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516747 "|topLevelEntity|systemFile:inst|LcdDriver:lcd|TxStatePres_D.TxStatePostTx"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509051516760 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509051516760 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516760 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051516761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051516761 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509051516761 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.733 " "Worst-case setup slack is 44.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.733               0.000 altera_reserved_tck  " "   44.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.319 " "Worst-case recovery slack is 49.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.319               0.000 altera_reserved_tck  " "   49.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582               0.000 altera_reserved_tck  " "    0.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461               0.000 altera_reserved_tck  " "   49.461               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509051516809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516809 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.704 ns " "Worst Case Available Settling Time: 198.704 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509051516893 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051516893 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051517321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051517323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 167 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509051517497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 22:58:37 2017 " "Processing ended: Thu Oct 26 22:58:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509051517497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509051517497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509051517497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509051517497 ""}
