@article{Neumann56,
    author={Von Neumann, John},
    title ={Probabilistic logics and the synthesis of reliable organisms from unreliable components},
    journal={Automata Studies},
    volume={34},
    year={1956},
    pages={43--98},
}

@article{Taylor68a,
    author={Taylor, Michael},
    title ={Reliable information storage in memories designed from unreliable components},
    journal={Bell Syst. Tech. J.},
    volume={47},
    year={1968},
    pages={2299--2337},
}

@article{Taylor68b,
    author={Taylor, Michael},
    title ={Reliable computation in computing systems designed from unreliable components},
    journal={Bell Syst. Tech. J.},
    volume={47},
    year={1968},
    month={December},
    pages={2339--2266},
}

@article{Hadjicostis05,
    author={Hadjicostis, C. N. and Verghese, G. C.},
    title ={Coding approaches to fault tolerance in linear dynamic systems},
    journal={IEEE Trans. Inf. Theory},
    volume={51},
    number={1},
    year={2005},
    month={January},
    pages={210--228},
}

@article{Kuznetsov73,
    author={Kuznetsov, A.},
    title ={Information storage in a memory assembled from unreliable components},
    journal={Prob. Inf. Transmission},
    volume={9},
    year={1973},
    pages={254--264},
}
@article{Vasic07,
    author={Vasic, B. and Chilappagari, S.K.},
    title ={An Information Theoretical Framework for Analysis and Design of Nanoscale Fault-Tolerant Memories Based on Low-Density Parity-Check Codes},
    journal={Circuits and Systems I: Regular Papers, IEEE Transactions on},
    volume={54},
    number={11},
    year={2007},
    month={November},
    pages={2438--2446},
}
@article{Mohanram09,
    author={Choudhury, M. and Mohanram, K.},
    title ={Reliability analysis of logic circuits},
    journal={IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems},
    volume={28},
    number={3},
    year={2009},
    pages={392--405},
}
@article{Mohanram13,
    author={Choudhury, Mihir R and Mohanram, Kartik},
    title ={Low cost concurrent error masking using approximate logic circuits},
    journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
    volume={32},
    number={8},
    year={2013},
    pages={1163--1176},
}
@article{Touba97,
    author={Touba, N. A. and McCluskey, E. J.},
    title ={Logic Synthesis of Multilevel Circuits with Concurrent Error Detection},
    journal={IEEE Trans. CAD},
    volume={16},
    year={1997},
    pages={783--789},
}
@inproceedings{Mohanram03,
    author={Mohanram, K. and Sogomonyan, E. S. and Gossel, M. and Touba, N. A.},
    title ={Synthesis of low-cost paritybased partially self-checking circuits},
    booktitle={Proceedings of the 9th IEEE On-Line Testing Symposium},
    year={2003},
    pages={35--40},
		doi    = {10.1109/OLT.2003.1214364},
		ISBN   = {0-7695-1968-7},
}
@inproceedings{Manich96,
    author={Manich, S. and Nicolaidis, M. and Figueras, J.},
    title ={Enhancing Realistic Fault Secureness in Parity Prediction Array Arithematic Operators by IDDQ Monitoring},
    booktitle={Proceedings of 14th IEEE VLSI Test Symposium},
    year={1996},
    pages={124--129},
		doi    = {10.1109/VTEST.1996.510846},
		ISBN   = {0-8186-7304-4},
}
@article{Ko01,
    author={Ko, S.B. and Xia, T. and Lo, J.C.},
    title ={Efficient Error Prediction in FPGA},
    journal={IEEE Int'l Symposium on Defect and Fault Tolerance in VLSI Systems},
    year={2001},
    month={October},
    pages={176--181},
}
@article{Grandhi15,
    author={Grandhi, S. K. and McCarthy, D. and Spagnol, C. and Popovici, E. and Cotofana, S.},
    title ={ROST-C: Reliability driven optimisation and synthesis techniques for combinational circuits},
    journal={Computer Design (ICCD), 2015 33rd IEEE International Conference on},
    year={2015},
    pages={431--434},
    location={New York, NY}
}
@article{ETS,
    author={Grandhi, S. and Dupraz, E. and Spagnol, C. and Savin, V. and Popovici, E.},
    title ={CPE: Codeword Prediction Encoder},
    journal={accepted IEEE European Test Symposium},
    year={2016},
    month={May},
}
@article{ICC,
    author={Dupraz, E. and Savin, V. and Grandhi, S. K. and Popovici, E. and Declerq, D.},
    title ={Practical LDPC Encoders Robust to Hardware Errors},
    journal={accepted IEEE ICC},
    year={2016},
}
@article{D5.2,
    author={Emanuel Popovici and Satish Grandhi and Christian Spagnol and Valentin Savin and Sorin Cotofana},
    title ={Fault Tolerant Synthesis through Error Correcting Codes Driven Graph Augmentationg},
    journal={FP7-ICT/FET-OPEN/ i-RISC project, Deliverable 5.2},
    year={2015},
    month={February},
}
@article{Knysh11,
    author={Knysh, D. and Dubrova, E.},
    title ={Rule-based Optimisation of AND-XOR expressions},
    journal={Facta Universitatis},
    volume={24},
    number={3},
    year={2011},
    pages={437--449},
}
