Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 77be1cfd50634b68a6a1c0903ddd2a29 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:88]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:98]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'writedata' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:220]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'arg1' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:228]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'arg1' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:264]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:321]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaE' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbE' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aludecode
Compiling module xil_defaultlib.flipenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flipenrc(WIDTH=32)
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.flipenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.path
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
