
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 07:04:12 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat dualcore
#% Begin load design ... (date=03/23 07:04:45, mem=490.3M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'dualcore' saved by 'Innovus' '19.17-s077_1' on 'Thu Mar 23 06:38:54 2023'.
% Begin Load MMMC data ... (date=03/23 07:04:46, mem=492.8M)
% End Load MMMC data ... (date=03/23 07:04:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=492.9M, current mem=492.9M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 07:04:46 2023
viaInitial ends at Thu Mar 23 07:04:46 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=37.0M, fe_cpu=0.36min, fe_real=0.62min, fe_mem=752.7M) ***
% Begin Load netlist data ... (date=03/23 07:04:49, mem=521.6M)
*** Begin netlist parsing (mem=752.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/vbin/dualcore.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 772.738M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=772.7M) ***
% End Load netlist data ... (date=03/23 07:04:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=548.1M, current mem=548.1M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 41464 stdCell insts.

*** Memory Usage v#1 (Current mem = 849.664M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:23.3, real=0:00:38.0, peak res=793.2M, current mem=793.2M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=838.5M, current mem=838.5M)
Current (total cpu=0:00:23.4, real=0:00:39.0, peak res=838.5M, current mem=838.5M)
Reading latency file '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/23 07:04:51, mem=841.5M)
% End Load MMMC data post ... (date=03/23 07:04:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=841.5M, current mem=841.5M)
Reading floorplan file - /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.fp.gz (mem = 1079.0M).
% Begin Load floorplan data ... (date=03/23 07:04:51, mem=841.6M)
*info: reset 43500 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 1136000 1130800)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.fp.spr.gz (Created by Innovus v19.17-s077_1 on Thu Mar 23 06:38:50 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=844.8M, current mem=844.8M)
There are 609 nets with weight being set
There are 656 nets with bottomPreferredRoutingLayer being set
There are 609 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/23 07:04:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=847.7M, current mem=847.7M)
Reading congestion map file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/23 07:04:51, mem=848.0M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/23 07:04:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=856.5M, current mem=856.5M)
Loading place ...
% Begin Load placement data ... (date=03/23 07:04:52, mem=856.5M)
Reading placement file - /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Thu Mar 23 06:38:50 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.2 real=0:00:00.0 mem=1100.9M) ***
Total net length = 8.354e+05 (3.691e+05 4.663e+05) (ext = 4.823e+04)
% End Load placement data ... (date=03/23 07:04:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=872.2M, current mem=870.3M)
Reading PG file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1097.9M) ***
% Begin Load routing data ... (date=03/23 07:04:52, mem=871.5M)
Reading routing file - /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Thu Mar 23 06:38:50 2023 Format: 19.1) ...
*** Total 43384 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1159.9M) ***
% End Load routing data ... (date=03/23 07:04:53, total cpu=0:00:00.5, real=0:00:01.0, peak res=934.5M, current mem=934.0M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/dualcore.prop
*** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1165.9M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/23 07:04:54, mem=977.5M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=03/23 07:04:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=977.7M, current mem=977.7M)
% Begin load AAE data ... (date=03/23 07:04:54, mem=977.7M)
AAE DB initialization (MEM=1228.77 CPU=0:00:00.3 REAL=0:00:00.0) 
% End load AAE data ... (date=03/23 07:04:55, total cpu=0:00:00.7, real=0:00:01.0, peak res=987.5M, current mem=987.5M)
Restoring CCOpt config...
  Extracting original clock gating for clk2...
    clock_tree clk2 contains 5020 sinks and 165 clock gates.
    Extraction for clk2 complete.
  Extracting original clock gating for clk2 done.
  Extracting original clock gating for clk1...
    clock_tree clk1 contains 5275 sinks and 171 clock gates.
    Extraction for clk1 complete.
  Extracting original clock gating for clk1 done.
  The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
  The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
  Added 1 ignore pin (of 1 specified) to skew group 1. Skew group now contains 1 ignore pin.
  Added 1 ignore pin (of 1 specified) to skew group 4. Skew group now contains 1 ignore pin.
  The skew group clk1/CON was created. It contains 5275 sinks and 1 sources.
  The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/23 07:04:55, total cpu=0:00:09.1, real=0:00:10.0, peak res=1010.2M, current mem=1003.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1637 warning(s), 0 error(s)

<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1029.6M, totSessionCpu=0:00:36 **
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -activeSetupViews { WC_VIEW } -autoSetupViews { WC_VIEW} -autoTDGRSetupViews { WC_VIEW} -deleteInst true -drcMargin 0 -effort high -fixDrc true -fixFanoutLoad true -fixHoldAllowSetupTnsDegrade false -leakageToDynamicRatio 0.5 -optimizeFF true -powerEffort high -preserveAllSequential false -restruct true -setupTargetSlack 0 -verbose true
Estimated cell power/ground rail width = 0.365 um
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1035.0M, totSessionCpu=0:00:37 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE DB initialization (MEM=1336.37 CPU=0:00:00.3 REAL=0:00:00.0) 

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT)
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 10%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 20%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 30%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 40%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 50%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 60%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 70%
2023-Mar-23 07:05:54 (2023-Mar-23 14:05:54 GMT): 80%
2023-Mar-23 07:05:55 (2023-Mar-23 14:05:55 GMT): 90%

Finished Levelizing
2023-Mar-23 07:05:55 (2023-Mar-23 14:05:55 GMT)

Starting Activity Propagation
2023-Mar-23 07:05:55 (2023-Mar-23 14:05:55 GMT)
2023-Mar-23 07:05:55 (2023-Mar-23 14:05:55 GMT): 10%
2023-Mar-23 07:05:55 (2023-Mar-23 14:05:55 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:05:56 (2023-Mar-23 14:05:56 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:16, mem = 1204.9M, totSessionCpu=0:00:52 **
setExtractRCMode -engine preRoute
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1486.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1511.27 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1511.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43382  numIgnoredNets=0
[NR-eGR] There are 609 clock nets ( 609 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 680 
[NR-eGR] Rule id: 1  Nets: 42702 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 46 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.709400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.84% V. EstWL: 8.393220e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42727 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 9.310068e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       988( 1.02%)       108( 0.11%)         1( 0.00%)   ( 1.13%) 
[NR-eGR]      M3  (3)        92( 0.09%)         1( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M4  (4)       774( 0.85%)         3( 0.00%)         0( 0.00%)   ( 0.86%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        25( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1882( 0.28%)       112( 0.02%)         1( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135407
[NR-eGR]     M2  (2V) length: 2.340994e+05um, number of vias: 185981
[NR-eGR]     M3  (3H) length: 3.152978e+05um, number of vias: 37686
[NR-eGR]     M4  (4V) length: 1.634625e+05um, number of vias: 13673
[NR-eGR]     M5  (5H) length: 1.063688e+05um, number of vias: 5969
[NR-eGR]     M6  (6V) length: 1.200173e+05um, number of vias: 883
[NR-eGR]     M7  (7H) length: 5.475000e+03um, number of vias: 1010
[NR-eGR]     M8  (8V) length: 1.640172e+04um, number of vias: 0
[NR-eGR] Total length: 9.611226e+05um, number of vias: 380609
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.889580e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.25 sec, Real: 2.26 sec, Curr Mem: 1486.87 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'dualcore' of instances=76116 and nets=43500 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1472.867M)
** Profile ** Start :  cpu=0:00:00.0, mem=1472.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=1480.1M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1512.09)
Total number of fetched objects 43756
End delay calculation. (MEM=1651.2 CPU=0:00:06.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1624.12 CPU=0:00:08.2 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:01:08 mem=1624.1M)
** Profile ** Overall slacks :  cpu=0:00:11.2, mem=1624.1M
** Profile ** DRVs :  cpu=0:00:01.2, mem=1624.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.991  |
|           TNS (ns):|-191.002 |
|    Violating Paths:|  1007   |
|          All Paths:|  11008  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.935%
       (97.378% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1624.1M
**optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1283.9M, totSessionCpu=0:01:09 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1611.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1611.1M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1313.69MB/2755.21MB/1313.70MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1313.70MB/2755.21MB/1313.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1313.71MB/2755.21MB/1313.71MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT)
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 10%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 20%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 30%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 40%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 50%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 60%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 70%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 80%
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT): 90%

Finished Levelizing
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT)

Starting Activity Propagation
2023-Mar-23 07:06:21 (2023-Mar-23 14:06:21 GMT)
2023-Mar-23 07:06:22 (2023-Mar-23 14:06:22 GMT): 10%
2023-Mar-23 07:06:22 (2023-Mar-23 14:06:22 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1313.73MB/2755.21MB/1313.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT)
 ... Calculating switching power
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT): 10%
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT): 20%
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT): 30%
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT): 40%
2023-Mar-23 07:06:23 (2023-Mar-23 14:06:23 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-23 07:06:24 (2023-Mar-23 14:06:24 GMT): 60%
2023-Mar-23 07:06:25 (2023-Mar-23 14:06:25 GMT): 70%
2023-Mar-23 07:06:25 (2023-Mar-23 14:06:25 GMT): 80%
2023-Mar-23 07:06:26 (2023-Mar-23 14:06:26 GMT): 90%

Finished Calculating power
2023-Mar-23 07:06:26 (2023-Mar-23 14:06:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1314.12MB/2755.21MB/1314.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1314.12MB/2755.21MB/1314.18MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:06, mem(process/total/peak)=1314.18MB/2755.21MB/1314.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1314.19MB/2755.21MB/1314.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 07:06:26 (2023-Mar-23 14:06:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.77659408 	   53.9436%
Total Switching Power:      41.98553849 	   43.7427%
Total Leakage Power:         2.22074090 	    2.3137%
Total Power:                95.98287335
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.51       2.983      0.5809       27.08       28.21
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.167e-05
Physical-Only                          0           0      0.6903      0.6903      0.7192
Combinational                      25.26          39      0.8888       65.15       67.88
Clock (Combinational)              1.681           0     0.02915        1.71       1.781
Clock (Sequential)                 1.318           0     0.03155       1.349       1.406
-----------------------------------------------------------------------------------------
Total                              51.78       41.99       2.221       95.98         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.78       41.99       2.221       95.98         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.016           0     0.02657       1.043       1.086
clk1                               1.982           0     0.03413       2.017       2.101
-----------------------------------------------------------------------------------------
Total                              2.998           0      0.0607       3.059       3.187
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2915_n5569 (BUFFD16):          0.06655
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.838e-10 F
*                Total instances in design: 76116
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=1352.42MB/2804.21MB/1352.60MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...

 0 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          0          0

 0 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.0 real=0:00:11.0 mem=1660.1M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 609 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:22.1/0:02:17.6 (0.6), mem = 1660.1M
(I,S,L,T): WC_VIEW: 50.3336, 41.9855, 2.09064, 94.4098

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.1 (mem :1768.3M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1768.3M)

Dont care observability instance removal run...
Dont care observability instance removal limited due to an irremovable instance FILLER__4_1 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__3_1 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_1 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_1 (DCAP4)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_2 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_2 (DCAP)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_2 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_3 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_3 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_3 (DCAP4)
Dont care observability instance removal limited due to an irremovable instance FILLER__3_2 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_4 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_4 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_4 (DCAP)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_5 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_5 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__3_3 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__2_5 (DCAP4)
Dont care observability instance removal limited due to an irremovable instance FILLER__1_6 (DCAP32)
Dont care observability instance removal limited due to an irremovable instance FILLER__4_6 (DCAP32)
Dont care observability instance removal limited due to other irremovable instances...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1768.3M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1768.3M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1768.3M)
CPU of: netlist preparation :0:00:00.1 (mem :1768.3M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1768.3M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 50.3336, 41.9855, 2.09064, 94.4098
*** AreaOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:01:28.2/0:02:23.7 (0.6), mem = 1749.2M
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 609 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:30.3/0:02:25.8 (0.6), mem = 1721.3M
(I,S,L,T): WC_VIEW: 50.3336, 41.9855, 2.09064, 94.4098
Reclaim Optimization WNS Slack -2.991  TNS Slack -191.001 Density 97.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.38%|        -|  -2.991|-191.001|   0:00:00.0| 1723.3M|
|    97.38%|        7|  -2.991|-190.976|   0:00:02.0| 1781.0M|
|    97.25%|      154|  -2.968|-190.278|   0:00:05.0| 1782.0M|
|    96.52%|     2551|  -2.928|-189.141|   0:00:19.0| 1794.0M|
|    96.49%|       82|  -2.926|-189.120|   0:00:02.0| 1795.0M|
|    96.48%|        8|  -2.926|-189.120|   0:00:00.0| 1796.1M|
|    96.48%|        2|  -2.926|-189.120|   0:00:01.0| 1796.1M|
|    96.48%|        1|  -2.926|-189.120|   0:00:00.0| 1796.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.926  TNS Slack -189.120 Density 96.48
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.2) (real = 0:00:33.0) **
(I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
*** AreaOpt [finish] : cpu/real = 0:00:32.2/0:00:32.2 (1.0), totSession cpu/real = 0:02:02.5/0:02:57.9 (0.7), mem = 1796.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:34, mem=1719.05M, totSessionCpu=0:02:03).
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 609 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:04.0/0:02:59.4 (0.7), mem = 1719.1M
(I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
(I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
*** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:02:09.8/0:03:05.2 (0.7), mem = 1719.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 609 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:09.9/0:03:05.3 (0.7), mem = 1719.1M
(I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14|   323|    -0.09|     8|     8|    -0.01|     0|     0|     0|     0|    -2.93|  -189.12|       0|       0|       0|  96.48|          |         |
|    14|   323|    -0.09|     8|     8|    -0.01|     0|     0|     0|     0|    -2.93|  -189.12|       0|       0|       0|  96.48| 0:00:00.0|  1760.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 15 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1760.3M) ***

(I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
*** DrvOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:02:16.2/0:03:11.6 (0.7), mem = 1741.2M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:39, real = 0:01:39, mem = 1411.1M, totSessionCpu=0:02:16 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:16.8/0:03:12.2 (0.7), mem = 1719.2M
(I,S,L,T): WC_VIEW: 49.3176, 41.0515, 2.05523, 92.4243
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.926  TNS Slack -189.120 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.926|-189.120|    96.48%|   0:00:00.0| 1755.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.926|-189.120|    96.48%|   0:00:11.0| 1820.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.926|-189.120|    96.48%|   0:00:04.0| 1825.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.926|-189.120|    96.48%|   0:00:01.0| 1825.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.921|-179.040|    96.47%|   0:00:24.0| 1826.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.921|-179.040|    96.47%|   0:00:10.0| 1831.3M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.921|-179.040|    96.47%|   0:00:02.0| 1833.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.921|-179.040|    96.47%|   0:00:01.0| 1833.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.918|-178.133|    96.47%|   0:00:03.0| 1833.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.918|-178.133|    96.47%|   0:00:04.0| 1834.0M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.918|-178.133|    96.47%|   0:00:01.0| 1835.5M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.918|-178.133|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.916|-177.727|    96.47%|   0:00:02.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.916|-177.727|    96.47%|   0:00:02.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.916|-177.727|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.916|-177.727|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.916|-177.393|    96.47%|   0:00:01.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.916|-177.393|    96.47%|   0:00:08.0| 1837.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:01:17 real=0:01:17 mem=1837.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:01:17 real=0:01:17 mem=1837.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.916  TNS Slack -177.393 
(I,S,L,T): WC_VIEW: 49.3771, 41.0994, 2.06143, 92.5379
*** SetupOpt [finish] : cpu/real = 0:01:27.4/0:01:27.3 (1.0), totSession cpu/real = 0:03:44.1/0:04:39.5 (0.8), mem = 1802.0M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.916
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 609 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1786.84 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1786.84 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43215  numIgnoredNets=0
[NR-eGR] There are 609 clock nets ( 609 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 680 
[NR-eGR] Rule id: 1  Nets: 42535 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.137000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.89% V. EstWL: 8.098740e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42568 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.240732e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       923( 0.95%)       100( 0.10%)         2( 0.00%)   ( 1.06%) 
[NR-eGR]      M3  (3)        78( 0.08%)         1( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M4  (4)       763( 0.84%)         3( 0.00%)         0( 0.00%)   ( 0.85%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1791( 0.26%)       104( 0.02%)         2( 0.00%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.33 seconds, mem = 1796.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Identified 34652 spare or floating instances, with no clusters.
*** Finished SKP initialization (cpu=0:00:05.5, real=0:00:05.0)***
Iteration  7: Total net bbox = 4.828e+05 (2.52e+05 2.31e+05)
              Est.  stn bbox = 6.119e+05 (3.25e+05 2.87e+05)
              cpu = 0:00:44.0 real = 0:00:44.0 mem = 1913.1M
Iteration  8: Total net bbox = 4.854e+05 (2.55e+05 2.30e+05)
              Est.  stn bbox = 6.156e+05 (3.29e+05 2.87e+05)
              cpu = 0:00:30.2 real = 0:00:30.0 mem = 1892.5M
Iteration  9: Total net bbox = 4.817e+05 (2.54e+05 2.28e+05)
              Est.  stn bbox = 6.122e+05 (3.28e+05 2.85e+05)
              cpu = 0:00:26.9 real = 0:00:27.0 mem = 1898.6M
Iteration 10: Total net bbox = 4.915e+05 (2.58e+05 2.33e+05)
              Est.  stn bbox = 6.215e+05 (3.32e+05 2.89e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 1904.2M
Iteration 11: Total net bbox = 5.196e+05 (2.69e+05 2.51e+05)
              Est.  stn bbox = 6.506e+05 (3.43e+05 3.08e+05)
              cpu = 0:00:15.6 real = 0:00:16.0 mem = 1904.6M
Move report: Timing Driven Placement moves 40873 insts, mean move: 9.64 um, max move: 234.30 um
	Max move on inst (normalizer_inst/U5882): (455.60, 505.00) --> (449.10, 277.21)

Finished Incremental Placement (cpu=0:02:41, real=0:02:41, mem=1901.3M)
*** Starting refinePlace (0:06:29 mem=1904.6M) ***
Total net bbox length = 5.353e+05 (2.836e+05 2.516e+05) (ext = 3.007e+04)
Move report: Detail placement moves 59854 insts, mean move: 2.29 um, max move: 29.20 um
	Max move on inst (FILLER__2_401): (487.00, 190.00) --> (516.20, 190.00)
	Runtime: CPU: 0:00:07.2 REAL: 0:00:08.0 MEM: 1904.6MB
Summary Report:
Instances move: 40873 (out of 40912 movable)
Instances flipped: 5
Mean displacement: 2.20 um
Max displacement: 27.44 um (Instance: core2_inst/psum_mem_instance/U128) (311.134, 100.498) -> (301.2, 118)
	Length: 7 sites, height: 1 rows, site name: core, cell type: AOI22D0
Total net bbox length = 5.394e+05 (2.699e+05 2.695e+05) (ext = 3.002e+04)
Runtime: CPU: 0:00:07.4 REAL: 0:00:08.0 MEM: 1904.6MB
*** Finished refinePlace (0:06:36 mem=1904.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1921.59 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1921.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43215  numIgnoredNets=0
[NR-eGR] There are 609 clock nets ( 609 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 680 
[NR-eGR] Rule id: 1  Nets: 42535 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.87% V. EstWL: 7.344360e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42568 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.196050e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       255( 0.26%)        47( 0.05%)         9( 0.01%)   ( 0.32%) 
[NR-eGR]      M3  (3)        22( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       555( 0.61%)        36( 0.04%)         0( 0.00%)   ( 0.65%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              836( 0.12%)        84( 0.01%)         9( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.08 seconds, mem = 1929.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135032
[NR-eGR]     M2  (2V) length: 2.131848e+05um, number of vias: 184534
[NR-eGR]     M3  (3H) length: 2.625645e+05um, number of vias: 26270
[NR-eGR]     M4  (4V) length: 9.071660e+04um, number of vias: 4965
[NR-eGR]     M5  (5H) length: 5.286640e+04um, number of vias: 1747
[NR-eGR]     M6  (6V) length: 1.885656e+04um, number of vias: 516
[NR-eGR]     M7  (7H) length: 2.440800e+03um, number of vias: 673
[NR-eGR]     M8  (8V) length: 5.074200e+03um, number of vias: 0
[NR-eGR] Total length: 6.457038e+05um, number of vias: 353737
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.896060e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.94 seconds, mem = 1883.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:53, real=0:02:54)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1880.3M)
Extraction called for design 'dualcore' of instances=75949 and nets=43333 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1880.332M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:06:04, real = 0:06:04, mem = 1385.3M, totSessionCpu=0:06:41 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1791.75)
Total number of fetched objects 43589
End delay calculation. (MEM=1883.17 CPU=0:00:05.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1883.17 CPU=0:00:07.2 REAL=0:00:07.0)
*** Timing NOT met, worst failing slack is -2.434
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:55.9/0:07:51.9 (0.9), mem = 1883.2M
(I,S,L,T): WC_VIEW: 49.2088, 32.0006, 2.06143, 83.2709
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.434 TNS Slack -108.614 Density 96.47
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.279| -30.427|
|reg2cgate | 0.018|   0.000|
|reg2reg   |-2.434| -78.187|
|HEPG      |-2.434| -78.187|
|All Paths |-2.434|-108.614|
+----------+------+--------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.434|   -2.434| -78.187| -108.614|    96.47%|   0:00:00.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.406|   -2.406| -77.841| -108.268|    96.47%|   0:00:02.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.401|   -2.401| -77.793| -108.219|    96.46%|   0:00:00.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.392|   -2.392| -77.684| -108.110|    96.46%|   0:00:00.0| 1921.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.392|   -2.392| -77.675| -108.102|    96.46%|   0:00:02.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.392|   -2.392| -77.661| -108.088|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.392|   -2.392| -77.549| -107.975|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.392|   -2.392| -77.516| -107.942|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.392|   -2.392| -77.490| -107.916|    96.46%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.392|   -2.392| -77.490| -107.917|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.391|   -2.391| -77.439| -107.866|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -2.391|   -2.391| -77.396| -107.822|    96.46%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.391|   -2.391| -77.373| -107.800|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -2.391|   -2.391| -77.362| -107.789|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.391|   -2.391| -77.324| -107.750|    96.46%|   0:00:00.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -2.391|   -2.391| -77.310| -107.736|    96.46%|   0:00:01.0| 1943.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -2.391|   -2.391| -77.276| -107.702|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -2.391|   -2.391| -77.265| -107.691|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -2.391|   -2.391| -77.265| -107.691|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -2.391|   -2.391| -76.941| -107.367|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/CN                     |
|  -2.391|   -2.391| -76.907| -107.333|    96.46%|   0:00:01.0| 1951.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -2.391|   -2.391| -76.846| -107.273|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -2.391|   -2.391| -76.843| -107.270|    96.46%|   0:00:00.0| 1951.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.391|   -2.391| -76.788| -107.214|    96.46%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__0_/D               |
|  -2.391|   -2.391| -76.749| -107.175|    96.46%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -2.391|   -2.391| -76.749| -107.175|    96.46%|   0:00:01.0| 1970.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.2 real=0:00:10.0 mem=1970.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.3 real=0:00:10.0 mem=1970.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.279| -30.427|
|reg2cgate | 0.018|   0.000|
|reg2reg   |-2.391| -76.749|
|HEPG      |-2.391| -76.749|
|All Paths |-2.391|-107.175|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -2.391 TNS Slack -107.175 Density 96.46
** GigaOpt Optimizer WNS Slack -2.391 TNS Slack -107.175 Density 96.46
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.279| -30.427|
|reg2cgate | 0.018|   0.000|
|reg2reg   |-2.391| -76.749|
|HEPG      |-2.391| -76.749|
|All Paths |-2.391|-107.175|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:10.2 real=0:00:10.0 mem=1970.7M) ***

(I,S,L,T): WC_VIEW: 49.2006, 32.0022, 2.06148, 83.2643
*** SetupOpt [finish] : cpu/real = 0:00:21.6/0:00:21.6 (1.0), totSession cpu/real = 0:07:17.6/0:08:13.5 (0.9), mem = 1935.6M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1898.57 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1898.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43210  numIgnoredNets=0
[NR-eGR] There are 609 clock nets ( 609 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 680 
[NR-eGR] Rule id: 1  Nets: 42530 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.87% V. EstWL: 7.344360e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42563 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 6.195870e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       258( 0.27%)        48( 0.05%)         9( 0.01%)   ( 0.32%) 
[NR-eGR]      M3  (3)        21( 0.02%)         1( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       554( 0.61%)        37( 0.04%)         0( 0.00%)   ( 0.65%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              836( 0.12%)        86( 0.01%)         9( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.87 seconds, mem = 1908.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Identified 34652 spare or floating instances, with no clusters.
*** Finished SKP initialization (cpu=0:00:06.9, real=0:00:07.0)***
Iteration  7: Total net bbox = 5.050e+05 (2.58e+05 2.47e+05)
              Est.  stn bbox = 6.356e+05 (3.31e+05 3.04e+05)
              cpu = 0:00:46.6 real = 0:00:46.0 mem = 2007.1M
Iteration  8: Total net bbox = 4.930e+05 (2.57e+05 2.36e+05)
              Est.  stn bbox = 6.226e+05 (3.30e+05 2.93e+05)
              cpu = 0:00:35.6 real = 0:00:36.0 mem = 1991.1M
Iteration  9: Total net bbox = 4.689e+05 (2.45e+05 2.24e+05)
              Est.  stn bbox = 5.955e+05 (3.17e+05 2.79e+05)
              cpu = 0:00:16.0 real = 0:00:16.0 mem = 1994.0M
Iteration 10: Total net bbox = 4.910e+05 (2.56e+05 2.35e+05)
              Est.  stn bbox = 6.190e+05 (3.28e+05 2.91e+05)
              cpu = 0:00:12.8 real = 0:00:12.0 mem = 2000.0M
Iteration 11: Total net bbox = 5.259e+05 (2.69e+05 2.57e+05)
              Est.  stn bbox = 6.557e+05 (3.42e+05 3.14e+05)
              cpu = 0:00:17.4 real = 0:00:18.0 mem = 2005.0M
Move report: Timing Driven Placement moves 40868 insts, mean move: 5.61 um, max move: 66.10 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_2__mac_col_inst/FE_OFC553_q_temp_50): (271.60, 285.40) --> (336.01, 283.71)

Finished Incremental Placement (cpu=0:02:33, real=0:02:33, mem=2001.7M)
*** Starting refinePlace (0:09:53 mem=2005.0M) ***
Total net bbox length = 5.406e+05 (2.829e+05 2.578e+05) (ext = 3.010e+04)
Move report: Detail placement moves 57513 insts, mean move: 1.91 um, max move: 26.20 um
	Max move on inst (FILLER__2_1099): (485.20, 217.00) --> (459.00, 217.00)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2005.0MB
Summary Report:
Instances move: 40865 (out of 40907 movable)
Instances flipped: 3
Mean displacement: 1.85 um
Max displacement: 16.60 um (Instance: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_reg_8_) (123.381, 189.383) -> (118.2, 200.8)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.357e+05 (2.643e+05 2.713e+05) (ext = 3.006e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 2005.0MB
*** Finished refinePlace (0:10:01 mem=2005.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2004.96 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2004.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=43210  numIgnoredNets=0
[NR-eGR] There are 609 clock nets ( 609 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 680 
[NR-eGR] Rule id: 1  Nets: 42530 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.917400e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.86% V. EstWL: 6.991560e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42563 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.136866e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       248( 0.26%)        47( 0.05%)         4( 0.00%)   ( 0.31%) 
[NR-eGR]      M3  (3)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       479( 0.53%)        54( 0.06%)         4( 0.00%)   ( 0.59%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              754( 0.11%)       101( 0.01%)         8( 0.00%)   ( 0.13%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.83 seconds, mem = 2005.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 135022
[NR-eGR]     M2  (2V) length: 2.139588e+05um, number of vias: 184816
[NR-eGR]     M3  (3H) length: 2.576991e+05um, number of vias: 26454
[NR-eGR]     M4  (4V) length: 9.049346e+04um, number of vias: 4835
[NR-eGR]     M5  (5H) length: 5.185550e+04um, number of vias: 1779
[NR-eGR]     M6  (6V) length: 1.887364e+04um, number of vias: 539
[NR-eGR]     M7  (7H) length: 2.195500e+03um, number of vias: 701
[NR-eGR]     M8  (8V) length: 5.070400e+03um, number of vias: 0
[NR-eGR] Total length: 6.401463e+05um, number of vias: 354146
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.561020e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.43 seconds, mem = 1948.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:46, real=0:02:46)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1944.7M)
Extraction called for design 'dualcore' of instances=75944 and nets=43328 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1944.699M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:09:30, real = 0:09:30, mem = 1413.8M, totSessionCpu=0:10:07 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1849.55)
Total number of fetched objects 43584
End delay calculation. (MEM=1916.97 CPU=0:00:06.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1916.97 CPU=0:00:07.9 REAL=0:00:08.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.402
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:20.1/0:11:15.6 (0.9), mem = 1917.0M
(I,S,L,T): WC_VIEW: 49.1991, 31.9364, 2.06148, 83.197
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.402 TNS Slack -110.295 Density 96.46
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.275| -33.316|
|reg2cgate |-0.009|  -0.009|
|reg2reg   |-2.402| -76.970|
|HEPG      |-2.402| -76.979|
|All Paths |-2.402|-110.295|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.402|   -2.402| -76.979| -110.295|    96.46%|   0:00:00.0| 1955.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.343|   -2.343| -75.858| -109.175|    96.43%|   0:00:19.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.340|   -2.340| -75.752| -109.068|    96.43%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.340|   -2.340| -75.700| -109.016|    96.42%|   0:00:03.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.337|   -2.337| -75.666| -108.982|    96.42%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.337|   -2.337| -75.657| -108.973|    96.42%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.327|   -2.327| -75.500| -108.817|    96.42%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.324|   -2.324| -75.395| -108.712|    96.42%|   0:00:02.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.319|   -2.319| -75.251| -108.567|    96.42%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.319|   -2.319| -75.192| -108.508|    96.42%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.318|   -2.318| -75.075| -108.392|    96.41%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.310|   -2.310| -74.978| -108.295|    96.41%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.310|   -2.310| -74.957| -108.273|    96.41%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.309|   -2.309| -74.852| -108.169|    96.41%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.301|   -2.301| -74.656| -107.973|    96.41%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.301|   -2.301| -74.648| -107.965|    96.40%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.298|   -2.298| -74.537| -107.854|    96.40%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.298|   -2.298| -74.526| -107.842|    96.40%|   0:00:01.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.291|   -2.291| -74.387| -107.704|    96.40%|   0:00:00.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.289|   -2.289| -74.241| -107.558|    96.39%|   0:00:02.0| 1976.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.281|   -2.281| -74.099| -107.415|    96.39%|   0:00:07.0| 1993.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.281|   -2.281| -74.079| -107.395|    96.39%|   0:00:01.0| 1993.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.277|   -2.277| -73.958| -107.274|    96.39%|   0:00:04.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.277|   -2.277| -73.942| -107.258|    96.39%|   0:00:00.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.275|   -2.275| -73.789| -107.106|    96.39%|   0:00:02.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.273|   -2.273| -73.700| -107.016|    96.39%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.270|   -2.270| -73.660| -106.976|    96.39%|   0:00:01.0| 1957.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.269|   -2.269| -73.580| -106.896|    96.39%|   0:00:04.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.266|   -2.266| -73.541| -106.857|    96.39%|   0:00:01.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.264|   -2.264| -73.459| -106.776|    96.39%|   0:00:02.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.262|   -2.262| -73.462| -106.778|    96.38%|   0:00:02.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.261|   -2.261| -73.442| -106.759|    96.38%|   0:00:05.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.261|   -2.261| -73.431| -106.748|    96.38%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.260|   -2.260| -73.355| -106.672|    96.38%|   0:00:05.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.259|   -2.259| -73.306| -106.622|    96.38%|   0:00:04.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.256|   -2.256| -73.300| -106.617|    96.38%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.256|   -2.256| -73.293| -106.610|    96.38%|   0:00:00.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.257|   -2.257| -73.280| -106.596|    96.34%|   0:00:14.0| 1976.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.256|   -2.256| -73.229| -106.545|    96.34%|   0:00:04.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.254|   -2.254| -73.211| -106.528|    96.34%|   0:00:01.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.254|   -2.254| -73.104| -106.420|    96.34%|   0:00:10.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.254|   -2.254| -73.102| -106.418|    96.34%|   0:00:02.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.254|   -2.254| -73.102| -106.418|    96.34%|   0:00:01.0| 1958.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:45 real=0:01:45 mem=1958.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.275|   -2.254| -33.316| -106.418|    96.34%|   0:00:00.0| 1958.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.225|   -2.254| -32.904| -106.005|    96.34%|   0:00:04.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.224|   -2.254| -32.842| -105.944|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|  -0.224|   -2.254| -32.553| -105.655|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|  -0.224|   -2.254| -32.399| -105.501|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|  -0.216|   -2.254| -31.485| -104.587|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_32_/D           |
|  -0.210|   -2.254| -31.181| -104.283|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_84_/D           |
|  -0.207|   -2.254| -29.833| -102.934|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_57_/D           |
|  -0.200|   -2.254| -29.357| -102.458|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_53_/D           |
|  -0.194|   -2.254| -29.393| -102.495|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_1_/D            |
|  -0.190|   -2.254| -29.270| -102.371|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_24_/D           |
|  -0.184|   -2.254| -28.645| -101.746|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
|  -0.178|   -2.254| -27.000| -100.102|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_37_/D           |
|  -0.177|   -2.254| -26.354|  -99.455|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_80_/D           |
|  -0.172|   -2.254| -25.670|  -98.772|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.168|   -2.254| -25.525|  -98.627|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_10_/D           |
|  -0.165|   -2.254| -25.009|  -98.111|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.158|   -2.254| -24.390|  -97.492|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_54_/D           |
|  -0.156|   -2.254| -23.880|  -96.981|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|  -0.154|   -2.254| -23.254|  -96.356|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_59_/D           |
|  -0.148|   -2.254| -23.152|  -96.254|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_57_/D           |
|  -0.146|   -2.254| -23.076|  -96.178|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_7_/D            |
|  -0.144|   -2.254| -22.823|  -95.924|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
|  -0.143|   -2.254| -21.300|  -94.402|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_10_/D           |
|  -0.140|   -2.254| -20.952|  -94.054|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|  -0.138|   -2.254| -20.858|  -93.959|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_46_/D           |
|  -0.137|   -2.254| -20.310|  -93.411|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|  -0.135|   -2.254| -20.247|  -93.349|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_81_/D           |
|  -0.132|   -2.254| -20.199|  -93.301|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_72_/D           |
|  -0.130|   -2.254| -20.143|  -93.244|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_47_/D           |
|  -0.129|   -2.254| -20.061|  -93.163|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
|  -0.129|   -2.254| -19.887|  -92.988|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_57_/D           |
|  -0.128|   -2.254| -19.808|  -92.909|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_70_/D           |
|  -0.127|   -2.254| -19.785|  -92.887|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_8_/D            |
|  -0.126|   -2.254| -19.706|  -92.808|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_57_/D           |
|  -0.125|   -2.254| -19.657|  -92.758|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.484|  -92.585|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.473|  -92.575|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.462|  -92.563|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.456|  -92.558|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.313|  -92.414|    96.34%|   0:00:02.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.301|  -92.402|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.295|  -92.397|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.287|  -92.389|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.282|  -92.383|    96.34%|   0:00:01.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.125|   -2.254| -19.282|  -92.383|    96.34%|   0:00:00.0| 1996.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.7 real=0:00:25.0 mem=1996.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:10 real=0:02:10 mem=1996.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.125|-19.282|
|reg2cgate |-0.009| -0.009|
|reg2reg   |-2.254|-73.093|
|HEPG      |-2.254|-73.102|
|All Paths |-2.254|-92.383|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.254 TNS Slack -92.383 Density 96.34
*** Starting refinePlace (0:12:42 mem=1996.7M) ***
Total net bbox length = 5.365e+05 (2.651e+05 2.714e+05) (ext = 3.006e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1996.7MB
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1964.7MB
Summary Report:
Instances move: 0 (out of 40881 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.365e+05 (2.651e+05 2.714e+05) (ext = 3.006e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1964.7MB
*** Finished refinePlace (0:12:43 mem=1964.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1964.7M)


Density : 0.9634
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=1964.7M) ***
** GigaOpt Optimizer WNS Slack -2.254 TNS Slack -92.383 Density 96.34
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.125|-19.282|
|reg2cgate |-0.009| -0.009|
|reg2reg   |-2.254|-73.093|
|HEPG      |-2.254|-73.102|
|All Paths |-2.254|-92.383|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.254|   -2.254| -73.102|  -92.383|    96.34%|   0:00:00.0| 1964.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.253|   -2.253| -72.952|  -92.234|    96.33%|   0:00:22.0| 1983.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.253|   -2.253| -72.949|  -92.231|    96.33%|   0:00:01.0| 1983.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.250|   -2.250| -72.901|  -92.183|    96.33%|   0:00:01.0| 1983.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.250|   -2.250| -72.870|  -92.151|    96.33%|   0:00:01.0| 2002.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.245|   -2.245| -72.805|  -92.087|    96.33%|   0:00:00.0| 2002.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.245|   -2.245| -72.802|  -92.084|    96.33%|   0:00:17.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.245|   -2.245| -72.730|  -92.012|    96.33%|   0:00:06.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.245|   -2.245| -72.730|  -92.011|    96.33%|   0:00:02.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -72.661|  -91.942|    96.31%|   0:00:22.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -72.654|  -91.935|    96.31%|   0:00:03.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -72.652|  -91.933|    96.31%|   0:00:02.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.244|   -2.244| -72.652|  -91.933|    96.31%|   0:00:00.0| 1983.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:17 real=0:01:17 mem=1983.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.125|   -2.244| -19.282|  -91.933|    96.31%|   0:00:00.0| 1983.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_49_/D           |
|  -0.119|   -2.244| -18.948|  -91.600|    96.31%|   0:00:05.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_9_/D            |
|  -0.119|   -2.244| -18.520|  -91.172|    96.31%|   0:00:02.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.487|  -91.138|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.480|  -91.132|    96.31%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.473|  -91.125|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.467|  -91.119|    96.31%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.462|  -91.113|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.380|  -91.031|    96.31%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.301|  -90.952|    96.32%|   0:00:01.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.119|   -2.244| -18.278|  -90.929|    96.32%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.118|   -2.244| -18.278|  -90.929|    96.32%|   0:00:00.0| 2002.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:12.0 mem=2002.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:29 real=0:01:29 mem=2002.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.118|-18.278|
|reg2cgate |-0.009| -0.009|
|reg2reg   |-2.244|-72.643|
|HEPG      |-2.244|-72.652|
|All Paths |-2.244|-90.929|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.244 TNS Slack -90.929 Density 96.32
*** Starting refinePlace (0:14:13 mem=2002.9M) ***
Total net bbox length = 5.365e+05 (2.652e+05 2.714e+05) (ext = 3.006e+04)
Move report: Timing Driven Placement moves 75172 insts, mean move: 9.53 um, max move: 63.20 um
	Max move on inst (FILLER__6_4919): (368.40, 465.40) --> (399.20, 497.80)
	Runtime: CPU: 0:00:40.6 REAL: 0:00:40.0 MEM: 2052.7MB
Move report: Detail placement moves 69273 insts, mean move: 4.27 um, max move: 41.20 um
	Max move on inst (core2_inst/qmem_instance/memory3_reg_4_): (232.40, 325.00) --> (221.80, 355.60)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 2050.7MB
Summary Report:
Instances move: 40616 (out of 40859 movable)
Instances flipped: 135
Mean displacement: 7.11 um
Max displacement: 48.00 um (Instance: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/U188) (415, 272.8) -> (397.6, 242.2)
	Length: 17 sites, height: 1 rows, site name: core, cell type: XOR3D1
Total net bbox length = 5.949e+05 (3.135e+05 2.813e+05) (ext = 2.978e+04)
Runtime: CPU: 0:00:43.9 REAL: 0:00:44.0 MEM: 2050.7MB
*** Finished refinePlace (0:14:57 mem=2050.7M) ***
Finished re-routing un-routed nets (0:00:00.5 2050.7M)


Density : 0.9632
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:50.7 real=0:00:51.0 mem=2050.7M) ***
** GigaOpt Optimizer WNS Slack -2.360 TNS Slack -101.912 Density 96.32
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.245| -25.136|
|reg2cgate |-0.002|  -0.002|
|reg2reg   |-2.360| -76.774|
|HEPG      |-2.360| -76.776|
|All Paths |-2.360|-101.912|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.360|   -2.360| -76.776| -101.912|    96.32%|   0:00:00.0| 2050.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.317|   -2.317| -76.061| -101.197|    96.31%|   0:00:17.0| 2045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.309|   -2.309| -76.029| -101.165|    96.31%|   0:00:00.0| 2045.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.309|   -2.309| -76.024| -101.160|    96.31%|   0:00:05.0| 2041.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.302|   -2.302| -75.878| -101.014|    96.31%|   0:00:02.0| 2041.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.302|   -2.302| -75.826| -100.962|    96.31%|   0:00:04.0| 2037.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.294|   -2.294| -75.699| -100.835|    96.32%|   0:00:02.0| 2037.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.294|   -2.294| -75.698| -100.834|    96.31%|   0:00:08.0| 2033.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.292|   -2.292| -75.645| -100.781|    96.31%|   0:00:01.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.292|   -2.292| -75.640| -100.776|    96.31%|   0:00:01.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.288|   -2.288| -75.601| -100.737|    96.31%|   0:00:00.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.285|   -2.285| -75.519| -100.655|    96.31%|   0:00:03.0| 2019.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.282|   -2.282| -75.348| -100.484|    96.31%|   0:00:06.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.282|   -2.282| -75.329| -100.465|    96.31%|   0:00:00.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.279|   -2.279| -75.323| -100.459|    96.31%|   0:00:01.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.278|   -2.278| -75.305| -100.441|    96.31%|   0:00:02.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.276|   -2.276| -75.252| -100.388|    96.31%|   0:00:01.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.276|   -2.276| -75.248| -100.384|    96.32%|   0:00:01.0| 2011.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.276|   -2.276| -75.241| -100.377|    96.32%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.276|   -2.276| -75.228| -100.364|    96.31%|   0:00:08.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.276|   -2.276| -75.224| -100.360|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
Restoring previous 'useful skew' info from /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr/route.enc.dat/scheduling_file.cts ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -2.276|   -2.276| -75.206| -100.342|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.276|   -2.276| -75.206| -100.342|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:06 real=0:01:06 mem=1992.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.245|   -2.276| -25.136| -100.342|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.187|   -2.276| -24.903| -100.110|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.184|   -2.276| -24.745|  -99.952|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.167|   -2.276| -23.578|  -98.785|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_3_/D                |
|  -0.164|   -2.276| -23.462|  -98.668|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_2_/D                |
|  -0.158|   -2.276| -23.421|  -98.628|    96.31%|   0:00:00.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.153|   -2.276| -23.409|  -98.615|    96.31%|   0:00:01.0| 1992.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.153|   -2.276| -23.391|  -98.597|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.144|   -2.276| -23.210|  -98.417|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.137|   -2.276| -22.341|  -97.548|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_56_/D           |
|  -0.132|   -2.276| -21.149|  -96.356|    96.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_7_/D            |
|  -0.128|   -2.276| -20.832|  -96.038|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_36_/D           |
|  -0.125|   -2.276| -20.691|  -95.897|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.125|   -2.276| -20.602|  -95.808|    96.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.124|   -2.276| -20.565|  -95.771|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|  -0.121|   -2.276| -20.487|  -95.694|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
|  -0.121|   -2.276| -20.257|  -95.463|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -20.233|  -95.439|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -20.228|  -95.435|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -20.225|  -95.431|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -20.080|  -95.286|    96.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -20.066|  -95.272|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_1__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.121|   -2.276| -20.063|  -95.269|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -20.030|  -95.237|    96.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -19.992|  -95.198|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
|  -0.121|   -2.276| -19.992|  -95.198|    96.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_38_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:14.0 mem=2011.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:01:20 mem=2011.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.121|-19.992|
|reg2cgate |-0.002| -0.002|
|reg2reg   |-2.276|-75.204|
|HEPG      |-2.276|-75.206|
|All Paths |-2.276|-95.198|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.276 TNS Slack -95.198 Density 96.31
*** Starting refinePlace (0:16:26 mem=2011.8M) ***
Total net bbox length = 5.949e+05 (3.136e+05 2.814e+05) (ext = 2.978e+04)
Move report: Timing Driven Placement moves 74864 insts, mean move: 6.77 um, max move: 53.00 um
	Max move on inst (FILLER__3_1060): (277.00, 377.20) --> (310.20, 397.00)
	Runtime: CPU: 0:00:41.4 REAL: 0:00:41.0 MEM: 2066.2MB
Move report: Detail placement moves 69161 insts, mean move: 4.36 um, max move: 38.40 um
	Max move on inst (core1_inst/kmem_instance/memory5_reg_22_): (10.00, 298.00) --> (44.80, 294.40)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2066.2MB
Summary Report:
Instances move: 40404 (out of 40847 movable)
Instances flipped: 278
Mean displacement: 5.29 um
Max displacement: 49.20 um (Instance: core1_inst/kmem_instance/memory5_reg_22_) (10, 308.8) -> (44.8, 294.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.580e+05 (2.757e+05 2.823e+05) (ext = 2.966e+04)
Runtime: CPU: 0:00:49.3 REAL: 0:00:49.0 MEM: 2066.2MB
*** Finished refinePlace (0:17:15 mem=2066.2M) ***
Finished re-routing un-routed nets (0:00:00.4 2066.2M)


Density : 0.9631
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:54.2 real=0:00:55.0 mem=2066.2M) ***
** GigaOpt Optimizer WNS Slack -2.353 TNS Slack -97.005 Density 96.31
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.353|   -2.353| -75.602|  -97.005|    96.31%|   0:00:01.0| 2066.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.318|   -2.318| -75.158|  -96.561|    96.30%|   0:00:13.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.318|   -2.318| -75.152|  -96.554|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.317|   -2.317| -75.151|  -96.553|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.317|   -2.317| -75.158|  -96.561|    96.30%|   0:00:02.0| 2039.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.2 real=0:00:16.0 mem=2039.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.168|   -2.317| -21.402|  -96.561|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_16_/D               |
|  -0.133|   -2.317| -20.962|  -96.120|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_52_/D           |
|  -0.129|   -2.317| -20.940|  -96.098|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
|  -0.129|   -2.317| -20.750|  -95.908|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
|  -0.129|   -2.317| -20.742|  -95.900|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
|  -0.125|   -2.317| -20.733|  -95.891|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_83_/D           |
|  -0.125|   -2.317| -20.592|  -95.750|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
|  -0.126|   -2.317| -20.520|  -95.678|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
|  -0.126|   -2.317| -20.510|  -95.668|    96.30%|   0:00:01.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
|  -0.126|   -2.317| -20.510|  -95.668|    96.30%|   0:00:00.0| 2039.2M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:04.0 mem=2039.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.2 real=0:00:20.0 mem=2039.2M) ***
*** Starting refinePlace (0:17:40 mem=2039.2M) ***
Total net bbox length = 5.591e+05 (2.761e+05 2.830e+05) (ext = 2.966e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2039.2MB
Summary Report:
Instances move: 0 (out of 40845 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.591e+05 (2.761e+05 2.830e+05) (ext = 2.966e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2039.2MB
*** Finished refinePlace (0:17:42 mem=2039.2M) ***
Finished re-routing un-routed nets (0:00:00.0 2039.2M)


Density : 0.9630
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=2039.2M) ***
** GigaOpt Optimizer WNS Slack -2.317 TNS Slack -95.658 Density 96.30
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.126|-20.501|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.317|-75.129|
|HEPG      |-2.317|-75.157|
|All Paths |-2.317|-95.658|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 229 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:07:12 real=0:07:13 mem=2039.2M) ***

(I,S,L,T): WC_VIEW: 48.9905, 32.1622, 2.06023, 83.213
*** SetupOpt [finish] : cpu/real = 0:07:23.9/0:07:23.6 (1.0), totSession cpu/real = 0:17:44.0/0:18:39.2 (1.0), mem = 2004.1M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -2.317
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:44.5/0:18:39.8 (1.0), mem = 1915.1M
(I,S,L,T): WC_VIEW: 48.9905, 32.1622, 2.06023, 83.213
*info: 609 clock nets excluded
*info: 2 special nets excluded.
*info: 118 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.317 TNS Slack -95.658 Density 96.30
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.126|-20.501|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.317|-75.129|
|HEPG      |-2.317|-75.157|
|All Paths |-2.317|-95.658|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.317|   -2.317| -75.157|  -95.658|    96.30%|   0:00:00.0| 1952.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.313|   -2.313| -74.967|  -95.468|    96.30%|   0:00:17.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.313|   -2.313| -74.952|  -95.453|    96.30%|   0:00:05.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.313|   -2.313| -74.911|  -95.412|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.313|   -2.313| -74.858|  -95.359|    96.30%|   0:00:04.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.313|   -2.313| -74.855|  -95.356|    96.30%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.313|   -2.313| -74.852|  -95.352|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -2.313|   -2.313| -74.845|  -95.346|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -2.313|   -2.313| -74.830|  -95.331|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.822|  -95.323|    96.30%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.801|  -95.302|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.794|  -95.295|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.793|  -95.294|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.789|  -95.289|    96.30%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.785|  -95.286|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.785|  -95.286|    96.30%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.773|  -95.274|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.771|  -95.272|    96.30%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -2.313|   -2.313| -74.757|  -95.258|    96.31%|   0:00:03.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -2.313|   -2.313| -74.756|  -95.257|    96.31%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -2.313|   -2.313| -74.746|  -95.247|    96.31%|   0:00:02.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -2.313|   -2.313| -74.725|  -95.226|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -2.313|   -2.313| -74.715|  -95.216|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__8_/D              |
|  -2.313|   -2.313| -74.709|  -95.210|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__9_/D              |
|  -2.313|   -2.313| -74.709|  -95.210|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/CN                      |
|  -2.313|   -2.313| -74.540|  -95.041|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -2.313|   -2.313| -74.506|  -95.007|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -2.313|   -2.313| -74.490|  -94.991|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -2.313|   -2.313| -74.438|  -94.939|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -2.313|   -2.313| -74.423|  -94.924|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -2.313|   -2.313| -74.399|  -94.900|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -2.313|   -2.313| -74.394|  -94.895|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -2.313|   -2.313| -74.385|  -94.886|    96.31%|   0:00:01.0| 2014.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -2.313|   -2.313| -74.385|  -94.886|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:53.1 real=0:00:53.0 mem=2014.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.126|   -2.313| -20.501|  -94.886|    96.31%|   0:00:00.0| 2014.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_33_/D           |
|  -0.123|   -2.313| -19.862|  -94.248|    96.31%|   0:00:08.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.123|   -2.313| -19.850|  -94.236|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_63_/D           |
|  -0.121|   -2.313| -19.111|  -93.496|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
|  -0.121|   -2.313| -19.060|  -93.445|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
|  -0.121|   -2.313| -19.039|  -93.424|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
|  -0.121|   -2.313| -18.968|  -93.354|    96.31%|   0:00:06.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_3_/D            |
|  -0.121|   -2.313| -18.886|  -93.272|    96.31%|   0:00:07.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.121|   -2.313| -18.674|  -93.059|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.121|   -2.313| -18.671|  -93.057|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.121|   -2.313| -18.654|  -93.039|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.121|   -2.313| -18.473|  -92.859|    96.31%|   0:00:03.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
|  -0.121|   -2.313| -18.444|  -92.829|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
|  -0.121|   -2.313| -18.428|  -92.814|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
|  -0.121|   -2.313| -18.413|  -92.799|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
|  -0.121|   -2.313| -18.398|  -92.784|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_45_/D           |
|  -0.121|   -2.313| -18.138|  -92.524|    96.31%|   0:00:03.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
|  -0.121|   -2.313| -18.124|  -92.509|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
|  -0.121|   -2.313| -18.022|  -92.408|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
|  -0.121|   -2.313| -18.010|  -92.395|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_17_/D           |
|  -0.121|   -2.313| -17.968|  -92.354|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.956|  -92.341|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.941|  -92.326|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.919|  -92.304|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.904|  -92.289|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.889|  -92.275|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.876|  -92.262|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -17.862|  -92.247|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_71_/D           |
|  -0.121|   -2.313| -16.226|  -90.612|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
|  -0.121|   -2.313| -16.193|  -90.578|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
|  -0.121|   -2.313| -16.181|  -90.567|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
|  -0.121|   -2.313| -16.170|  -90.555|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
|  -0.121|   -2.313| -16.161|  -90.546|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_66_/D           |
|  -0.121|   -2.313| -15.950|  -90.335|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_25_/D               |
|  -0.121|   -2.313| -15.825|  -90.211|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_25_/D               |
|  -0.121|   -2.313| -15.423|  -89.808|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_4_/D                |
|  -0.121|   -2.313| -15.209|  -89.594|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_44_/D           |
|  -0.121|   -2.313| -15.161|  -89.547|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_6_/D                |
|  -0.121|   -2.313| -15.112|  -89.498|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_12_/D           |
|  -0.121|   -2.313| -15.097|  -89.483|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_12_/D           |
|  -0.121|   -2.313| -14.634|  -89.020|    96.31%|   0:00:02.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_6_/D                |
|  -0.121|   -2.313| -14.600|  -88.985|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_15_/D               |
|  -0.121|   -2.313| -14.587|  -88.973|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_44_/D           |
|  -0.121|   -2.313| -14.571|  -88.957|    96.31%|   0:00:03.0| 2033.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_3_/D                |
|  -0.121|   -2.313| -14.564|  -88.950|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_16_/D               |
|  -0.121|   -2.313| -14.555|  -88.941|    96.31%|   0:00:00.0| 2033.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_16_/D               |
|  -0.121|   -2.313| -14.555|  -88.941|    96.31%|   0:00:01.0| 2033.1M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_36_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.6 real=0:00:53.0 mem=2033.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:01:46 mem=2033.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.121|-14.555|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.313|-74.357|
|HEPG      |-2.313|-74.385|
|All Paths |-2.313|-88.941|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -2.313 TNS Slack -88.941 Density 96.31
*** Starting refinePlace (0:19:41 mem=2033.1M) ***
Total net bbox length = 5.592e+05 (2.762e+05 2.829e+05) (ext = 2.966e+04)
Move report: Timing Driven Placement moves 74716 insts, mean move: 6.13 um, max move: 112.40 um
	Max move on inst (core2_inst/psum_mem_instance/U792): (387.00, 24.40) --> (404.00, 119.80)
	Runtime: CPU: 0:00:38.2 REAL: 0:00:38.0 MEM: 2085.0MB
Move report: Detail placement moves 69354 insts, mean move: 4.37 um, max move: 56.60 um
	Max move on inst (core1_inst/kmem_instance/memory9_reg_25_): (11.40, 305.20) --> (66.20, 303.40)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 2085.0MB
Summary Report:
Instances move: 40254 (out of 40838 movable)
Instances flipped: 124
Mean displacement: 4.88 um
Max displacement: 114.40 um (Instance: core2_inst/psum_mem_instance/U792) (387, 24.4) -> (406, 119.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Total net bbox length = 5.538e+05 (2.723e+05 2.815e+05) (ext = 2.962e+04)
Runtime: CPU: 0:00:46.1 REAL: 0:00:46.0 MEM: 2085.0MB
*** Finished refinePlace (0:20:27 mem=2085.0M) ***
Finished re-routing un-routed nets (0:00:00.5 2085.0M)


Density : 0.9631
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:50.7 real=0:00:50.0 mem=2085.0M) ***
** GigaOpt Optimizer WNS Slack -2.356 TNS Slack -91.190 Density 96.31
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.356|   -2.356| -76.049|  -91.190|    96.31%|   0:00:00.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.347|   -2.347| -75.963|  -91.104|    96.31%|   0:00:02.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.344|   -2.344| -75.924|  -91.064|    96.31%|   0:00:02.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.337|   -2.337| -75.895|  -91.036|    96.31%|   0:00:01.0| 2085.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.337|   -2.337| -75.894|  -91.035|    96.31%|   0:00:06.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.335|   -2.335| -75.822|  -90.963|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.335|   -2.335| -75.818|  -90.959|    96.31%|   0:00:02.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.335|   -2.335| -75.818|  -90.959|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.7 real=0:00:13.0 mem=2046.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.138|   -2.335| -15.141|  -90.959|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.119|   -2.335| -13.816|  -89.634|    96.31%|   0:00:01.0| 2046.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_14_/D           |
|  -0.117|   -2.335| -13.700|  -89.518|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
|  -0.117|   -2.335| -13.696|  -89.514|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
|  -0.117|   -2.335| -13.696|  -89.514|    96.31%|   0:00:00.0| 2046.0M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2046.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.2 real=0:00:14.0 mem=2046.0M) ***
** GigaOpt Optimizer WNS Slack -2.335 TNS Slack -89.514 Density 96.31
*** Starting refinePlace (0:20:47 mem=2046.0M) ***
Total net bbox length = 5.546e+05 (2.726e+05 2.820e+05) (ext = 2.962e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2046.0MB
Summary Report:
Instances move: 0 (out of 40836 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.546e+05 (2.726e+05 2.820e+05) (ext = 2.962e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2046.0MB
*** Finished refinePlace (0:20:49 mem=2046.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2046.0M)


Density : 0.9631
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.5 real=0:00:04.0 mem=2046.0M) ***
** GigaOpt Optimizer WNS Slack -2.335 TNS Slack -89.540 Density 96.31
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.130|-13.722|
|reg2cgate |-0.028| -0.028|
|reg2reg   |-2.335|-75.790|
|HEPG      |-2.335|-75.818|
|All Paths |-2.335|-89.540|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 288 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:56 real=0:02:56 mem=2046.0M) ***

(I,S,L,T): WC_VIEW: 49.0112, 32.182, 2.06256, 83.2558
*** SetupOpt [finish] : cpu/real = 0:03:06.4/0:03:06.2 (1.0), totSession cpu/real = 0:20:50.9/0:21:45.9 (1.0), mem = 2011.0M
End: GigaOpt Optimization in TNS mode
Info: 609 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:52.0/0:21:47.0 (1.0), mem = 1949.0M
(I,S,L,T): WC_VIEW: 49.0112, 32.182, 2.06256, 83.2558
Reclaim Optimization WNS Slack -2.335  TNS Slack -89.540 Density 96.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    96.31%|        -|  -2.335| -89.540|   0:00:00.0| 1949.0M|
|    96.31%|       35|  -2.335| -89.523|   0:00:01.0| 1987.2M|
|    96.21%|      134|  -2.333| -89.197|   0:00:04.0| 1987.2M|
|    95.74%|     1776|  -2.314| -88.752|   0:00:18.0| 1987.2M|
|    95.72%|       49|  -2.314| -88.749|   0:00:01.0| 1987.2M|
|    95.72%|        5|  -2.314| -88.749|   0:00:01.0| 1988.3M|
|    95.72%|        0|  -2.314| -88.749|   0:00:00.0| 1988.3M|
|    95.72%|        0|  -2.314| -88.749|   0:00:01.0| 1988.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.314  TNS Slack -88.749 Density 95.72
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 7 has 253 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:28.3) (real = 0:00:28.0) **
*** Starting refinePlace (0:21:21 mem=2004.3M) ***
Total net bbox length = 5.547e+05 (2.730e+05 2.817e+05) (ext = 2.962e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2006.3MB
Summary Report:
Instances move: 0 (out of 40701 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.547e+05 (2.730e+05 2.817e+05) (ext = 2.962e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2006.3MB
*** Finished refinePlace (0:21:23 mem=2006.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2006.3M)


Density : 0.9572
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.7 real=0:00:04.0 mem=2006.3M) ***
(I,S,L,T): WC_VIEW: 48.2725, 31.5456, 2.03788, 81.856
*** AreaOpt [finish] : cpu/real = 0:00:32.2/0:00:32.2 (1.0), totSession cpu/real = 0:21:24.2/0:22:19.2 (1.0), mem = 2006.3M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:32, mem=1933.25M, totSessionCpu=0:21:24).
Begin: GigaOpt postEco DRV Optimization
Info: 609 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:25.2/0:22:20.2 (1.0), mem = 1933.2M
(I,S,L,T): WC_VIEW: 48.2725, 31.5456, 2.03788, 81.856
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|    35|    -0.02|     2|     2|    -0.01|     0|     0|     0|     0|    -2.31|   -88.87|       0|       0|       0|  95.72|          |         |
|     3|    35|    -0.02|     2|     2|    -0.01|     0|     0|     0|     0|    -2.31|   -88.87|       0|       0|       0|  95.72| 0:00:00.0|  1993.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 7 has 253 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1993.5M) ***

(I,S,L,T): WC_VIEW: 48.2725, 31.5456, 2.03788, 81.856
*** DrvOpt [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:21:30.9/0:22:25.9 (1.0), mem = 1974.5M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 0:20:56, real = 0:20:55, mem = 1562.1M, totSessionCpu=0:21:32 **
**optDesign ... cpu = 0:20:56, real = 0:20:55, mem = 1561.3M, totSessionCpu=0:21:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=1933.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1933.5M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1943.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1943.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.314  | -2.314  | -0.028  | -0.130  |
|           TNS (ns):| -88.869 | -74.998 | -0.028  | -13.843 |
|    Violating Paths:|   492   |   301   |    1    |   190   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.281%
       (95.724% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1943.5M
Info: 609 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1563.09MB/3087.73MB/1723.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1563.09MB/3087.73MB/1723.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1563.09MB/3087.73MB/1723.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT)
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 10%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 20%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 30%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 40%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 50%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 60%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 70%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 80%
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT): 90%

Finished Levelizing
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT)

Starting Activity Propagation
2023-Mar-23 07:26:44 (2023-Mar-23 14:26:44 GMT)
2023-Mar-23 07:26:45 (2023-Mar-23 14:26:45 GMT): 10%
2023-Mar-23 07:26:45 (2023-Mar-23 14:26:45 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:26:45 (2023-Mar-23 14:26:45 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 07:26:45 (2023-Mar-23 14:26:45 GMT)
 ... Calculating switching power
2023-Mar-23 07:26:45 (2023-Mar-23 14:26:45 GMT): 10%
2023-Mar-23 07:26:46 (2023-Mar-23 14:26:46 GMT): 20%
2023-Mar-23 07:26:46 (2023-Mar-23 14:26:46 GMT): 30%
2023-Mar-23 07:26:46 (2023-Mar-23 14:26:46 GMT): 40%
2023-Mar-23 07:26:46 (2023-Mar-23 14:26:46 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-23 07:26:47 (2023-Mar-23 14:26:47 GMT): 60%
2023-Mar-23 07:26:47 (2023-Mar-23 14:26:47 GMT): 70%
2023-Mar-23 07:26:48 (2023-Mar-23 14:26:48 GMT): 80%
2023-Mar-23 07:26:48 (2023-Mar-23 14:26:48 GMT): 90%

Finished Calculating power
2023-Mar-23 07:26:49 (2023-Mar-23 14:26:49 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1564.12MB/3087.73MB/1723.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 07:26:49 (2023-Mar-23 14:26:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.95984288 	   59.6856%
Total Switching Power:      31.57367978 	   37.7202%
Total Leakage Power:         2.17143162 	    2.5941%
Total Power:                83.70495416
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.48       2.795      0.5802       26.86       32.09
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.632e-05
Physical-Only                          0           0      0.6903      0.6903      0.8247
Combinational                      23.48       28.78      0.8402        53.1       63.43
Clock (Combinational)              1.681           0     0.02915        1.71       2.043
Clock (Sequential)                 1.318           0     0.03155       1.349       1.612
-----------------------------------------------------------------------------------------
Total                              49.96       31.57       2.171        83.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.96       31.57       2.171        83.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.016           0     0.02657       1.042       1.245
clk1                               1.982           0     0.03413       2.016       2.409
-----------------------------------------------------------------------------------------
Total                              2.998           0      0.0607       3.059       3.654
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2915_n5569 (BUFFD16):          0.05799
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.17649e-10 F
*                Total instances in design: 75738
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1610.26MB/3136.73MB/1723.93MB)


Phase 1 finished in (cpu = 0:00:05.0) (real = 0:00:05.0) **
Finished Timing Update in (cpu = 0:00:08.4) (real = 0:00:08.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (0:21:53 mem=2046.6M) ***
Total net bbox length = 5.548e+05 (2.731e+05 2.817e+05) (ext = 2.962e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2046.6MB
Summary Report:
Instances move: 0 (out of 40701 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.548e+05 (2.731e+05 2.817e+05) (ext = 2.962e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2046.6MB
*** Finished refinePlace (0:21:55 mem=2046.6M) ***
Finished re-routing un-routed nets (0:00:00.0 2046.6M)


Density : 0.9571
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:21:56.0/0:22:51.0 (1.0), mem = 2046.6M
(I,S,L,T): WC_VIEW: 48.2392, 31.543, 2.03381, 81.8161
Reclaim Optimization WNS Slack -2.314  TNS Slack -90.794 Density 95.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    95.71%|        -|  -2.314| -90.794|   0:00:00.0| 2046.6M|
|    95.71%|        0|  -2.314| -90.794|   0:00:01.0| 2046.6M|
|    95.71%|      688|  -2.314| -90.914|   0:00:15.0| 2084.8M|
|    95.70%|        4|  -2.314| -90.895|   0:00:05.0| 2082.8M|
|    95.70%|        1|  -2.314| -90.895|   0:00:07.0| 2082.8M|
|    95.70%|        0|  -2.314| -90.895|   0:00:06.0| 2082.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.314  TNS Slack -90.895 Density 95.70
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 7 has 253 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:36.8) (real = 0:00:36.0) **
(I,S,L,T): WC_VIEW: 48.2353, 31.5449, 2.03359, 81.8138
*** PowerOpt [finish] : cpu/real = 0:00:37.0/0:00:37.0 (1.0), totSession cpu/real = 0:22:33.1/0:23:28.0 (1.0), mem = 2082.8M
*** Starting refinePlace (0:22:34 mem=2082.8M) ***
Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
Move report: Detail placement moves 7 insts, mean move: 1.89 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U5171): (279.60, 37.00) --> (280.00, 40.60)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2082.8MB
Summary Report:
Instances move: 6 (out of 40695 movable)
Instances flipped: 1
Mean displacement: 1.80 um
Max displacement: 4.00 um (Instance: normalizer_inst/U5171) (279.6, 37) -> (280, 40.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2XD0
Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2082.8MB
*** Finished refinePlace (0:22:35 mem=2082.8M) ***
Finished re-routing un-routed nets (0:00:00.0 2082.8M)


Density : 0.9570
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.4 real=0:00:03.0 mem=2082.8M) ***
Checking setup slack degradation ...
Info: 609 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:38.0/0:23:32.8 (1.0), mem = 2082.8M
(I,S,L,T): WC_VIEW: 48.2353, 31.5449, 2.03359, 81.8138
Info: 609 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.314|   -2.314| -90.895|  -90.895|    95.70%|   0:00:00.0| 2092.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2111.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2111.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 609 constrained nets 
Layer 7 has 253 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 48.2353, 31.5449, 2.03359, 81.8138
*** SetupOpt [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 0:22:46.8/0:23:41.7 (1.0), mem = 2101.9M
Executing incremental physical updates
*** Starting refinePlace (0:22:47 mem=2101.9M) ***
Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2101.9MB
Summary Report:
Instances move: 0 (out of 40695 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.552e+05 (2.735e+05 2.817e+05) (ext = 3.051e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2101.9MB
*** Finished refinePlace (0:22:49 mem=2101.9M) ***
Finished re-routing un-routed nets (0:00:00.0 2101.9M)


Density : 0.9570
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:04.0 mem=2101.9M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1644.41MB/3246.30MB/1723.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1644.41MB/3246.30MB/1723.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1644.41MB/3246.30MB/1723.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 07:27:59 (2023-Mar-23 14:27:59 GMT)
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 10%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 20%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 30%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 40%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 50%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 60%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 70%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 80%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 90%

Finished Levelizing
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT)

Starting Activity Propagation
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT)
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 10%
2023-Mar-23 07:28:00 (2023-Mar-23 14:28:00 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:28:01 (2023-Mar-23 14:28:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1645.15MB/3246.30MB/1723.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 07:28:01 (2023-Mar-23 14:28:01 GMT)
 ... Calculating switching power
2023-Mar-23 07:28:01 (2023-Mar-23 14:28:01 GMT): 10%
2023-Mar-23 07:28:01 (2023-Mar-23 14:28:01 GMT): 20%
2023-Mar-23 07:28:01 (2023-Mar-23 14:28:01 GMT): 30%
2023-Mar-23 07:28:02 (2023-Mar-23 14:28:02 GMT): 40%
2023-Mar-23 07:28:02 (2023-Mar-23 14:28:02 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-23 07:28:02 (2023-Mar-23 14:28:02 GMT): 60%
2023-Mar-23 07:28:03 (2023-Mar-23 14:28:03 GMT): 70%
2023-Mar-23 07:28:04 (2023-Mar-23 14:28:04 GMT): 80%
2023-Mar-23 07:28:04 (2023-Mar-23 14:28:04 GMT): 90%

Finished Calculating power
2023-Mar-23 07:28:05 (2023-Mar-23 14:28:05 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1645.16MB/3246.30MB/1723.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 07:28:05 (2023-Mar-23 14:28:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.89439347 	   59.6809%
Total Switching Power:      31.54058042 	   37.7271%
Total Leakage Power:         2.16691048 	    2.5919%
Total Power:                83.60188421
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.48       2.791      0.5802       26.85       32.12
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.636e-05
Physical-Only                          0           0      0.6903      0.6903      0.8257
Combinational                      23.41       28.75      0.8357          53       63.39
Clock (Combinational)              1.681           0     0.02915        1.71       2.045
Clock (Sequential)                 1.318           0     0.03155       1.349       1.614
-----------------------------------------------------------------------------------------
Total                              49.89       31.54       2.167        83.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.89       31.54       2.167        83.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.016           0     0.02657       1.042       1.247
clk1                               1.982           0     0.03413       2.016       2.412
-----------------------------------------------------------------------------------------
Total                              2.998           0      0.0607       3.059       3.659
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2915_n5569 (BUFFD16):          0.05799
*              Highest Leakage Power: normalizer_inst/U9723_dup (ND3D8):        0.0003028
*                Total Cap:      2.17416e-10 F
*                Total instances in design: 75732
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 34652
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1666.44MB/3274.30MB/1723.93MB)

** Power Reclaim End WNS Slack -2.314  TNS Slack -90.895 
End: Power Optimization (cpu=0:01:15, real=0:01:15, mem=1933.78M, totSessionCpu=0:22:57).
**optDesign ... cpu = 0:22:21, real = 0:22:20, mem = 1561.7M, totSessionCpu=0:22:57 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=75732 and nets=43116 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1903.051M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1959.46 MB )
[NR-eGR] Read 31460 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1959.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 31460
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42998  numIgnoredNets=0
[NR-eGR] There are 609 clock nets ( 609 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42318 
[NR-eGR] Rule id: 1  Nets: 680 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 253 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 2.697120e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 609 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 1.02% V. EstWL: 9.593820e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 42136 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 6.360354e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       358( 0.37%)        55( 0.06%)         8( 0.01%)   ( 0.43%) 
[NR-eGR]      M3  (3)        32( 0.03%)         5( 0.01%)         1( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)       597( 0.66%)        83( 0.09%)         4( 0.00%)   ( 0.76%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        21( 0.02%)         3( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M7  (7)        70( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M8  (8)        24( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1103( 0.16%)       146( 0.02%)        13( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.03 sec, Real: 1.04 sec, Curr Mem: 1968.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1958.98)
Total number of fetched objects 43372
End delay calculation. (MEM=2016.86 CPU=0:00:05.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2016.86 CPU=0:00:07.6 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:23:11 mem=2016.9M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.34MB/3161.30MB/1723.93MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.34MB/3161.30MB/1723.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.34MB/3161.30MB/1723.93MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT)
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 10%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 20%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 30%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 40%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 50%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 60%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 70%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 80%
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT): 90%

Finished Levelizing
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT)

Starting Activity Propagation
2023-Mar-23 07:28:21 (2023-Mar-23 14:28:21 GMT)
2023-Mar-23 07:28:22 (2023-Mar-23 14:28:22 GMT): 10%
2023-Mar-23 07:28:22 (2023-Mar-23 14:28:22 GMT): 20%

Finished Activity Propagation
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1612.31MB/3161.30MB/1723.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT)
 ... Calculating switching power
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT): 10%
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT): 20%
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT): 30%
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT): 40%
2023-Mar-23 07:28:23 (2023-Mar-23 14:28:23 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-23 07:28:24 (2023-Mar-23 14:28:24 GMT): 60%
2023-Mar-23 07:28:25 (2023-Mar-23 14:28:25 GMT): 70%
2023-Mar-23 07:28:25 (2023-Mar-23 14:28:25 GMT): 80%
2023-Mar-23 07:28:26 (2023-Mar-23 14:28:26 GMT): 90%

Finished Calculating power
2023-Mar-23 07:28:26 (2023-Mar-23 14:28:26 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1612.32MB/3161.30MB/1723.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 07:28:26 (2023-Mar-23 14:28:26 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.89451518 	   59.6810%
Total Switching Power:      31.54058042 	   37.7271%
Total Leakage Power:         2.16691048 	    2.5919%
Total Power:                83.60200592
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.48       2.791      0.5802       26.85       32.12
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.636e-05
Physical-Only                          0           0      0.6903      0.6903      0.8257
Combinational                      23.41       28.75      0.8357          53       63.39
Clock (Combinational)              1.681           0     0.02915        1.71       2.045
Clock (Sequential)                 1.318           0     0.03155       1.349       1.614
-----------------------------------------------------------------------------------------
Total                              49.89       31.54       2.167        83.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      49.89       31.54       2.167        83.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.016           0     0.02657       1.043       1.247
clk1                               1.982           0     0.03413       2.016       2.412
-----------------------------------------------------------------------------------------
Total                              2.998           0      0.0607       3.059       3.659
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1634.00MB/3189.30MB/1723.93MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 0:22:42, real = 0:22:41, mem = 1549.6M, totSessionCpu=0:23:19 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:22:42, real = 0:22:41, mem = 1543.8M, totSessionCpu=0:23:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1929.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1929.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1939.9M
** Profile ** Total reports :  cpu=0:00:00.8, mem=1931.9M
** Profile ** DRVs :  cpu=0:00:01.9, mem=1929.9M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -2.317  | -2.317  | -0.028  | -0.129  |
|           TNS (ns):| -90.963 | -76.604 | -0.028  | -14.331 |
|    Violating Paths:|   559   |   361   |    1    |   197   |
|          All Paths:|  11008  |  8271   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.260%
       (95.702% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1929.9M
**optDesign ... cpu = 0:22:45, real = 0:22:46, mem = 1533.8M, totSessionCpu=0:23:22 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.19784' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:22:46, real = 0:22:47, mem = 1863.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> reportCongestion
**ERROR: (IMPSP-9110):	Missing mandatory options for this command. Use -hotspot or -overflow to report hotspot score or congestion map distribution table.
can't read "design": no such variable
<CMD> report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
<CMD> zoomBox 82.39950 136.19900 495.33250 518.14850
<CMD> zoomBox -52.19700 -26.92850 620.19550 595.01300

*** Memory Usage v#1 (Current mem = 1863.832M, initial mem = 283.785M) ***
*** Message Summary: 1645 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:24:27, real=0:30:22, mem=1863.8M) ---
