// Seed: 1626615632
module module_0 (
    output tri1  id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  tri   id_4,
    output uwire id_5,
    output tri1  id_6,
    input  wire  id_7,
    input  wand  id_8,
    output tri   id_9
);
  assign id_6 = id_2;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
  id_18(
      1, id_17, 1'b0
  );
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4
    , id_16,
    output wand id_5,
    output logic id_6,
    input tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    input logic id_10,
    input wor id_11,
    output wire id_12,
    input supply0 id_13,
    output wor id_14
);
  assign id_6 = id_10;
  wire id_17;
  module_0(
      id_2, id_11, id_3, id_5, id_1, id_5, id_9, id_1, id_8, id_9
  );
  wire id_18;
  wire id_19;
  always id_6 = #1 1;
endmodule
