

================================================================
== Synthesis Summary Report of 'kernel0'
================================================================
+ General Information: 
    * Date:           Sat Oct 15 11:10:45 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        hls_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu200-fsgd2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+------------+-----+
    |                                   Modules                                   |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |          |         |             |            |     |
    |                                   & Loops                                   |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT    | URAM|
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+------------+-----+
    |+ kernel0*                                                                   |  Timing|  -0.00|    33783|  1.689e+05|         -|    33776|      -|  dataflow|  174 (4%)|  8 (~0%)|  14100 (~0%)|  19841 (1%)|    -|
    | + grp_A_IO_L3_in_serialize_fu_318                                           |  Timing|  -0.00|     1035|  5.175e+03|         -|     1035|      -|        no|         -|        -|    598 (~0%)|   351 (~0%)|    -|
    |  + grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_fu_51                  |  Timing|  -0.00|     1027|  5.135e+03|         -|     1027|      -|        no|         -|        -|    528 (~0%)|   127 (~0%)|    -|
    |   o VITIS_LOOP_45_1                                                         |      II|   3.65|     1025|  5.125e+03|         4|        2|    512|       yes|         -|        -|            -|           -|    -|
    | + grp_B_IO_L3_in_serialize_fu_326                                           |  Timing|  -0.00|     1035|  5.175e+03|         -|     1035|      -|        no|         -|        -|    598 (~0%)|   351 (~0%)|    -|
    |  + grp_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_395_1_fu_51                 |  Timing|  -0.00|     1027|  5.135e+03|         -|     1027|      -|        no|         -|        -|    528 (~0%)|   127 (~0%)|    -|
    |   o VITIS_LOOP_395_1                                                        |      II|   3.65|     1025|  5.125e+03|         4|        2|    512|       yes|         -|        -|            -|           -|    -|
    | + grp_A_IO_L3_in_fu_334                                                     |       -|   0.79|     1026|  5.130e+03|         -|     1026|      -|        no|         -|        -|     15 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_18_4_VITIS_LOOP_20_5          |       -|   3.65|     1024|  5.120e+03|         2|        1|   1024|       yes|         -|        -|            -|           -|    -|
    | + grp_B_IO_L3_in_fu_340                                                     |       -|   0.79|     1026|  5.130e+03|         -|     1026|      -|        no|         -|        -|     15 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_363_1_VITIS_LOOP_365_3_VITIS_LOOP_368_4_VITIS_LOOP_370_5      |       -|   3.65|     1024|  5.120e+03|         2|        1|   1024|       yes|         -|        -|            -|           -|    -|
    | + grp_A_IO_L2_in_fu_346                                                     |       -|   0.47|    33645|  1.682e+05|         -|    33645|      -|        no|  16 (~0%)|        -|     95 (~0%)|   801 (~0%)|    -|
    |  + grp_A_IO_L2_in_intra_trans_fu_140                                        |       -|   0.47|      515|  2.575e+03|         -|      515|      -|        no|         -|        -|     35 (~0%)|   290 (~0%)|    -|
    |   + grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI_fu_36            |       -|   0.47|      514|  2.570e+03|         -|      514|      -|        no|         -|        -|     32 (~0%)|   265 (~0%)|    -|
    |    o VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3                        |       -|   3.65|      512|  2.560e+03|         2|        1|    512|       yes|         -|        -|            -|           -|    -|
    |  + grp_A_IO_L2_in_inter_trans_fu_150                                        |       -|   0.79|       25|    125.000|         -|       25|      -|        no|         -|        -|     28 (~0%)|   230 (~0%)|    -|
    |   + grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_122_3_fu_50              |       -|   0.79|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_122_3                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   + grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_110_2_fu_58              |       -|   1.02|       10|     50.000|         -|       10|      -|        no|         -|        -|     11 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_110_2                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_107_1                                                        |       -|   3.65|       24|    120.000|        12|        -|      2|        no|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_183_1                                                         |       -|   3.65|    33128|  1.656e+05|      8282|        -|      4|        no|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_184_2                                                        |       -|   3.65|     8280|  4.140e+04|      2070|        -|      4|        no|         -|        -|            -|           -|    -|
    |    o VITIS_LOOP_185_3                                                       |       -|   3.65|     2068|  1.034e+04|       517|        -|      4|        no|         -|        -|            -|           -|    -|
    | + grp_B_IO_L2_in_fu_353                                                     |       -|   0.24|    33775|  1.689e+05|         -|    33775|      -|        no|  16 (~0%)|        -|    109 (~0%)|  1371 (~0%)|    -|
    |  + grp_B_IO_L2_in_intra_trans_fu_140                                        |       -|   0.24|      517|  2.585e+03|         -|      517|      -|        no|         -|        -|     49 (~0%)|   860 (~0%)|    -|
    |   + grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V_fu_36            |       -|   0.24|      516|  2.580e+03|         -|      516|      -|        no|         -|        -|     46 (~0%)|   835 (~0%)|    -|
    |    o VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3                     |       -|   3.65|      514|  2.570e+03|         3|        1|    512|       yes|         -|        -|            -|           -|    -|
    |  + grp_B_IO_L2_in_inter_trans_fu_150                                        |       -|   0.79|       25|    125.000|         -|       25|      -|        no|         -|        -|     28 (~0%)|   230 (~0%)|    -|
    |   + grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_472_3_fu_50              |       -|   0.79|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_472_3                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   + grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_460_2_fu_58              |       -|   1.02|       10|     50.000|         -|       10|      -|        no|         -|        -|     11 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_460_2                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_457_1                                                        |       -|   3.65|       24|    120.000|        12|        -|      2|        no|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_533_1                                                         |       -|   3.65|    33256|  1.663e+05|      8314|        -|      4|        no|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_534_2                                                        |       -|   3.65|     8312|  4.156e+04|      2078|        -|      4|        no|         -|        -|            -|           -|    -|
    |    o VITIS_LOOP_535_3                                                       |       -|   3.65|     2076|  1.038e+04|       519|        -|      4|        no|         -|        -|            -|           -|    -|
    | + grp_A_IO_L2_in_boundary_fu_360                                            |       -|   0.47|    33645|  1.682e+05|         -|    33645|      -|        no|  16 (~0%)|        -|     78 (~0%)|   632 (~0%)|    -|
    |  + grp_A_IO_L2_in_intra_trans_fu_138                                        |       -|   0.47|      515|  2.575e+03|         -|      515|      -|        no|         -|        -|     35 (~0%)|   290 (~0%)|    -|
    |   + grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_72_1_VI_fu_36            |       -|   0.47|      514|  2.570e+03|         -|      514|      -|        no|         -|        -|     32 (~0%)|   265 (~0%)|    -|
    |    o VITIS_LOOP_72_1_VITIS_LOOP_74_2_VITIS_LOOP_76_3                        |       -|   3.65|      512|  2.560e+03|         2|        1|    512|       yes|         -|        -|            -|           -|    -|
    |  + grp_A_IO_L2_in_inter_trans_boundary_fu_148                               |       -|   1.02|       10|     50.000|         -|       10|      -|        no|         -|        -|     11 (~0%)|    70 (~0%)|    -|
    |   o VITIS_LOOP_150_2                                                        |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_280_1                                                         |       -|   3.65|    33128|  1.656e+05|      8282|        -|      4|        no|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_281_2                                                        |       -|   3.65|     8280|  4.140e+04|      2070|        -|      4|        no|         -|        -|            -|           -|    -|
    |    o VITIS_LOOP_282_3                                                       |       -|   3.65|     2068|  1.034e+04|       517|        -|      4|        no|         -|        -|            -|           -|    -|
    | + grp_B_IO_L2_in_boundary_fu_366                                            |       -|   0.24|    33775|  1.689e+05|         -|    33775|      -|        no|  16 (~0%)|        -|     92 (~0%)|  1202 (~0%)|    -|
    |  + grp_B_IO_L2_in_intra_trans_fu_138                                        |       -|   0.24|      517|  2.585e+03|         -|      517|      -|        no|         -|        -|     49 (~0%)|   860 (~0%)|    -|
    |   + grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_422_1_V_fu_36            |       -|   0.24|      516|  2.580e+03|         -|      516|      -|        no|         -|        -|     46 (~0%)|   835 (~0%)|    -|
    |    o VITIS_LOOP_422_1_VITIS_LOOP_424_2_VITIS_LOOP_426_3                     |       -|   3.65|      514|  2.570e+03|         3|        1|    512|       yes|         -|        -|            -|           -|    -|
    |  + grp_B_IO_L2_in_inter_trans_boundary_fu_148                               |       -|   1.02|       10|     50.000|         -|       10|      -|        no|         -|        -|     11 (~0%)|    70 (~0%)|    -|
    |   o VITIS_LOOP_500_2                                                        |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_630_1                                                         |       -|   3.65|    33256|  1.663e+05|      8314|        -|      4|        no|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_631_2                                                        |       -|   3.65|     8312|  4.156e+04|      2078|        -|      4|        no|         -|        -|            -|           -|    -|
    |    o VITIS_LOOP_632_3                                                       |       -|   3.65|     2076|  1.038e+04|       519|        -|      4|        no|         -|        -|            -|           -|    -|
    | + grp_PE_wrapper7_fu_372                                                    |       -|   0.23|    32775|  1.639e+05|         -|    32775|      -|        no|   1 (~0%)|  2 (~0%)|    273 (~0%)|   756 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32774|  1.639e+05|         -|    32774|      -|        no|   1 (~0%)|  2 (~0%)|    268 (~0%)|   677 (~0%)|    -|
    |   o VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6     |       -|   3.65|    32772|  1.639e+05|         6|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_PE_wrapper8_fu_381                                                    |       -|   0.23|    32775|  1.639e+05|         -|    32775|      -|        no|   1 (~0%)|  2 (~0%)|    273 (~0%)|   756 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32774|  1.639e+05|         -|    32774|      -|        no|   1 (~0%)|  2 (~0%)|    268 (~0%)|   677 (~0%)|    -|
    |   o VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6     |       -|   3.65|    32772|  1.639e+05|         6|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_PE_wrapper9_fu_390                                                    |       -|   0.23|    32775|  1.639e+05|         -|    32775|      -|        no|   1 (~0%)|  2 (~0%)|    273 (~0%)|   756 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32774|  1.639e+05|         -|    32774|      -|        no|   1 (~0%)|  2 (~0%)|    268 (~0%)|   677 (~0%)|    -|
    |   o VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6     |       -|   3.65|    32772|  1.639e+05|         6|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_PE_wrapper_fu_399                                                     |       -|   0.23|    32775|  1.639e+05|         -|    32775|      -|        no|   1 (~0%)|  2 (~0%)|    273 (~0%)|   756 (~0%)|    -|
    |  + grp_PE_fu_28                                                             |       -|   0.23|    32774|  1.639e+05|         -|    32774|      -|        no|   1 (~0%)|  2 (~0%)|    268 (~0%)|   677 (~0%)|    -|
    |   o VITIS_LOOP_720_1_VITIS_LOOP_722_3_VITIS_LOOP_727_5_VITIS_LOOP_729_6     |       -|   3.65|    32772|  1.639e+05|         6|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_A_PE_dummy_in10_fu_408                                                |       -|   2.25|    32770|  1.638e+05|         -|    32770|      -|        no|         -|        -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_B_PE_dummy_in11_fu_413                                                |       -|   2.25|    32770|  1.638e+05|         -|    32770|      -|        no|         -|        -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_boundary_wrapper12_fu_418                           |       -|   0.47|     1297|  6.485e+03|         -|     1297|      -|        no|   4 (~0%)|        -|     44 (~0%)|   469 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_1_fu_56           |       -|   0.47|       66|    330.000|         -|       66|      -|        no|         -|        -|     23 (~0%)|   256 (~0%)|    -|
    |   o VITIS_LOOP_870_1_VITIS_LOOP_872_2                                       |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|        -|            -|           -|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper12_Pipeline_VITI_fu_63             |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    70 (~0%)|    -|
    |   o VITIS_LOOP_944_2                                                        |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_1015_1_VITIS_LOOP_1016_2                                      |       -|   3.65|     1296|  6.480e+03|        81|        -|     16|        no|         -|        -|            -|           -|    -|
    | + grp_A_PE_dummy_in_fu_424                                                  |       -|   2.25|    32770|  1.638e+05|         -|    32770|      -|        no|         -|        -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_811_1_VITIS_LOOP_813_3_VITIS_LOOP_818_5_VITIS_LOOP_820_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_B_PE_dummy_in_fu_429                                                  |       -|   2.25|    32770|  1.638e+05|         -|    32770|      -|        no|         -|        -|     19 (~0%)|    87 (~0%)|    -|
    |  o VITIS_LOOP_837_1_VITIS_LOOP_839_3_VITIS_LOOP_844_5_VITIS_LOOP_846_6      |       -|   3.65|    32768|  1.638e+05|         2|        1|  32768|       yes|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_wrapper13_fu_434                                    |       -|   0.47|     1506|  7.530e+03|         -|     1506|      -|        no|   4 (~0%)|        -|     66 (~0%)|   659 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_fu_24                                              |       -|   0.47|     1505|  7.525e+03|         -|     1505|      -|        no|   4 (~0%)|        -|     61 (~0%)|   598 (~0%)|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81           |       -|   0.47|       66|    330.000|         -|       66|      -|        no|         -|        -|     23 (~0%)|   256 (~0%)|    -|
    |    o VITIS_LOOP_870_1_VITIS_LOOP_872_2                                      |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|        -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88                   |       -|   0.84|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_918_3                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96                   |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_906_2                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_968_1_VITIS_LOOP_969_2                                       |       -|   3.65|     1504|  7.520e+03|        94|        -|     16|        no|         -|        -|            -|           -|    -|
    |    o VITIS_LOOP_903_1                                                       |       -|   3.65|       24|    120.000|        12|        -|      2|        no|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_boundary_wrapper_fu_441                             |       -|   0.47|     1297|  6.485e+03|         -|     1297|      -|        no|   4 (~0%)|        -|     44 (~0%)|   469 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_56            |       -|   0.47|       66|    330.000|         -|       66|      -|        no|         -|        -|     23 (~0%)|   256 (~0%)|    -|
    |   o VITIS_LOOP_870_1_VITIS_LOOP_872_2                                       |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|        -|            -|           -|    -|
    |  + grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_63            |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    70 (~0%)|    -|
    |   o VITIS_LOOP_944_2                                                        |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_1015_1_VITIS_LOOP_1016_2                                      |       -|   3.65|     1296|  6.480e+03|        81|        -|     16|        no|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L1_out_wrapper_fu_447                                      |       -|   0.47|     1506|  7.530e+03|         -|     1506|      -|        no|   4 (~0%)|        -|     66 (~0%)|   659 (~0%)|    -|
    |  + grp_C_drain_IO_L1_out_fu_24                                              |       -|   0.47|     1505|  7.525e+03|         -|     1505|      -|        no|   4 (~0%)|        -|     61 (~0%)|   598 (~0%)|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_870_1_VITIS_s_fu_81           |       -|   0.47|       66|    330.000|         -|       66|      -|        no|         -|        -|     23 (~0%)|   256 (~0%)|    -|
    |    o VITIS_LOOP_870_1_VITIS_LOOP_872_2                                      |       -|   3.65|       64|    320.000|         2|        1|     64|       yes|         -|        -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_918_3_fu_88                   |       -|   0.84|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    81 (~0%)|    -|
    |    o VITIS_LOOP_918_3                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   + grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_906_2_fu_96                   |       -|   1.04|       10|     50.000|         -|       10|      -|        no|         -|        -|      7 (~0%)|    70 (~0%)|    -|
    |    o VITIS_LOOP_906_2                                                       |       -|   3.65|        8|     40.000|         2|        1|      8|       yes|         -|        -|            -|           -|    -|
    |   o VITIS_LOOP_968_1_VITIS_LOOP_969_2                                       |       -|   3.65|     1504|  7.520e+03|        94|        -|     16|        no|         -|        -|            -|           -|    -|
    |    o VITIS_LOOP_903_1                                                       |       -|   3.65|       24|    120.000|        12|        -|      2|        no|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L2_out_boundary_fu_454                                     |       -|   0.84|      258|  1.290e+03|         -|      258|      -|        no|         -|        -|     12 (~0%)|    89 (~0%)|    -|
    |  o VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5                    |       -|   3.65|      256|  1.280e+03|         2|        1|    256|       yes|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L2_out_fu_460                                              |       -|   0.84|      641|  3.205e+03|         -|      641|      -|        no|         -|        -|     46 (~0%)|   356 (~0%)|    -|
    |  + grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1080_6_VITIS_fu_74             |       -|   0.84|       18|     90.000|         -|       18|      -|        no|         -|        -|      8 (~0%)|    82 (~0%)|    -|
    |   o VITIS_LOOP_1080_6_VITIS_LOOP_1082_7                                     |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|        -|            -|           -|    -|
    |  + grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1065_4_VITIS_fu_82             |       -|   0.84|       18|     90.000|         -|       18|      -|        no|         -|        -|      8 (~0%)|    82 (~0%)|    -|
    |   o VITIS_LOOP_1065_4_VITIS_LOOP_1067_5                                     |       -|   3.65|       16|     80.000|         2|        1|     16|       yes|         -|        -|            -|           -|    -|
    |  o VITIS_LOOP_1058_1_VITIS_LOOP_1059_2_VITIS_LOOP_1062_3                    |       -|   3.65|      640|  3.200e+03|        20|        -|     32|        no|         -|        -|            -|           -|    -|
    | + grp_C_drain_IO_L3_out_fu_467                                              |       -|   0.84|      514|  2.570e+03|         -|      514|      -|        no|         -|        -|     13 (~0%)|    90 (~0%)|    -|
    |  o VITIS_LOOP_1139_1_VITIS_LOOP_1143_3_VITIS_LOOP_1145_4_VITIS_LOOP_1147_5  |       -|   3.65|      512|  2.560e+03|         2|        1|    512|       yes|         -|        -|            -|           -|    -|
    | + C_c_channel_entry_proc_fu_473                                             |       -|   3.65|        0|      0.000|         -|        0|      -|        no|         -|        -|     66 (~0%)|    20 (~0%)|    -|
    | + grp_C_drain_IO_L3_out_serialize_fu_478                                    |  Timing|  -0.00|      525|  2.625e+03|         -|      525|      -|        no|         -|        -|    598 (~0%)|   369 (~0%)|    -|
    |  + grp_C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11_fu_54             |  Timing|  -0.00|      518|  2.590e+03|         -|      518|      -|        no|         -|        -|    530 (~0%)|   136 (~0%)|    -|
    |   o VITIS_LOOP_1171_1                                                       |      II|   3.65|      516|  2.580e+03|         6|        4|    128|       yes|         -|        -|            -|           -|    -|
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_A | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_B | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_C | 512 -> 512 | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| A        | in        | ap_uint<512>* |
| B        | in        | ap_uint<512>* |
| C        | out       | ap_uint<512>* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+-------------------+-----------+----------+-----------------------+
| Argument | HW Name           | HW Type   | HW Usage | HW Info               |
+----------+-------------------+-----------+----------+-----------------------+
| A        | m_axi_gmem_A      | interface |          |                       |
| A        | s_axi_control A_1 | register  | offset   | offset=0x10, range=32 |
| A        | s_axi_control A_2 | register  | offset   | offset=0x14, range=32 |
| B        | m_axi_gmem_B      | interface |          |                       |
| B        | s_axi_control B_1 | register  | offset   | offset=0x1c, range=32 |
| B        | s_axi_control B_2 | register  | offset   | offset=0x20, range=32 |
| C        | m_axi_gmem_C      | interface |          |                       |
| C        | s_axi_control C_1 | register  | offset   | offset=0x28, range=32 |
| C        | s_axi_control C_2 | register  | offset   | offset=0x2c, range=32 |
+----------+-------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| HW Interface | Loop              | Message                                                                                                                                                                                                                    | Location                      |
+--------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| m_axi_gmem_A | VITIS_LOOP_45_1   | Multiple burst reads of length 512 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | src/kernel_kernel.cpp:45:20   |
| m_axi_gmem_B | VITIS_LOOP_395_1  | Multiple burst reads of length 512 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.  | src/kernel_kernel.cpp:395:21  |
| m_axi_gmem_C | VITIS_LOOP_1171_1 | Multiple burst writes of length 128 and bit width 512. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | src/kernel_kernel.cpp:1171:21 |
+--------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+


