
fapo.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002a  00800100  00002812  000028a6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002812  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002b  0080012a  0080012a  000028d0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000028d0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000292c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002e8  00000000  00000000  00002970  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000283e  00000000  00000000  00002c58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000dd7  00000000  00000000  00005496  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000197e  00000000  00000000  0000626d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000764  00000000  00000000  00007bec  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000a3d  00000000  00000000  00008350  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001cb9  00000000  00000000  00008d8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001f0  00000000  00000000  0000aa46  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 b5 00 	jmp	0x16a	; 0x16a <__ctors_end>
       4:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       8:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
       c:	0c 94 ba 05 	jmp	0xb74	; 0xb74 <__vector_3>
      10:	0c 94 dd 05 	jmp	0xbba	; 0xbba <__vector_4>
      14:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      18:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      1c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      20:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      24:	0c 94 31 06 	jmp	0xc62	; 0xc62 <__vector_9>
      28:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      2c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      30:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      34:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      38:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      3c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      40:	0c 94 58 05 	jmp	0xab0	; 0xab0 <__vector_16>
      44:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      48:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      4c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      50:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      54:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      58:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      5c:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      60:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>
      64:	0c 94 d2 00 	jmp	0x1a4	; 0x1a4 <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	6e 61       	ori	r22, 0x1E	; 30
      6a:	6e 00       	.word	0x006e	; ????

0000006c <__c.2332>:
      6c:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      7c:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      8c:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      9c:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      ac:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      bc:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      cc:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      dc:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      ec:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      fc:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     10c:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     11c:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     12c:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     13c:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     14c:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     15c:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

0000016a <__ctors_end>:
     16a:	11 24       	eor	r1, r1
     16c:	1f be       	out	0x3f, r1	; 63
     16e:	cf ef       	ldi	r28, 0xFF	; 255
     170:	d8 e0       	ldi	r29, 0x08	; 8
     172:	de bf       	out	0x3e, r29	; 62
     174:	cd bf       	out	0x3d, r28	; 61

00000176 <__do_copy_data>:
     176:	11 e0       	ldi	r17, 0x01	; 1
     178:	a0 e0       	ldi	r26, 0x00	; 0
     17a:	b1 e0       	ldi	r27, 0x01	; 1
     17c:	e2 e1       	ldi	r30, 0x12	; 18
     17e:	f8 e2       	ldi	r31, 0x28	; 40
     180:	02 c0       	rjmp	.+4      	; 0x186 <__do_copy_data+0x10>
     182:	05 90       	lpm	r0, Z+
     184:	0d 92       	st	X+, r0
     186:	aa 32       	cpi	r26, 0x2A	; 42
     188:	b1 07       	cpc	r27, r17
     18a:	d9 f7       	brne	.-10     	; 0x182 <__do_copy_data+0xc>

0000018c <__do_clear_bss>:
     18c:	21 e0       	ldi	r18, 0x01	; 1
     18e:	aa e2       	ldi	r26, 0x2A	; 42
     190:	b1 e0       	ldi	r27, 0x01	; 1
     192:	01 c0       	rjmp	.+2      	; 0x196 <.do_clear_bss_start>

00000194 <.do_clear_bss_loop>:
     194:	1d 92       	st	X+, r1

00000196 <.do_clear_bss_start>:
     196:	a5 35       	cpi	r26, 0x55	; 85
     198:	b2 07       	cpc	r27, r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <.do_clear_bss_loop>
     19c:	0e 94 33 0a 	call	0x1466	; 0x1466 <main>
     1a0:	0c 94 07 14 	jmp	0x280e	; 0x280e <_exit>

000001a4 <__bad_interrupt>:
     1a4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001a8 <keeloq_decrypt>:
#include "keeloq_crypt.h"

static uint8_t NLF[4] = { 0x2e,0x74,0x5c,0x3a };

void keeloq_decrypt(uint32_t* code, uint64_t* key)
{
     1a8:	2f 92       	push	r2
     1aa:	3f 92       	push	r3
     1ac:	4f 92       	push	r4
     1ae:	5f 92       	push	r5
     1b0:	6f 92       	push	r6
     1b2:	7f 92       	push	r7
     1b4:	8f 92       	push	r8
     1b6:	9f 92       	push	r9
     1b8:	af 92       	push	r10
     1ba:	bf 92       	push	r11
     1bc:	cf 92       	push	r12
     1be:	df 92       	push	r13
     1c0:	ef 92       	push	r14
     1c2:	ff 92       	push	r15
     1c4:	0f 93       	push	r16
     1c6:	1f 93       	push	r17
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	29 97       	sbiw	r28, 0x09	; 9
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
     1dc:	5c 01       	movw	r10, r24
     1de:	fb 01       	movw	r30, r22
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
     1e0:	30 80       	ld	r3, Z
     1e2:	b1 81       	ldd	r27, Z+1	; 0x01
     1e4:	b9 83       	std	Y+1, r27	; 0x01
     1e6:	b2 81       	ldd	r27, Z+2	; 0x02
     1e8:	ba 83       	std	Y+2, r27	; 0x02
     1ea:	b3 81       	ldd	r27, Z+3	; 0x03
     1ec:	bb 83       	std	Y+3, r27	; 0x03
     1ee:	b4 81       	ldd	r27, Z+4	; 0x04
     1f0:	bc 83       	std	Y+4, r27	; 0x04
     1f2:	b5 81       	ldd	r27, Z+5	; 0x05
     1f4:	bd 83       	std	Y+5, r27	; 0x05
     1f6:	b6 81       	ldd	r27, Z+6	; 0x06
     1f8:	be 83       	std	Y+6, r27	; 0x06
     1fa:	b7 81       	ldd	r27, Z+7	; 0x07
     1fc:	bf 83       	std	Y+7, r27	; 0x07
     1fe:	80 e1       	ldi	r24, 0x10	; 16
     200:	92 e0       	ldi	r25, 0x02	; 2
		if (*code & 256) nlfshift |= 2;
		if (*code & 0x080000) nlfshift |= 4;
		nlfind = (*code & 0x2000000) ? 1 : 0;
		if (*code & 0x40000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
		if (*key & 0x8000) r ^= 1;
     202:	99 24       	eor	r9, r9
     204:	93 94       	inc	r9
     206:	99 87       	std	Y+9, r25	; 0x09
     208:	88 87       	std	Y+8, r24	; 0x08
	uint64_t keybak;
	keybak = *key;
	for (i = 0; i < 528; ++i)
	{
		uint8_t nlfshift, nlfind, tmp, r;
		nlfshift = *code & 1;
     20a:	d5 01       	movw	r26, r10
     20c:	cd 90       	ld	r12, X+
     20e:	dd 90       	ld	r13, X+
     210:	ed 90       	ld	r14, X+
     212:	fc 90       	ld	r15, X
     214:	2c 2d       	mov	r18, r12
     216:	21 70       	andi	r18, 0x01	; 1
		if (*code & 256) nlfshift |= 2;
     218:	d0 fc       	sbrc	r13, 0
     21a:	22 60       	ori	r18, 0x02	; 2
		if (*code & 0x080000) nlfshift |= 4;
     21c:	e3 fc       	sbrc	r14, 3
     21e:	24 60       	ori	r18, 0x04	; 4
		nlfind = (*code & 0x2000000) ? 1 : 0;
     220:	d7 01       	movw	r26, r14
     222:	c6 01       	movw	r24, r12
     224:	07 2e       	mov	r0, r23
     226:	79 e1       	ldi	r23, 0x19	; 25
     228:	b6 95       	lsr	r27
     22a:	a7 95       	ror	r26
     22c:	97 95       	ror	r25
     22e:	87 95       	ror	r24
     230:	7a 95       	dec	r23
     232:	d1 f7       	brne	.-12     	; 0x228 <keeloq_decrypt+0x80>
     234:	70 2d       	mov	r23, r0
     236:	81 70       	andi	r24, 0x01	; 1
		if (*code & 0x40000000) nlfind |= 2;
     238:	f6 fc       	sbrc	r15, 6
     23a:	82 60       	ori	r24, 0x02	; 2
		r = (NLF[nlfind] >> nlfshift) & 1;
     23c:	a8 2f       	mov	r26, r24
     23e:	b0 e0       	ldi	r27, 0x00	; 0
     240:	a9 5f       	subi	r26, 0xF9	; 249
     242:	be 4f       	sbci	r27, 0xFE	; 254
     244:	8c 91       	ld	r24, X
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	02 c0       	rjmp	.+4      	; 0x24e <keeloq_decrypt+0xa6>
     24a:	95 95       	asr	r25
     24c:	87 95       	ror	r24
     24e:	2a 95       	dec	r18
     250:	e2 f7       	brpl	.-8      	; 0x24a <keeloq_decrypt+0xa2>
     252:	18 2f       	mov	r17, r24
     254:	11 70       	andi	r17, 0x01	; 1
		if (*key & 0x8000) r ^= 1;
     256:	20 80       	ld	r2, Z
     258:	b1 81       	ldd	r27, Z+1	; 0x01
     25a:	42 80       	ldd	r4, Z+2	; 0x02
     25c:	53 80       	ldd	r5, Z+3	; 0x03
     25e:	64 80       	ldd	r6, Z+4	; 0x04
     260:	75 80       	ldd	r7, Z+5	; 0x05
     262:	86 80       	ldd	r8, Z+6	; 0x06
     264:	07 81       	ldd	r16, Z+7	; 0x07
     266:	3b 2f       	mov	r19, r27
     268:	30 78       	andi	r19, 0x80	; 128
     26a:	20 e0       	ldi	r18, 0x00	; 0
     26c:	40 e0       	ldi	r20, 0x00	; 0
     26e:	50 e0       	ldi	r21, 0x00	; 0
     270:	60 e0       	ldi	r22, 0x00	; 0
     272:	70 e0       	ldi	r23, 0x00	; 0
     274:	80 e0       	ldi	r24, 0x00	; 0
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	a0 e0       	ldi	r26, 0x00	; 0
     27a:	0e 94 02 12 	call	0x2404	; 0x2404 <__cmpdi2_s8>
     27e:	09 f0       	breq	.+2      	; 0x282 <keeloq_decrypt+0xda>
     280:	19 25       	eor	r17, r9
		if (*code & 0x80000000) r ^= 1;
     282:	ff 20       	and	r15, r15
     284:	0c f4       	brge	.+2      	; 0x288 <keeloq_decrypt+0xe0>
     286:	19 25       	eor	r17, r9
		if (*code & 0x8000) r ^= 1;
     288:	d7 fc       	sbrc	r13, 7
     28a:	19 25       	eor	r17, r9
		tmp = *key >> 63; *key <<= 1; *key |= tmp; //rotate key
     28c:	22 2d       	mov	r18, r2
     28e:	3b 2f       	mov	r19, r27
     290:	44 2d       	mov	r20, r4
     292:	55 2d       	mov	r21, r5
     294:	66 2d       	mov	r22, r6
     296:	77 2d       	mov	r23, r7
     298:	88 2d       	mov	r24, r8
     29a:	90 2f       	mov	r25, r16
     29c:	09 2d       	mov	r16, r9
     29e:	0e 94 de 11 	call	0x23bc	; 0x23bc <__rotldi3>
     2a2:	20 83       	st	Z, r18
     2a4:	31 83       	std	Z+1, r19	; 0x01
     2a6:	42 83       	std	Z+2, r20	; 0x02
     2a8:	53 83       	std	Z+3, r21	; 0x03
     2aa:	64 83       	std	Z+4, r22	; 0x04
     2ac:	75 83       	std	Z+5, r23	; 0x05
     2ae:	86 83       	std	Z+6, r24	; 0x06
     2b0:	97 83       	std	Z+7, r25	; 0x07
		*code <<= 1; *code |= r; //shift code
     2b2:	d5 01       	movw	r26, r10
     2b4:	4d 91       	ld	r20, X+
     2b6:	5d 91       	ld	r21, X+
     2b8:	6d 91       	ld	r22, X+
     2ba:	7c 91       	ld	r23, X
     2bc:	db 01       	movw	r26, r22
     2be:	ca 01       	movw	r24, r20
     2c0:	88 0f       	add	r24, r24
     2c2:	99 1f       	adc	r25, r25
     2c4:	aa 1f       	adc	r26, r26
     2c6:	bb 1f       	adc	r27, r27
     2c8:	ac 01       	movw	r20, r24
     2ca:	bd 01       	movw	r22, r26
     2cc:	41 2b       	or	r20, r17
     2ce:	d5 01       	movw	r26, r10
     2d0:	4d 93       	st	X+, r20
     2d2:	5d 93       	st	X+, r21
     2d4:	6d 93       	st	X+, r22
     2d6:	7c 93       	st	X, r23
     2d8:	13 97       	sbiw	r26, 0x03	; 3
     2da:	88 85       	ldd	r24, Y+8	; 0x08
     2dc:	99 85       	ldd	r25, Y+9	; 0x09
     2de:	01 97       	sbiw	r24, 0x01	; 1
     2e0:	99 87       	std	Y+9, r25	; 0x09
     2e2:	88 87       	std	Y+8, r24	; 0x08
void keeloq_decrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0; i < 528; ++i)
     2e4:	89 2b       	or	r24, r25
     2e6:	09 f0       	breq	.+2      	; 0x2ea <keeloq_decrypt+0x142>
     2e8:	90 cf       	rjmp	.-224    	; 0x20a <keeloq_decrypt+0x62>
		if (*code & 0x80000000) r ^= 1;
		if (*code & 0x8000) r ^= 1;
		tmp = *key >> 63; *key <<= 1; *key |= tmp; //rotate key
		*code <<= 1; *code |= r; //shift code
	}
	*key = keybak;
     2ea:	30 82       	st	Z, r3
     2ec:	b9 81       	ldd	r27, Y+1	; 0x01
     2ee:	b1 83       	std	Z+1, r27	; 0x01
     2f0:	ba 81       	ldd	r27, Y+2	; 0x02
     2f2:	b2 83       	std	Z+2, r27	; 0x02
     2f4:	bb 81       	ldd	r27, Y+3	; 0x03
     2f6:	b3 83       	std	Z+3, r27	; 0x03
     2f8:	bc 81       	ldd	r27, Y+4	; 0x04
     2fa:	b4 83       	std	Z+4, r27	; 0x04
     2fc:	bd 81       	ldd	r27, Y+5	; 0x05
     2fe:	b5 83       	std	Z+5, r27	; 0x05
     300:	be 81       	ldd	r27, Y+6	; 0x06
     302:	b6 83       	std	Z+6, r27	; 0x06
     304:	bf 81       	ldd	r27, Y+7	; 0x07
     306:	b7 83       	std	Z+7, r27	; 0x07
}
     308:	29 96       	adiw	r28, 0x09	; 9
     30a:	0f b6       	in	r0, 0x3f	; 63
     30c:	f8 94       	cli
     30e:	de bf       	out	0x3e, r29	; 62
     310:	0f be       	out	0x3f, r0	; 63
     312:	cd bf       	out	0x3d, r28	; 61
     314:	df 91       	pop	r29
     316:	cf 91       	pop	r28
     318:	1f 91       	pop	r17
     31a:	0f 91       	pop	r16
     31c:	ff 90       	pop	r15
     31e:	ef 90       	pop	r14
     320:	df 90       	pop	r13
     322:	cf 90       	pop	r12
     324:	bf 90       	pop	r11
     326:	af 90       	pop	r10
     328:	9f 90       	pop	r9
     32a:	8f 90       	pop	r8
     32c:	7f 90       	pop	r7
     32e:	6f 90       	pop	r6
     330:	5f 90       	pop	r5
     332:	4f 90       	pop	r4
     334:	3f 90       	pop	r3
     336:	2f 90       	pop	r2
     338:	08 95       	ret

0000033a <keeloq_encrypt>:

void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
     33a:	2f 92       	push	r2
     33c:	3f 92       	push	r3
     33e:	4f 92       	push	r4
     340:	5f 92       	push	r5
     342:	6f 92       	push	r6
     344:	7f 92       	push	r7
     346:	8f 92       	push	r8
     348:	9f 92       	push	r9
     34a:	af 92       	push	r10
     34c:	bf 92       	push	r11
     34e:	cf 92       	push	r12
     350:	df 92       	push	r13
     352:	ef 92       	push	r14
     354:	ff 92       	push	r15
     356:	0f 93       	push	r16
     358:	1f 93       	push	r17
     35a:	cf 93       	push	r28
     35c:	df 93       	push	r29
     35e:	cd b7       	in	r28, 0x3d	; 61
     360:	de b7       	in	r29, 0x3e	; 62
     362:	60 97       	sbiw	r28, 0x10	; 16
     364:	0f b6       	in	r0, 0x3f	; 63
     366:	f8 94       	cli
     368:	de bf       	out	0x3e, r29	; 62
     36a:	0f be       	out	0x3f, r0	; 63
     36c:	cd bf       	out	0x3d, r28	; 61
     36e:	4c 01       	movw	r8, r24
     370:	7d 87       	std	Y+13, r23	; 0x0d
     372:	6c 87       	std	Y+12, r22	; 0x0c
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
     374:	db 01       	movw	r26, r22
     376:	bc 91       	ld	r27, X
     378:	bc 83       	std	Y+4, r27	; 0x04
     37a:	fb 01       	movw	r30, r22
     37c:	f1 81       	ldd	r31, Z+1	; 0x01
     37e:	fd 83       	std	Y+5, r31	; 0x05
     380:	db 01       	movw	r26, r22
     382:	12 96       	adiw	r26, 0x02	; 2
     384:	bc 91       	ld	r27, X
     386:	be 83       	std	Y+6, r27	; 0x06
     388:	fb 01       	movw	r30, r22
     38a:	f3 81       	ldd	r31, Z+3	; 0x03
     38c:	ff 83       	std	Y+7, r31	; 0x07
     38e:	db 01       	movw	r26, r22
     390:	14 96       	adiw	r26, 0x04	; 4
     392:	bc 91       	ld	r27, X
     394:	b8 87       	std	Y+8, r27	; 0x08
     396:	fb 01       	movw	r30, r22
     398:	f5 81       	ldd	r31, Z+5	; 0x05
     39a:	f9 87       	std	Y+9, r31	; 0x09
     39c:	db 01       	movw	r26, r22
     39e:	16 96       	adiw	r26, 0x06	; 6
     3a0:	bc 91       	ld	r27, X
     3a2:	ba 87       	std	Y+10, r27	; 0x0a
     3a4:	fb 01       	movw	r30, r22
     3a6:	f7 81       	ldd	r31, Z+7	; 0x07
     3a8:	fb 87       	std	Y+11, r31	; 0x0b
     3aa:	2c 81       	ldd	r18, Y+4	; 0x04
     3ac:	3d 81       	ldd	r19, Y+5	; 0x05
     3ae:	4e 81       	ldd	r20, Y+6	; 0x06
     3b0:	5f 81       	ldd	r21, Y+7	; 0x07
     3b2:	68 85       	ldd	r22, Y+8	; 0x08
     3b4:	79 85       	ldd	r23, Y+9	; 0x09
     3b6:	8b 2f       	mov	r24, r27
     3b8:	9f 2f       	mov	r25, r31
     3ba:	e0 e1       	ldi	r30, 0x10	; 16
     3bc:	f0 e0       	ldi	r31, 0x00	; 0
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
     3be:	01 e0       	ldi	r16, 0x01	; 1
     3c0:	0e 94 de 11 	call	0x23bc	; 0x23bc <__rotldi3>
     3c4:	31 97       	sbiw	r30, 0x01	; 1
void keeloq_encrypt(uint32_t* code, uint64_t* key)
{
	uint16_t i;
	uint64_t keybak;
	keybak = *key;
	for (i = 0;i < 16;++i)
     3c6:	d9 f7       	brne	.-10     	; 0x3be <keeloq_encrypt+0x84>
     3c8:	ec 85       	ldd	r30, Y+12	; 0x0c
     3ca:	fd 85       	ldd	r31, Y+13	; 0x0d
     3cc:	20 83       	st	Z, r18
     3ce:	31 83       	std	Z+1, r19	; 0x01
     3d0:	42 83       	std	Z+2, r20	; 0x02
     3d2:	53 83       	std	Z+3, r21	; 0x03
     3d4:	64 83       	std	Z+4, r22	; 0x04
     3d6:	75 83       	std	Z+5, r23	; 0x05
     3d8:	86 83       	std	Z+6, r24	; 0x06
     3da:	97 83       	std	Z+7, r25	; 0x07
     3dc:	68 94       	set
     3de:	22 24       	eor	r2, r2
     3e0:	24 f8       	bld	r2, 4
     3e2:	33 24       	eor	r3, r3
     3e4:	31 f8       	bld	r3, 1
		if (*code & 512) nlfshift |= 2;
		if (*code & 0x100000) nlfshift |= 4;
		nlfind = (*code & 0x4000000) ? 1 : 0;
		if (*code & 0x80000000) nlfind |= 2;
		r = (NLF[nlfind] >> nlfshift) & 1;
		if (*key & 0x10000) r ^= 1;
     3e6:	aa 24       	eor	r10, r10
     3e8:	a3 94       	inc	r10
	}

	for (i = 0; i < 528; ++i)
	{
		uint8_t nlfshift, nlfind, tmp, r;
		nlfshift = *code & 2 ? 1 : 0;
     3ea:	d4 01       	movw	r26, r8
     3ec:	cd 90       	ld	r12, X+
     3ee:	dd 90       	ld	r13, X+
     3f0:	ed 90       	ld	r14, X+
     3f2:	fc 90       	ld	r15, X
     3f4:	d7 01       	movw	r26, r14
     3f6:	c6 01       	movw	r24, r12
     3f8:	b6 95       	lsr	r27
     3fa:	a7 95       	ror	r26
     3fc:	97 95       	ror	r25
     3fe:	87 95       	ror	r24
     400:	28 2f       	mov	r18, r24
     402:	21 70       	andi	r18, 0x01	; 1
		if (*code & 512) nlfshift |= 2;
     404:	d1 fc       	sbrc	r13, 1
     406:	22 60       	ori	r18, 0x02	; 2
		if (*code & 0x100000) nlfshift |= 4;
     408:	e4 fc       	sbrc	r14, 4
     40a:	24 60       	ori	r18, 0x04	; 4
		nlfind = (*code & 0x4000000) ? 1 : 0;
     40c:	d7 01       	movw	r26, r14
     40e:	c6 01       	movw	r24, r12
     410:	07 2e       	mov	r0, r23
     412:	7a e1       	ldi	r23, 0x1A	; 26
     414:	b6 95       	lsr	r27
     416:	a7 95       	ror	r26
     418:	97 95       	ror	r25
     41a:	87 95       	ror	r24
     41c:	7a 95       	dec	r23
     41e:	d1 f7       	brne	.-12     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
     420:	70 2d       	mov	r23, r0
     422:	81 70       	andi	r24, 0x01	; 1
		if (*code & 0x80000000) nlfind |= 2;
     424:	ff 20       	and	r15, r15
     426:	0c f4       	brge	.+2      	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
     428:	82 60       	ori	r24, 0x02	; 2
		r = (NLF[nlfind] >> nlfshift) & 1;
     42a:	e8 2f       	mov	r30, r24
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	e9 5f       	subi	r30, 0xF9	; 249
     430:	fe 4f       	sbci	r31, 0xFE	; 254
     432:	80 81       	ld	r24, Z
     434:	90 e0       	ldi	r25, 0x00	; 0
     436:	02 c0       	rjmp	.+4      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     438:	95 95       	asr	r25
     43a:	87 95       	ror	r24
     43c:	2a 95       	dec	r18
     43e:	e2 f7       	brpl	.-8      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     440:	b8 2f       	mov	r27, r24
     442:	b1 70       	andi	r27, 0x01	; 1
     444:	be 87       	std	Y+14, r27	; 0x0e
		if (*key & 0x10000) r ^= 1;
     446:	ec 85       	ldd	r30, Y+12	; 0x0c
     448:	fd 85       	ldd	r31, Y+13	; 0x0d
     44a:	10 81       	ld	r17, Z
     44c:	e1 81       	ldd	r30, Z+1	; 0x01
     44e:	ac 85       	ldd	r26, Y+12	; 0x0c
     450:	bd 85       	ldd	r27, Y+13	; 0x0d
     452:	12 96       	adiw	r26, 0x02	; 2
     454:	bc 91       	ld	r27, X
     456:	bf 87       	std	Y+15, r27	; 0x0f
     458:	ac 85       	ldd	r26, Y+12	; 0x0c
     45a:	bd 85       	ldd	r27, Y+13	; 0x0d
     45c:	13 96       	adiw	r26, 0x03	; 3
     45e:	4c 90       	ld	r4, X
     460:	13 97       	sbiw	r26, 0x03	; 3
     462:	14 96       	adiw	r26, 0x04	; 4
     464:	5c 90       	ld	r5, X
     466:	14 97       	sbiw	r26, 0x04	; 4
     468:	15 96       	adiw	r26, 0x05	; 5
     46a:	6c 90       	ld	r6, X
     46c:	15 97       	sbiw	r26, 0x05	; 5
     46e:	16 96       	adiw	r26, 0x06	; 6
     470:	7c 90       	ld	r7, X
     472:	16 97       	sbiw	r26, 0x06	; 6
     474:	17 96       	adiw	r26, 0x07	; 7
     476:	bc 90       	ld	r11, X
     478:	4f 85       	ldd	r20, Y+15	; 0x0f
     47a:	41 70       	andi	r20, 0x01	; 1
     47c:	20 e0       	ldi	r18, 0x00	; 0
     47e:	30 e0       	ldi	r19, 0x00	; 0
     480:	50 e0       	ldi	r21, 0x00	; 0
     482:	60 e0       	ldi	r22, 0x00	; 0
     484:	70 e0       	ldi	r23, 0x00	; 0
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	a0 e0       	ldi	r26, 0x00	; 0
     48c:	0e 94 02 12 	call	0x2404	; 0x2404 <__cmpdi2_s8>
     490:	19 f0       	breq	.+6      	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
     492:	be 85       	ldd	r27, Y+14	; 0x0e
     494:	ba 25       	eor	r27, r10
     496:	be 87       	std	Y+14, r27	; 0x0e
		if (*code & 1) r ^= 1;
     498:	c0 fe       	sbrs	r12, 0
     49a:	03 c0       	rjmp	.+6      	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
     49c:	fe 85       	ldd	r31, Y+14	; 0x0e
     49e:	fa 25       	eor	r31, r10
     4a0:	fe 87       	std	Y+14, r31	; 0x0e
		if (*code & 0x10000) r ^= 1;
     4a2:	e0 fe       	sbrs	r14, 0
     4a4:	03 c0       	rjmp	.+6      	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     4a6:	be 85       	ldd	r27, Y+14	; 0x0e
     4a8:	ba 25       	eor	r27, r10
     4aa:	be 87       	std	Y+14, r27	; 0x0e
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
     4ac:	21 2f       	mov	r18, r17
     4ae:	21 70       	andi	r18, 0x01	; 1
     4b0:	30 e0       	ldi	r19, 0x00	; 0
     4b2:	40 e0       	ldi	r20, 0x00	; 0
     4b4:	50 e0       	ldi	r21, 0x00	; 0
     4b6:	60 e0       	ldi	r22, 0x00	; 0
     4b8:	70 e0       	ldi	r23, 0x00	; 0
     4ba:	80 e0       	ldi	r24, 0x00	; 0
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	0f e3       	ldi	r16, 0x3F	; 63
     4c0:	0e 94 a7 11 	call	0x234e	; 0x234e <__ashldi3>
     4c4:	a2 2f       	mov	r26, r18
     4c6:	3b 83       	std	Y+3, r19	; 0x03
     4c8:	c4 2e       	mov	r12, r20
     4ca:	d5 2e       	mov	r13, r21
     4cc:	e6 2e       	mov	r14, r22
     4ce:	f7 2e       	mov	r15, r23
     4d0:	88 8b       	std	Y+16, r24	; 0x10
     4d2:	f9 2f       	mov	r31, r25
     4d4:	21 2f       	mov	r18, r17
     4d6:	3e 2f       	mov	r19, r30
     4d8:	4f 85       	ldd	r20, Y+15	; 0x0f
     4da:	54 2d       	mov	r21, r4
     4dc:	65 2d       	mov	r22, r5
     4de:	76 2d       	mov	r23, r6
     4e0:	87 2d       	mov	r24, r7
     4e2:	9b 2d       	mov	r25, r11
     4e4:	0a 2d       	mov	r16, r10
     4e6:	0e 94 c2 11 	call	0x2384	; 0x2384 <__lshrdi3>
     4ea:	2a 2b       	or	r18, r26
     4ec:	ac 85       	ldd	r26, Y+12	; 0x0c
     4ee:	bd 85       	ldd	r27, Y+13	; 0x0d
     4f0:	2c 93       	st	X, r18
     4f2:	bb 81       	ldd	r27, Y+3	; 0x03
     4f4:	3b 2b       	or	r19, r27
     4f6:	ac 85       	ldd	r26, Y+12	; 0x0c
     4f8:	bd 85       	ldd	r27, Y+13	; 0x0d
     4fa:	11 96       	adiw	r26, 0x01	; 1
     4fc:	3c 93       	st	X, r19
     4fe:	11 97       	sbiw	r26, 0x01	; 1
     500:	4c 29       	or	r20, r12
     502:	12 96       	adiw	r26, 0x02	; 2
     504:	4c 93       	st	X, r20
     506:	12 97       	sbiw	r26, 0x02	; 2
     508:	5d 29       	or	r21, r13
     50a:	13 96       	adiw	r26, 0x03	; 3
     50c:	5c 93       	st	X, r21
     50e:	13 97       	sbiw	r26, 0x03	; 3
     510:	6e 29       	or	r22, r14
     512:	14 96       	adiw	r26, 0x04	; 4
     514:	6c 93       	st	X, r22
     516:	14 97       	sbiw	r26, 0x04	; 4
     518:	7f 29       	or	r23, r15
     51a:	15 96       	adiw	r26, 0x05	; 5
     51c:	7c 93       	st	X, r23
     51e:	b8 89       	ldd	r27, Y+16	; 0x10
     520:	8b 2b       	or	r24, r27
     522:	ac 85       	ldd	r26, Y+12	; 0x0c
     524:	bd 85       	ldd	r27, Y+13	; 0x0d
     526:	16 96       	adiw	r26, 0x06	; 6
     528:	8c 93       	st	X, r24
     52a:	16 97       	sbiw	r26, 0x06	; 6
     52c:	9f 2b       	or	r25, r31
     52e:	17 96       	adiw	r26, 0x07	; 7
     530:	9c 93       	st	X, r25
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
     532:	f4 01       	movw	r30, r8
     534:	80 81       	ld	r24, Z
     536:	91 81       	ldd	r25, Z+1	; 0x01
     538:	a2 81       	ldd	r26, Z+2	; 0x02
     53a:	b3 81       	ldd	r27, Z+3	; 0x03
     53c:	ac 01       	movw	r20, r24
     53e:	bd 01       	movw	r22, r26
     540:	76 95       	lsr	r23
     542:	67 95       	ror	r22
     544:	57 95       	ror	r21
     546:	47 95       	ror	r20
     548:	fe 85       	ldd	r31, Y+14	; 0x0e
     54a:	8f 2f       	mov	r24, r31
     54c:	90 e0       	ldi	r25, 0x00	; 0
     54e:	a0 e0       	ldi	r26, 0x00	; 0
     550:	b0 e0       	ldi	r27, 0x00	; 0
     552:	bb 27       	eor	r27, r27
     554:	86 95       	lsr	r24
     556:	b7 95       	ror	r27
     558:	aa 27       	eor	r26, r26
     55a:	99 27       	eor	r25, r25
     55c:	88 27       	eor	r24, r24
     55e:	84 2b       	or	r24, r20
     560:	95 2b       	or	r25, r21
     562:	a6 2b       	or	r26, r22
     564:	b7 2b       	or	r27, r23
     566:	f4 01       	movw	r30, r8
     568:	80 83       	st	Z, r24
     56a:	91 83       	std	Z+1, r25	; 0x01
     56c:	a2 83       	std	Z+2, r26	; 0x02
     56e:	b3 83       	std	Z+3, r27	; 0x03
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	2f 1a       	sub	r2, r31
     574:	31 08       	sbc	r3, r1
	for (i = 0;i < 16;++i)
	{
		uint8_t tmp; tmp = *key >> 63; *key <<= 1; *key |= tmp;
	}

	for (i = 0; i < 528; ++i)
     576:	09 f0       	breq	.+2      	; 0x57a <__LOCK_REGION_LENGTH__+0x17a>
     578:	38 cf       	rjmp	.-400    	; 0x3ea <keeloq_encrypt+0xb0>
     57a:	ec 85       	ldd	r30, Y+12	; 0x0c
     57c:	fd 85       	ldd	r31, Y+13	; 0x0d
		if (*code & 1) r ^= 1;
		if (*code & 0x10000) r ^= 1;
		tmp = *key & 1; *key >>= 1; *key |= ((uint64_t)tmp) << 63; //rotate key
		*code >>= 1; *code |= ((uint32_t)r) << 31; //shift code
	}
	*key = keybak;
     57e:	bc 81       	ldd	r27, Y+4	; 0x04
     580:	b0 83       	st	Z, r27
     582:	bd 81       	ldd	r27, Y+5	; 0x05
     584:	b1 83       	std	Z+1, r27	; 0x01
     586:	be 81       	ldd	r27, Y+6	; 0x06
     588:	b2 83       	std	Z+2, r27	; 0x02
     58a:	bf 81       	ldd	r27, Y+7	; 0x07
     58c:	b3 83       	std	Z+3, r27	; 0x03
     58e:	b8 85       	ldd	r27, Y+8	; 0x08
     590:	b4 83       	std	Z+4, r27	; 0x04
     592:	b9 85       	ldd	r27, Y+9	; 0x09
     594:	b5 83       	std	Z+5, r27	; 0x05
     596:	ba 85       	ldd	r27, Y+10	; 0x0a
     598:	b6 83       	std	Z+6, r27	; 0x06
     59a:	bb 85       	ldd	r27, Y+11	; 0x0b
     59c:	b7 83       	std	Z+7, r27	; 0x07
}
     59e:	60 96       	adiw	r28, 0x10	; 16
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	f8 94       	cli
     5a4:	de bf       	out	0x3e, r29	; 62
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	cd bf       	out	0x3d, r28	; 61
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	1f 91       	pop	r17
     5b0:	0f 91       	pop	r16
     5b2:	ff 90       	pop	r15
     5b4:	ef 90       	pop	r14
     5b6:	df 90       	pop	r13
     5b8:	cf 90       	pop	r12
     5ba:	bf 90       	pop	r11
     5bc:	af 90       	pop	r10
     5be:	9f 90       	pop	r9
     5c0:	8f 90       	pop	r8
     5c2:	7f 90       	pop	r7
     5c4:	6f 90       	pop	r6
     5c6:	5f 90       	pop	r5
     5c8:	4f 90       	pop	r4
     5ca:	3f 90       	pop	r3
     5cc:	2f 90       	pop	r2
     5ce:	08 95       	ret

000005d0 <nrf24l01_readregister>:
}

//clear all interrupts in the status register
void nrf24l01_irq_clear_all()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, (NRF24L01_REG_RX_DR) | (NRF24L01_REG_TX_DS) | (NRF24L01_REG_MAX_RT)); // clear all interrupts
     5d0:	5f 98       	cbi	0x0b, 7	; 11
     5d2:	8f 71       	andi	r24, 0x1F	; 31
     5d4:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     5d8:	8f ef       	ldi	r24, 0xFF	; 255
     5da:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     5de:	5f 9a       	sbi	0x0b, 7	; 11
     5e0:	08 95       	ret

000005e2 <nrf24l01_writeregister>:
     5e2:	cf 93       	push	r28
     5e4:	c6 2f       	mov	r28, r22
     5e6:	5f 98       	cbi	0x0b, 7	; 11
     5e8:	8f 71       	andi	r24, 0x1F	; 31
     5ea:	80 62       	ori	r24, 0x20	; 32
     5ec:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     5f0:	8c 2f       	mov	r24, r28
     5f2:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     5f6:	5f 9a       	sbi	0x0b, 7	; 11
     5f8:	cf 91       	pop	r28
     5fa:	08 95       	ret

000005fc <nrf24l01_writeregisters>:
     5fc:	ef 92       	push	r14
     5fe:	ff 92       	push	r15
     600:	0f 93       	push	r16
     602:	1f 93       	push	r17
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	7b 01       	movw	r14, r22
     60a:	14 2f       	mov	r17, r20
     60c:	5f 98       	cbi	0x0b, 7	; 11
     60e:	8f 71       	andi	r24, 0x1F	; 31
     610:	80 62       	ori	r24, 0x20	; 32
     612:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     616:	11 23       	and	r17, r17
     618:	71 f0       	breq	.+28     	; 0x636 <nrf24l01_writeregisters+0x3a>
     61a:	e7 01       	movw	r28, r14
     61c:	11 50       	subi	r17, 0x01	; 1
     61e:	01 2f       	mov	r16, r17
     620:	10 e0       	ldi	r17, 0x00	; 0
     622:	0f 5f       	subi	r16, 0xFF	; 255
     624:	1f 4f       	sbci	r17, 0xFF	; 255
     626:	0e 0d       	add	r16, r14
     628:	1f 1d       	adc	r17, r15
     62a:	89 91       	ld	r24, Y+
     62c:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     630:	c0 17       	cp	r28, r16
     632:	d1 07       	cpc	r29, r17
     634:	d1 f7       	brne	.-12     	; 0x62a <nrf24l01_writeregisters+0x2e>
     636:	5f 9a       	sbi	0x0b, 7	; 11
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	ff 90       	pop	r15
     642:	ef 90       	pop	r14
     644:	08 95       	ret

00000646 <nrf24l01_setrxaddr0>:
     646:	45 e0       	ldi	r20, 0x05	; 5
     648:	bc 01       	movw	r22, r24
     64a:	8a e0       	ldi	r24, 0x0A	; 10
     64c:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_writeregisters>
     650:	08 95       	ret

00000652 <nrf24l01_settxaddr>:
     652:	cf 93       	push	r28
     654:	df 93       	push	r29
     656:	ec 01       	movw	r28, r24
     658:	45 e0       	ldi	r20, 0x05	; 5
     65a:	bc 01       	movw	r22, r24
     65c:	8a e0       	ldi	r24, 0x0A	; 10
     65e:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_writeregisters>
     662:	45 e0       	ldi	r20, 0x05	; 5
     664:	be 01       	movw	r22, r28
     666:	80 e1       	ldi	r24, 0x10	; 16
     668:	0e 94 fe 02 	call	0x5fc	; 0x5fc <nrf24l01_writeregisters>
     66c:	df 91       	pop	r29
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <nrf24l01_flushRXfifo>:
     672:	5f 98       	cbi	0x0b, 7	; 11
     674:	82 ee       	ldi	r24, 0xE2	; 226
     676:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     67a:	5f 9a       	sbi	0x0b, 7	; 11
     67c:	08 95       	ret

0000067e <nrf24l01_flushTXfifo>:
     67e:	5f 98       	cbi	0x0b, 7	; 11
     680:	81 ee       	ldi	r24, 0xE1	; 225
     682:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     686:	5f 9a       	sbi	0x0b, 7	; 11
     688:	08 95       	ret

0000068a <nrf24l01_setRX>:
     68a:	80 e0       	ldi	r24, 0x00	; 0
     68c:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     690:	68 2f       	mov	r22, r24
     692:	61 60       	ori	r22, 0x01	; 1
     694:	80 e0       	ldi	r24, 0x00	; 0
     696:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     6a0:	68 2f       	mov	r22, r24
     6a2:	62 60       	ori	r22, 0x02	; 2
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6aa:	60 e7       	ldi	r22, 0x70	; 112
     6ac:	87 e0       	ldi	r24, 0x07	; 7
     6ae:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6b2:	80 e0       	ldi	r24, 0x00	; 0
     6b4:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     6b8:	68 2f       	mov	r22, r24
     6ba:	60 61       	ori	r22, 0x10	; 16
     6bc:	80 e0       	ldi	r24, 0x00	; 0
     6be:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     6c8:	68 2f       	mov	r22, r24
     6ca:	60 62       	ori	r22, 0x20	; 32
     6cc:	80 e0       	ldi	r24, 0x00	; 0
     6ce:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     6d2:	0e 94 39 03 	call	0x672	; 0x672 <nrf24l01_flushRXfifo>
     6d6:	0e 94 3f 03 	call	0x67e	; 0x67e <nrf24l01_flushTXfifo>
     6da:	28 9a       	sbi	0x05, 0	; 5
     6dc:	8b e2       	ldi	r24, 0x2B	; 43
     6de:	91 e0       	ldi	r25, 0x01	; 1
     6e0:	01 97       	sbiw	r24, 0x01	; 1
     6e2:	f1 f7       	brne	.-4      	; 0x6e0 <nrf24l01_setRX+0x56>
     6e4:	00 c0       	rjmp	.+0      	; 0x6e6 <nrf24l01_setRX+0x5c>
     6e6:	00 00       	nop
     6e8:	08 95       	ret

000006ea <nrf24l01_init>:
     6ea:	cf 93       	push	r28
     6ec:	c8 2f       	mov	r28, r24
     6ee:	20 9a       	sbi	0x04, 0	; 4
     6f0:	57 9a       	sbi	0x0a, 7	; 10
     6f2:	28 98       	cbi	0x05, 0	; 5
     6f4:	5f 9a       	sbi	0x0b, 7	; 11
     6f6:	8f e0       	ldi	r24, 0x0F	; 15
     6f8:	97 e2       	ldi	r25, 0x27	; 39
     6fa:	01 97       	sbiw	r24, 0x01	; 1
     6fc:	f1 f7       	brne	.-4      	; 0x6fa <nrf24l01_init+0x10>
     6fe:	00 c0       	rjmp	.+0      	; 0x700 <nrf24l01_init+0x16>
     700:	00 00       	nop
     702:	6f e0       	ldi	r22, 0x0F	; 15
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     70a:	61 e0       	ldi	r22, 0x01	; 1
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     712:	61 e0       	ldi	r22, 0x01	; 1
     714:	82 e0       	ldi	r24, 0x02	; 2
     716:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     71a:	63 e0       	ldi	r22, 0x03	; 3
     71c:	83 e0       	ldi	r24, 0x03	; 3
     71e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     722:	6f ef       	ldi	r22, 0xFF	; 255
     724:	84 e0       	ldi	r24, 0x04	; 4
     726:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     72a:	6c 2f       	mov	r22, r28
     72c:	85 e0       	ldi	r24, 0x05	; 5
     72e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     732:	66 e2       	ldi	r22, 0x26	; 38
     734:	86 e0       	ldi	r24, 0x06	; 6
     736:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     73a:	60 e2       	ldi	r22, 0x20	; 32
     73c:	81 e1       	ldi	r24, 0x11	; 17
     73e:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     742:	60 e0       	ldi	r22, 0x00	; 0
     744:	8c e1       	ldi	r24, 0x1C	; 28
     746:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     74a:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_setRX>
     74e:	cf 91       	pop	r28
     750:	08 95       	ret

00000752 <nrf24l01_setTX>:
     752:	28 98       	cbi	0x05, 0	; 5
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     75a:	68 2f       	mov	r22, r24
     75c:	6e 7f       	andi	r22, 0xFE	; 254
     75e:	80 e0       	ldi	r24, 0x00	; 0
     760:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
     76a:	68 2f       	mov	r22, r24
     76c:	62 60       	ori	r22, 0x02	; 2
     76e:	80 e0       	ldi	r24, 0x00	; 0
     770:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     774:	60 e3       	ldi	r22, 0x30	; 48
     776:	87 e0       	ldi	r24, 0x07	; 7
     778:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     77c:	0e 94 3f 03 	call	0x67e	; 0x67e <nrf24l01_flushTXfifo>
     780:	8b e2       	ldi	r24, 0x2B	; 43
     782:	91 e0       	ldi	r25, 0x01	; 1
     784:	01 97       	sbiw	r24, 0x01	; 1
     786:	f1 f7       	brne	.-4      	; 0x784 <nrf24l01_setTX+0x32>
     788:	00 c0       	rjmp	.+0      	; 0x78a <nrf24l01_setTX+0x38>
     78a:	00 00       	nop
     78c:	08 95       	ret

0000078e <nrf24l01_getstatus>:
     78e:	5f 98       	cbi	0x0b, 7	; 11
     790:	8f ef       	ldi	r24, 0xFF	; 255
     792:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     796:	5f 9a       	sbi	0x0b, 7	; 11
     798:	08 95       	ret

0000079a <nrf24l01_read>:
     79a:	0f 93       	push	r16
     79c:	1f 93       	push	r17
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
     7a2:	8c 01       	movw	r16, r24
     7a4:	5f 98       	cbi	0x0b, 7	; 11
     7a6:	81 e6       	ldi	r24, 0x61	; 97
     7a8:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     7ac:	e8 01       	movw	r28, r16
     7ae:	00 5e       	subi	r16, 0xE0	; 224
     7b0:	1f 4f       	sbci	r17, 0xFF	; 255
     7b2:	8f ef       	ldi	r24, 0xFF	; 255
     7b4:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     7b8:	89 93       	st	Y+, r24
     7ba:	c0 17       	cp	r28, r16
     7bc:	d1 07       	cpc	r29, r17
     7be:	c9 f7       	brne	.-14     	; 0x7b2 <nrf24l01_read+0x18>
     7c0:	5f 9a       	sbi	0x0b, 7	; 11
     7c2:	60 e4       	ldi	r22, 0x40	; 64
     7c4:	87 e0       	ldi	r24, 0x07	; 7
     7c6:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     7ca:	df 91       	pop	r29
     7cc:	cf 91       	pop	r28
     7ce:	1f 91       	pop	r17
     7d0:	0f 91       	pop	r16
     7d2:	08 95       	ret

000007d4 <nrf24l01_write>:
     7d4:	0f 93       	push	r16
     7d6:	1f 93       	push	r17
     7d8:	cf 93       	push	r28
     7da:	df 93       	push	r29
     7dc:	8c 01       	movw	r16, r24
     7de:	0e 94 a9 03 	call	0x752	; 0x752 <nrf24l01_setTX>
     7e2:	5f 98       	cbi	0x0b, 7	; 11
     7e4:	80 ea       	ldi	r24, 0xA0	; 160
     7e6:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     7ea:	e8 01       	movw	r28, r16
     7ec:	00 5e       	subi	r16, 0xE0	; 224
     7ee:	1f 4f       	sbci	r17, 0xFF	; 255
     7f0:	89 91       	ld	r24, Y+
     7f2:	0e 94 2d 04 	call	0x85a	; 0x85a <SPI_rw>
     7f6:	c0 17       	cp	r28, r16
     7f8:	d1 07       	cpc	r29, r17
     7fa:	d1 f7       	brne	.-12     	; 0x7f0 <nrf24l01_write+0x1c>
     7fc:	5f 9a       	sbi	0x0b, 7	; 11
     7fe:	28 9a       	sbi	0x05, 0	; 5
     800:	85 e3       	ldi	r24, 0x35	; 53
     802:	8a 95       	dec	r24
     804:	f1 f7       	brne	.-4      	; 0x802 <nrf24l01_write+0x2e>
     806:	00 00       	nop
     808:	28 98       	cbi	0x05, 0	; 5
     80a:	df 91       	pop	r29
     80c:	cf 91       	pop	r28
     80e:	1f 91       	pop	r17
     810:	0f 91       	pop	r16
     812:	08 95       	ret

00000814 <nrf24l01_irq_rx_dr>:
     814:	0e 94 c7 03 	call	0x78e	; 0x78e <nrf24l01_getstatus>
     818:	80 74       	andi	r24, 0x40	; 64
     81a:	08 95       	ret

0000081c <nrf24l01_irq_tx_ds>:
     81c:	0e 94 c7 03 	call	0x78e	; 0x78e <nrf24l01_getstatus>
     820:	80 72       	andi	r24, 0x20	; 32
     822:	08 95       	ret

00000824 <nrf24l01_irq_max_rt>:
     824:	0e 94 c7 03 	call	0x78e	; 0x78e <nrf24l01_getstatus>
     828:	80 71       	andi	r24, 0x10	; 16
     82a:	08 95       	ret

0000082c <nrf24l01_irq_clear_rx_dr>:
}

//clears only the RX_DR interrupt
void nrf24l01_irq_clear_rx_dr()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_RX_DR);
     82c:	60 e4       	ldi	r22, 0x40	; 64
     82e:	87 e0       	ldi	r24, 0x07	; 7
     830:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     834:	08 95       	ret

00000836 <nrf24l01_irq_clear_tx_ds>:
}

//clears only the TX_DS interrupt
void nrf24l01_irq_clear_tx_ds()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_TX_DS);
     836:	60 e2       	ldi	r22, 0x20	; 32
     838:	87 e0       	ldi	r24, 0x07	; 7
     83a:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     83e:	08 95       	ret

00000840 <nrf24l01_irq_clear_max_rt>:
}

//clears only the MAX_RT interrupt
void nrf24l01_irq_clear_max_rt()
{
	nrf24l01_writeregister(NRF24L01_REG_STATUS, NRF24L01_REG_MAX_RT);
     840:	60 e1       	ldi	r22, 0x10	; 16
     842:	87 e0       	ldi	r24, 0x07	; 7
     844:	0e 94 f1 02 	call	0x5e2	; 0x5e2 <nrf24l01_writeregister>
     848:	08 95       	ret

0000084a <SPI_init>:
#include "spi.h"

// Init the SPI port
void SPI_init()
{
    SPI_DDR &= (uint8_t)~_BV(SPI_MISO);		// MISO - input
     84a:	24 98       	cbi	0x04, 4	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_MOSI);		// MOSI - output
     84c:	23 9a       	sbi	0x04, 3	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SCK);		// SCK - output
     84e:	25 9a       	sbi	0x04, 5	; 4
    SPI_DDR |= (uint8_t)_BV(SPI_SS);		// SS - output - must remain OUTPUT !
     850:	22 9a       	sbi	0x04, 2	; 4

    SPCR = ((1<<SPE)|               		// SPI Enable
     852:	83 e5       	ldi	r24, 0x53	; 83
     854:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              		// Master/Slave select
            (1<<SPR1)|(1<<SPR0)|    		// SPI Clock Rate -------- SLOWEST
            (0<<CPOL)|              		// Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             		// Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR = (0<<SPI2X); 						// Double SPI Speed Bit ------- SLOWEST
     856:	1d bc       	out	0x2d, r1	; 45
     858:	08 95       	ret

0000085a <SPI_rw>:
}

// SPI transfer
uint8_t SPI_rw(uint8_t data)
{
    SPDR = data;
     85a:	8e bd       	out	0x2e, r24	; 46

    while( !(SPSR & (1<<SPIF)) );
     85c:	0d b4       	in	r0, 0x2d	; 45
     85e:	07 fe       	sbrs	r0, 7
     860:	fd cf       	rjmp	.-6      	; 0x85c <SPI_rw+0x2>

    return SPDR;
     862:	8e b5       	in	r24, 0x2e	; 46
}
     864:	08 95       	ret

00000866 <uart_init>:
#include "uart.h"

// init the UART registers
void uart_init(uint8_t baudrate)
{
	UBRR0 = baudrate;
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
     86c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00);	// character size 8 bit
     870:	86 e0       	ldi	r24, 0x06	; 6
     872:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);	// receiver and transmitter enabled
     876:	88 e1       	ldi	r24, 0x18	; 24
     878:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
     87c:	08 95       	ret

0000087e <set_rtc_speed>:
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
			delay_builtin_ms_(POLICE_LIGHTS_STAGE_ON_8MS*8);
		}
	}
}
     87e:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <rtc_slow_mode>
     882:	88 23       	and	r24, r24
     884:	31 f0       	breq	.+12     	; 0x892 <set_rtc_speed+0x14>
     886:	e1 eb       	ldi	r30, 0xB1	; 177
     888:	f0 e0       	ldi	r31, 0x00	; 0
     88a:	80 81       	ld	r24, Z
     88c:	82 60       	ori	r24, 0x02	; 2
     88e:	80 83       	st	Z, r24
     890:	08 95       	ret
     892:	e1 eb       	ldi	r30, 0xB1	; 177
     894:	f0 e0       	ldi	r31, 0x00	; 0
     896:	80 81       	ld	r24, Z
     898:	8d 7f       	andi	r24, 0xFD	; 253
     89a:	80 83       	st	Z, r24
     89c:	08 95       	ret

0000089e <police_off>:
     89e:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <police_lights_busy>
     8a2:	81 11       	cpse	r24, r1
     8a4:	fc cf       	rjmp	.-8      	; 0x89e <police_off>
     8a6:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <police_lights_count>
     8aa:	08 95       	ret

000008ac <police_on>:
     8ac:	cf 93       	push	r28
     8ae:	c8 2f       	mov	r28, r24
     8b0:	0e 94 4f 04 	call	0x89e	; 0x89e <police_off>
     8b4:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <police_lights_stage>
     8b8:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <police_lights_stage_on_timer+0x1>
     8bc:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <police_lights_stage_on_timer>
     8c0:	88 e0       	ldi	r24, 0x08	; 8
     8c2:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
     8c6:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <police_lights_count>
     8ca:	cf 91       	pop	r28
     8cc:	08 95       	ret

000008ce <update_kl_settings_to_eeprom>:
     8ce:	48 e0       	ldi	r20, 0x08	; 8
     8d0:	50 e0       	ldi	r21, 0x00	; 0
     8d2:	61 e0       	ldi	r22, 0x01	; 1
     8d4:	70 e0       	ldi	r23, 0x00	; 0
     8d6:	89 e4       	ldi	r24, 0x49	; 73
     8d8:	91 e0       	ldi	r25, 0x01	; 1
     8da:	0e 94 df 13 	call	0x27be	; 0x27be <eeprom_update_block>
     8de:	60 91 51 01 	lds	r22, 0x0151	; 0x800151 <kl_rx_counter>
     8e2:	70 91 52 01 	lds	r23, 0x0152	; 0x800152 <kl_rx_counter+0x1>
     8e6:	89 e0       	ldi	r24, 0x09	; 9
     8e8:	90 e0       	ldi	r25, 0x00	; 0
     8ea:	0e 94 01 14 	call	0x2802	; 0x2802 <eeprom_update_word>
     8ee:	60 91 53 01 	lds	r22, 0x0153	; 0x800153 <kl_tx_counter>
     8f2:	70 91 54 01 	lds	r23, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     8f6:	8b e0       	ldi	r24, 0x0B	; 11
     8f8:	90 e0       	ldi	r25, 0x00	; 0
     8fa:	0e 94 01 14 	call	0x2802	; 0x2802 <eeprom_update_word>
     8fe:	6a ea       	ldi	r22, 0xAA	; 170
     900:	80 e0       	ldi	r24, 0x00	; 0
     902:	90 e0       	ldi	r25, 0x00	; 0
     904:	0e 94 ef 13 	call	0x27de	; 0x27de <eeprom_update_byte>
     908:	08 95       	ret

0000090a <send_command>:
     90a:	df 92       	push	r13
     90c:	ef 92       	push	r14
     90e:	ff 92       	push	r15
     910:	0f 93       	push	r16
     912:	1f 93       	push	r17
     914:	cf 93       	push	r28
     916:	df 93       	push	r29
     918:	cd b7       	in	r28, 0x3d	; 61
     91a:	de b7       	in	r29, 0x3e	; 62
     91c:	a4 97       	sbiw	r28, 0x24	; 36
     91e:	0f b6       	in	r0, 0x3f	; 63
     920:	f8 94       	cli
     922:	de bf       	out	0x3e, r29	; 62
     924:	0f be       	out	0x3f, r0	; 63
     926:	cd bf       	out	0x3d, r28	; 61
     928:	8c 01       	movw	r16, r24
     92a:	7b 01       	movw	r14, r22
     92c:	d4 2e       	mov	r13, r20
     92e:	40 91 53 01 	lds	r20, 0x0153	; 0x800153 <kl_tx_counter>
     932:	50 91 54 01 	lds	r21, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     936:	a0 e0       	ldi	r26, 0x00	; 0
     938:	b0 e0       	ldi	r27, 0x00	; 0
     93a:	dc 01       	movw	r26, r24
     93c:	99 27       	eor	r25, r25
     93e:	88 27       	eor	r24, r24
     940:	60 e0       	ldi	r22, 0x00	; 0
     942:	70 e0       	ldi	r23, 0x00	; 0
     944:	84 2b       	or	r24, r20
     946:	95 2b       	or	r25, r21
     948:	a6 2b       	or	r26, r22
     94a:	b7 2b       	or	r27, r23
     94c:	89 83       	std	Y+1, r24	; 0x01
     94e:	9a 83       	std	Y+2, r25	; 0x02
     950:	ab 83       	std	Y+3, r26	; 0x03
     952:	bc 83       	std	Y+4, r27	; 0x04
     954:	69 e4       	ldi	r22, 0x49	; 73
     956:	71 e0       	ldi	r23, 0x01	; 1
     958:	ce 01       	movw	r24, r28
     95a:	01 96       	adiw	r24, 0x01	; 1
     95c:	0e 94 9d 01 	call	0x33a	; 0x33a <keeloq_encrypt>
     960:	89 81       	ldd	r24, Y+1	; 0x01
     962:	9a 81       	ldd	r25, Y+2	; 0x02
     964:	ab 81       	ldd	r26, Y+3	; 0x03
     966:	bc 81       	ldd	r27, Y+4	; 0x04
     968:	8d 83       	std	Y+5, r24	; 0x05
     96a:	9e 83       	std	Y+6, r25	; 0x06
     96c:	af 83       	std	Y+7, r26	; 0x07
     96e:	b8 87       	std	Y+8, r27	; 0x08
     970:	1a 87       	std	Y+10, r17	; 0x0a
     972:	09 87       	std	Y+9, r16	; 0x09
     974:	4d 2d       	mov	r20, r13
     976:	50 e0       	ldi	r21, 0x00	; 0
     978:	b7 01       	movw	r22, r14
     97a:	ce 01       	movw	r24, r28
     97c:	0b 96       	adiw	r24, 0x0b	; 11
     97e:	0e 94 f1 12 	call	0x25e2	; 0x25e2 <memcpy>
     982:	ce 01       	movw	r24, r28
     984:	05 96       	adiw	r24, 0x05	; 5
     986:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <nrf24l01_write>
     98a:	06 c0       	rjmp	.+12     	; 0x998 <send_command+0x8e>
     98c:	8f ec       	ldi	r24, 0xCF	; 207
     98e:	97 e0       	ldi	r25, 0x07	; 7
     990:	01 97       	sbiw	r24, 0x01	; 1
     992:	f1 f7       	brne	.-4      	; 0x990 <send_command+0x86>
     994:	00 c0       	rjmp	.+0      	; 0x996 <send_command+0x8c>
     996:	00 00       	nop
     998:	0e 94 12 04 	call	0x824	; 0x824 <nrf24l01_irq_max_rt>
     99c:	81 11       	cpse	r24, r1
     99e:	04 c0       	rjmp	.+8      	; 0x9a8 <send_command+0x9e>
     9a0:	0e 94 0e 04 	call	0x81c	; 0x81c <nrf24l01_irq_tx_ds>
     9a4:	88 23       	and	r24, r24
     9a6:	91 f3       	breq	.-28     	; 0x98c <send_command+0x82>
     9a8:	0e 94 12 04 	call	0x824	; 0x824 <nrf24l01_irq_max_rt>
     9ac:	88 23       	and	r24, r24
     9ae:	19 f0       	breq	.+6      	; 0x9b6 <send_command+0xac>
     9b0:	0e 94 20 04 	call	0x840	; 0x840 <nrf24l01_irq_clear_max_rt>
     9b4:	0d c0       	rjmp	.+26     	; 0x9d0 <send_command+0xc6>
     9b6:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <kl_tx_counter>
     9ba:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <kl_tx_counter+0x1>
     9be:	01 96       	adiw	r24, 0x01	; 1
     9c0:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
     9c4:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>
     9c8:	0e 94 67 04 	call	0x8ce	; 0x8ce <update_kl_settings_to_eeprom>
     9cc:	0e 94 1b 04 	call	0x836	; 0x836 <nrf24l01_irq_clear_tx_ds>
     9d0:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_setRX>
     9d4:	a4 96       	adiw	r28, 0x24	; 36
     9d6:	0f b6       	in	r0, 0x3f	; 63
     9d8:	f8 94       	cli
     9da:	de bf       	out	0x3e, r29	; 62
     9dc:	0f be       	out	0x3f, r0	; 63
     9de:	cd bf       	out	0x3d, r28	; 61
     9e0:	df 91       	pop	r29
     9e2:	cf 91       	pop	r28
     9e4:	1f 91       	pop	r17
     9e6:	0f 91       	pop	r16
     9e8:	ff 90       	pop	r15
     9ea:	ef 90       	pop	r14
     9ec:	df 90       	pop	r13
     9ee:	08 95       	ret

000009f0 <misc_hw_init>:
     9f0:	21 98       	cbi	0x04, 1	; 4
     9f2:	29 9a       	sbi	0x05, 1	; 5
     9f4:	eb e6       	ldi	r30, 0x6B	; 107
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	80 81       	ld	r24, Z
     9fa:	82 60       	ori	r24, 0x02	; 2
     9fc:	80 83       	st	Z, r24
     9fe:	e8 e6       	ldi	r30, 0x68	; 104
     a00:	f0 e0       	ldi	r31, 0x00	; 0
     a02:	80 81       	ld	r24, Z
     a04:	81 60       	ori	r24, 0x01	; 1
     a06:	80 83       	st	Z, r24
     a08:	3b 98       	cbi	0x07, 3	; 7
     a0a:	43 9a       	sbi	0x08, 3	; 8
     a0c:	38 9a       	sbi	0x07, 0	; 7
     a0e:	40 98       	cbi	0x08, 0	; 8
     a10:	55 9a       	sbi	0x0a, 5	; 10
     a12:	5d 98       	cbi	0x0b, 5	; 11
     a14:	56 9a       	sbi	0x0a, 6	; 10
     a16:	5e 98       	cbi	0x0b, 6	; 11
     a18:	3d 98       	cbi	0x07, 5	; 7
     a1a:	ee e7       	ldi	r30, 0x7E	; 126
     a1c:	f0 e0       	ldi	r31, 0x00	; 0
     a1e:	80 81       	ld	r24, Z
     a20:	80 62       	ori	r24, 0x20	; 32
     a22:	80 83       	st	Z, r24
     a24:	3c 98       	cbi	0x07, 4	; 7
     a26:	80 81       	ld	r24, Z
     a28:	80 62       	ori	r24, 0x20	; 32
     a2a:	80 83       	st	Z, r24
     a2c:	3e 98       	cbi	0x07, 6	; 7
     a2e:	80 81       	ld	r24, Z
     a30:	80 61       	ori	r24, 0x10	; 16
     a32:	80 83       	st	Z, r24
     a34:	3e 98       	cbi	0x07, 6	; 7
     a36:	3a 98       	cbi	0x07, 2	; 7
     a38:	80 81       	ld	r24, Z
     a3a:	84 60       	ori	r24, 0x04	; 4
     a3c:	80 83       	st	Z, r24
     a3e:	08 95       	ret

00000a40 <delay_builtin_ms_>:
     a40:	00 97       	sbiw	r24, 0x00	; 0
     a42:	41 f0       	breq	.+16     	; 0xa54 <delay_builtin_ms_+0x14>
     a44:	ef ec       	ldi	r30, 0xCF	; 207
     a46:	f7 e0       	ldi	r31, 0x07	; 7
     a48:	31 97       	sbiw	r30, 0x01	; 1
     a4a:	f1 f7       	brne	.-4      	; 0xa48 <delay_builtin_ms_+0x8>
     a4c:	00 c0       	rjmp	.+0      	; 0xa4e <delay_builtin_ms_+0xe>
     a4e:	00 00       	nop
     a50:	01 97       	sbiw	r24, 0x01	; 1
     a52:	c1 f7       	brne	.-16     	; 0xa44 <delay_builtin_ms_+0x4>
     a54:	08 95       	ret

00000a56 <speed_camera>:
     a56:	5d 9a       	sbi	0x0b, 5	; 11
     a58:	8c e3       	ldi	r24, 0x3C	; 60
     a5a:	90 e0       	ldi	r25, 0x00	; 0
     a5c:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a60:	5d 98       	cbi	0x0b, 5	; 11
     a62:	8c e3       	ldi	r24, 0x3C	; 60
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a6a:	5d 9a       	sbi	0x0b, 5	; 11
     a6c:	8c e3       	ldi	r24, 0x3C	; 60
     a6e:	90 e0       	ldi	r25, 0x00	; 0
     a70:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a74:	5d 98       	cbi	0x0b, 5	; 11
     a76:	8c e3       	ldi	r24, 0x3C	; 60
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a7e:	84 ef       	ldi	r24, 0xF4	; 244
     a80:	91 e0       	ldi	r25, 0x01	; 1
     a82:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a86:	5d 9a       	sbi	0x0b, 5	; 11
     a88:	8c e3       	ldi	r24, 0x3C	; 60
     a8a:	90 e0       	ldi	r25, 0x00	; 0
     a8c:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a90:	5d 98       	cbi	0x0b, 5	; 11
     a92:	8c e3       	ldi	r24, 0x3C	; 60
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     a9a:	5d 9a       	sbi	0x0b, 5	; 11
     a9c:	8c e3       	ldi	r24, 0x3C	; 60
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     aa4:	5d 98       	cbi	0x0b, 5	; 11
     aa6:	8c e3       	ldi	r24, 0x3C	; 60
     aa8:	90 e0       	ldi	r25, 0x00	; 0
     aaa:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
     aae:	08 95       	ret

00000ab0 <__vector_16>:
//##############################
// Interrupt: TIMER0 OVERFLOW //
//##############################
// set to overflow at 8.192ms milliseconds
ISR(TIMER0_OVF_vect, ISR_NOBLOCK)
{
     ab0:	78 94       	sei
     ab2:	1f 92       	push	r1
     ab4:	0f 92       	push	r0
     ab6:	0f b6       	in	r0, 0x3f	; 63
     ab8:	0f 92       	push	r0
     aba:	11 24       	eor	r1, r1
     abc:	8f 93       	push	r24
     abe:	9f 93       	push	r25
	police_lights_busy = 1; // for sync
     ac0:	81 e0       	ldi	r24, 0x01	; 1
     ac2:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <police_lights_busy>

	// blinker ON?
	if(police_lights_count) {
     ac6:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     aca:	88 23       	and	r24, r24
     acc:	09 f4       	brne	.+2      	; 0xad0 <__vector_16+0x20>
     ace:	49 c0       	rjmp	.+146    	; 0xb62 <__vector_16+0xb2>

		// time to toggle the pin?
		// nope
		if(police_lights_stage_on_timer) {
     ad0:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_stage_on_timer>
     ad4:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <police_lights_stage_on_timer+0x1>
     ad8:	89 2b       	or	r24, r25
     ada:	51 f0       	breq	.+20     	; 0xaf0 <__vector_16+0x40>
			police_lights_stage_on_timer--;
     adc:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <police_lights_stage_on_timer>
     ae0:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <police_lights_stage_on_timer+0x1>
     ae4:	01 97       	sbiw	r24, 0x01	; 1
     ae6:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <police_lights_stage_on_timer+0x1>
     aea:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_stage_on_timer>
     aee:	39 c0       	rjmp	.+114    	; 0xb62 <__vector_16+0xb2>
		}
		// yep
		else {
			// time to change the stage?
			// nope
			if(police_lights_stage_counter) {
     af0:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <police_lights_stage_counter>
     af4:	88 23       	and	r24, r24
     af6:	31 f0       	breq	.+12     	; 0xb04 <__vector_16+0x54>
				police_lights_stage_counter--;
     af8:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <police_lights_stage_counter>
     afc:	81 50       	subi	r24, 0x01	; 1
     afe:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
     b02:	13 c0       	rjmp	.+38     	; 0xb2a <__vector_16+0x7a>
			}
			// yep
			else {
				// completed one full blink (both stages blinked at least once)
				if(police_lights_stage) {
     b04:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <police_lights_stage>
     b08:	88 23       	and	r24, r24
     b0a:	29 f0       	breq	.+10     	; 0xb16 <__vector_16+0x66>
					police_lights_count--; // full sequence (RED+BLUE) completed
     b0c:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     b10:	81 50       	subi	r24, 0x01	; 1
     b12:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <police_lights_count>
				}

				police_lights_stage = !police_lights_stage; // change it
     b16:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <police_lights_stage>
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	91 11       	cpse	r25, r1
     b1e:	80 e0       	ldi	r24, 0x00	; 0
     b20:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <police_lights_stage>
				police_lights_stage_counter = POLICE_LIGHTS_STAGE_COUNT*2; // reload counter
     b24:	88 e0       	ldi	r24, 0x08	; 8
     b26:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <police_lights_stage_counter>
			}

			// toggle the pin according to the current stage, if there is more to do
			if(police_lights_count) {
     b2a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
     b2e:	88 23       	and	r24, r24
     b30:	b1 f0       	breq	.+44     	; 0xb5e <__vector_16+0xae>
				if(police_lights_stage) {
     b32:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <police_lights_stage>
     b36:	88 23       	and	r24, r24
     b38:	31 f0       	breq	.+12     	; 0xb46 <__vector_16+0x96>
					setLow(LED_BLUE_PORT, LED_BLUE_PIN); // keep this one off
     b3a:	5e 98       	cbi	0x0b, 6	; 11
					togglePin(LED_RED_PORT, LED_RED_PIN); // blink this one
     b3c:	9b b1       	in	r25, 0x0b	; 11
     b3e:	80 e2       	ldi	r24, 0x20	; 32
     b40:	89 27       	eor	r24, r25
     b42:	8b b9       	out	0x0b, r24	; 11
     b44:	05 c0       	rjmp	.+10     	; 0xb50 <__vector_16+0xa0>
				}
				else {
					setLow(LED_RED_PORT, LED_RED_PIN); // keep this one off
     b46:	5d 98       	cbi	0x0b, 5	; 11
					togglePin(LED_BLUE_PORT, LED_BLUE_PIN); // blink this one
     b48:	9b b1       	in	r25, 0x0b	; 11
     b4a:	80 e4       	ldi	r24, 0x40	; 64
     b4c:	89 27       	eor	r24, r25
     b4e:	8b b9       	out	0x0b, r24	; 11
				}

				police_lights_stage_on_timer = POLICE_LIGHTS_STAGE_ON_8MS; // reload timer
     b50:	85 e0       	ldi	r24, 0x05	; 5
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <police_lights_stage_on_timer+0x1>
     b58:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <police_lights_stage_on_timer>
     b5c:	02 c0       	rjmp	.+4      	; 0xb62 <__vector_16+0xb2>
			}
			// this was the last pass? - turn them off finally
			else {
				setLow(LED_RED_PORT, LED_RED_PIN);
     b5e:	5d 98       	cbi	0x0b, 5	; 11
				setLow(LED_BLUE_PORT, LED_BLUE_PIN);
     b60:	5e 98       	cbi	0x0b, 6	; 11
			}
		}

	}

	police_lights_busy = 0; // for sync
     b62:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <police_lights_busy>
}
     b66:	9f 91       	pop	r25
     b68:	8f 91       	pop	r24
     b6a:	0f 90       	pop	r0
     b6c:	0f be       	out	0x3f, r0	; 63
     b6e:	0f 90       	pop	r0
     b70:	1f 90       	pop	r1
     b72:	18 95       	reti

00000b74 <__vector_3>:

// Interrupt: pin change interrupt
// This one is connected to nRF24L01 IRQ pin only
ISR(PCINT0_vect, ISR_NOBLOCK) {
     b74:	78 94       	sei
     b76:	1f 92       	push	r1
     b78:	0f 92       	push	r0
     b7a:	0f b6       	in	r0, 0x3f	; 63
     b7c:	0f 92       	push	r0
     b7e:	11 24       	eor	r1, r1
     b80:	8f 93       	push	r24
     b82:	ef 93       	push	r30
     b84:	ff 93       	push	r31
	sleep_disable();
     b86:	83 b7       	in	r24, 0x33	; 51
     b88:	8e 7f       	andi	r24, 0xFE	; 254
     b8a:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE0); 								// ..disable interrupts for the entire section
     b8c:	e8 e6       	ldi	r30, 0x68	; 104
     b8e:	f0 e0       	ldi	r31, 0x00	; 0
     b90:	80 81       	ld	r24, Z
     b92:	8e 7f       	andi	r24, 0xFE	; 254
     b94:	80 83       	st	Z, r24

	// event is only on LOW pulse
	if( !(nrf24l01_IRQ_PINREG & _BV(nrf24l01_IRQ_PIN)) ) {
     b96:	19 99       	sbic	0x03, 1	; 3
     b98:	03 c0       	rjmp	.+6      	; 0xba0 <__vector_3+0x2c>
		radio_event = 1;
     b9a:	81 e0       	ldi	r24, 0x01	; 1
     b9c:	80 93 45 01 	sts	0x0145, r24	; 0x800145 <radio_event>
	}

	PCICR |= _BV(PCIE0); 								// ..re-enable interrupts for the entire section
     ba0:	e8 e6       	ldi	r30, 0x68	; 104
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	80 81       	ld	r24, Z
     ba6:	81 60       	ori	r24, 0x01	; 1
     ba8:	80 83       	st	Z, r24
}
     baa:	ff 91       	pop	r31
     bac:	ef 91       	pop	r30
     bae:	8f 91       	pop	r24
     bb0:	0f 90       	pop	r0
     bb2:	0f be       	out	0x3f, r0	; 63
     bb4:	0f 90       	pop	r0
     bb6:	1f 90       	pop	r1
     bb8:	18 95       	reti

00000bba <__vector_4>:

// Interrupt: pin change interrupt
// This one is connected to Li+ battery charger CHARGE indicator
ISR(PCINT1_vect, ISR_NOBLOCK) {
     bba:	78 94       	sei
     bbc:	1f 92       	push	r1
     bbe:	0f 92       	push	r0
     bc0:	0f b6       	in	r0, 0x3f	; 63
     bc2:	0f 92       	push	r0
     bc4:	11 24       	eor	r1, r1
     bc6:	8f 93       	push	r24
     bc8:	ef 93       	push	r30
     bca:	ff 93       	push	r31
	sleep_disable();
     bcc:	83 b7       	in	r24, 0x33	; 51
     bce:	8e 7f       	andi	r24, 0xFE	; 254
     bd0:	83 bf       	out	0x33, r24	; 51

	PCICR &= ~_BV(PCIE1); 								// ..disable interrupts for the entire section
     bd2:	e8 e6       	ldi	r30, 0x68	; 104
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	80 81       	ld	r24, Z
     bd8:	8d 7f       	andi	r24, 0xFD	; 253
     bda:	80 83       	st	Z, r24

	charge_event = 1;
     bdc:	81 e0       	ldi	r24, 0x01	; 1
     bde:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <charge_event>

	PCICR |= _BV(PCIE1); 								// ..re-enable interrupts for the entire section
     be2:	80 81       	ld	r24, Z
     be4:	82 60       	ori	r24, 0x02	; 2
     be6:	80 83       	st	Z, r24
}
     be8:	ff 91       	pop	r31
     bea:	ef 91       	pop	r30
     bec:	8f 91       	pop	r24
     bee:	0f 90       	pop	r0
     bf0:	0f be       	out	0x3f, r0	; 63
     bf2:	0f 90       	pop	r0
     bf4:	1f 90       	pop	r1
     bf6:	18 95       	reti

00000bf8 <isleapyear>:

// calculate if given year is leap year
uint8_t isleapyear(uint16_t y)
{
     bf8:	ac 01       	movw	r20, r24
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
     bfa:	83 70       	andi	r24, 0x03	; 3
     bfc:	99 27       	eor	r25, r25
     bfe:	89 2b       	or	r24, r25
     c00:	a1 f4       	brne	.+40     	; 0xc2a <isleapyear+0x32>
     c02:	9a 01       	movw	r18, r20
     c04:	36 95       	lsr	r19
     c06:	27 95       	ror	r18
     c08:	36 95       	lsr	r19
     c0a:	27 95       	ror	r18
     c0c:	ab e7       	ldi	r26, 0x7B	; 123
     c0e:	b4 e1       	ldi	r27, 0x14	; 20
     c10:	0e 94 02 11 	call	0x2204	; 0x2204 <__umulhisi3>
     c14:	96 95       	lsr	r25
     c16:	87 95       	ror	r24
     c18:	64 e6       	ldi	r22, 0x64	; 100
     c1a:	68 9f       	mul	r22, r24
     c1c:	90 01       	movw	r18, r0
     c1e:	69 9f       	mul	r22, r25
     c20:	30 0d       	add	r19, r0
     c22:	11 24       	eor	r1, r1
     c24:	42 17       	cp	r20, r18
     c26:	53 07       	cpc	r21, r19
     c28:	d1 f4       	brne	.+52     	; 0xc5e <isleapyear+0x66>
     c2a:	9a 01       	movw	r18, r20
     c2c:	32 95       	swap	r19
     c2e:	22 95       	swap	r18
     c30:	2f 70       	andi	r18, 0x0F	; 15
     c32:	23 27       	eor	r18, r19
     c34:	3f 70       	andi	r19, 0x0F	; 15
     c36:	23 27       	eor	r18, r19
     c38:	ae e3       	ldi	r26, 0x3E	; 62
     c3a:	ba e0       	ldi	r27, 0x0A	; 10
     c3c:	0e 94 02 11 	call	0x2204	; 0x2204 <__umulhisi3>
     c40:	60 e9       	ldi	r22, 0x90	; 144
     c42:	71 e0       	ldi	r23, 0x01	; 1
     c44:	86 9f       	mul	r24, r22
     c46:	90 01       	movw	r18, r0
     c48:	87 9f       	mul	r24, r23
     c4a:	30 0d       	add	r19, r0
     c4c:	96 9f       	mul	r25, r22
     c4e:	30 0d       	add	r19, r0
     c50:	11 24       	eor	r1, r1
     c52:	81 e0       	ldi	r24, 0x01	; 1
     c54:	42 17       	cp	r20, r18
     c56:	53 07       	cpc	r21, r19
     c58:	19 f0       	breq	.+6      	; 0xc60 <isleapyear+0x68>
     c5a:	80 e0       	ldi	r24, 0x00	; 0
     c5c:	08 95       	ret
     c5e:	81 e0       	ldi	r24, 0x01	; 1
}
     c60:	08 95       	ret

00000c62 <__vector_9>:
//##############################
// Interrupt: TIMER2 OVERFLOW //
//##############################
// This interrupt can happen on every 1s or every 8s
ISR(TIMER2_OVF_vect, ISR_NOBLOCK)
{
     c62:	78 94       	sei
     c64:	1f 92       	push	r1
     c66:	0f 92       	push	r0
     c68:	0f b6       	in	r0, 0x3f	; 63
     c6a:	0f 92       	push	r0
     c6c:	11 24       	eor	r1, r1
     c6e:	af 92       	push	r10
     c70:	bf 92       	push	r11
     c72:	cf 92       	push	r12
     c74:	df 92       	push	r13
     c76:	ef 92       	push	r14
     c78:	ff 92       	push	r15
     c7a:	0f 93       	push	r16
     c7c:	1f 93       	push	r17
     c7e:	2f 93       	push	r18
     c80:	3f 93       	push	r19
     c82:	4f 93       	push	r20
     c84:	5f 93       	push	r21
     c86:	6f 93       	push	r22
     c88:	7f 93       	push	r23
     c8a:	8f 93       	push	r24
     c8c:	9f 93       	push	r25
     c8e:	af 93       	push	r26
     c90:	bf 93       	push	r27
     c92:	ef 93       	push	r30
     c94:	ff 93       	push	r31
	rtc_busy = 1; // for sync
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <__data_end>

	rtc_event = 1;
     c9c:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <rtc_event>

	uint8_t sec_step = 1;

	// RTC is normal, 1 second interval
	if(!rtc_slow_mode) {
     ca0:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
     ca4:	88 23       	and	r24, r24
     ca6:	11 f0       	breq	.+4      	; 0xcac <__vector_9+0x4a>

		// TODO: do something every second?
	}
	// RTC advances on each 8 seconds
	else {
		sec_step = 8;
     ca8:	e8 e0       	ldi	r30, 0x08	; 8
     caa:	01 c0       	rjmp	.+2      	; 0xcae <__vector_9+0x4c>
{
	rtc_busy = 1; // for sync

	rtc_event = 1;

	uint8_t sec_step = 1;
     cac:	e1 e0       	ldi	r30, 0x01	; 1
		sec_step = 8;

		// TODO: do something every 8 seconds?
	}

	RTC[TIME_S] += sec_step;
     cae:	a0 e0       	ldi	r26, 0x00	; 0
     cb0:	b1 e0       	ldi	r27, 0x01	; 1
     cb2:	15 96       	adiw	r26, 0x05	; 5
     cb4:	8c 91       	ld	r24, X
     cb6:	15 97       	sbiw	r26, 0x05	; 5
     cb8:	8e 0f       	add	r24, r30
     cba:	15 96       	adiw	r26, 0x05	; 5
     cbc:	8c 93       	st	X, r24
	seconds_counter += sec_step; // seconds ticker, for global use
     cbe:	a0 90 2b 01 	lds	r10, 0x012B	; 0x80012b <seconds_counter>
     cc2:	b0 90 2c 01 	lds	r11, 0x012C	; 0x80012c <seconds_counter+0x1>
     cc6:	c0 90 2d 01 	lds	r12, 0x012D	; 0x80012d <seconds_counter+0x2>
     cca:	d0 90 2e 01 	lds	r13, 0x012E	; 0x80012e <seconds_counter+0x3>
     cce:	e0 90 2f 01 	lds	r14, 0x012F	; 0x80012f <seconds_counter+0x4>
     cd2:	f0 90 30 01 	lds	r15, 0x0130	; 0x800130 <seconds_counter+0x5>
     cd6:	00 91 31 01 	lds	r16, 0x0131	; 0x800131 <seconds_counter+0x6>
     cda:	10 91 32 01 	lds	r17, 0x0132	; 0x800132 <seconds_counter+0x7>
     cde:	2e 2f       	mov	r18, r30
     ce0:	30 e0       	ldi	r19, 0x00	; 0
     ce2:	40 e0       	ldi	r20, 0x00	; 0
     ce4:	50 e0       	ldi	r21, 0x00	; 0
     ce6:	60 e0       	ldi	r22, 0x00	; 0
     ce8:	70 e0       	ldi	r23, 0x00	; 0
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <__adddi3>
     cf2:	20 93 2b 01 	sts	0x012B, r18	; 0x80012b <seconds_counter>
     cf6:	30 93 2c 01 	sts	0x012C, r19	; 0x80012c <seconds_counter+0x1>
     cfa:	40 93 2d 01 	sts	0x012D, r20	; 0x80012d <seconds_counter+0x2>
     cfe:	50 93 2e 01 	sts	0x012E, r21	; 0x80012e <seconds_counter+0x3>
     d02:	60 93 2f 01 	sts	0x012F, r22	; 0x80012f <seconds_counter+0x4>
     d06:	70 93 30 01 	sts	0x0130, r23	; 0x800130 <seconds_counter+0x5>
     d0a:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <seconds_counter+0x6>
     d0e:	90 93 32 01 	sts	0x0132, r25	; 0x800132 <seconds_counter+0x7>

	// measure charge time
	if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
     d12:	33 99       	sbic	0x06, 3	; 6
     d14:	14 c0       	rjmp	.+40     	; 0xd3e <__vector_9+0xdc>
		charging_time_sec += sec_step;
     d16:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <charging_time_sec>
     d1a:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <charging_time_sec+0x1>
     d1e:	a0 91 42 01 	lds	r26, 0x0142	; 0x800142 <charging_time_sec+0x2>
     d22:	b0 91 43 01 	lds	r27, 0x0143	; 0x800143 <charging_time_sec+0x3>
     d26:	8e 0f       	add	r24, r30
     d28:	91 1d       	adc	r25, r1
     d2a:	a1 1d       	adc	r26, r1
     d2c:	b1 1d       	adc	r27, r1
     d2e:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <charging_time_sec>
     d32:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <charging_time_sec+0x1>
     d36:	a0 93 42 01 	sts	0x0142, r26	; 0x800142 <charging_time_sec+0x2>
     d3a:	b0 93 43 01 	sts	0x0143, r27	; 0x800143 <charging_time_sec+0x3>
	}

	// a minute!
	if(RTC[TIME_S] >= 60)
     d3e:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <RTC+0x5>
     d42:	8c 33       	cpi	r24, 0x3C	; 60
     d44:	80 f1       	brcs	.+96     	; 0xda6 <__vector_9+0x144>
	{
		// correction if in slow mode
		if(rtc_slow_mode) {
     d46:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
     d4a:	88 23       	and	r24, r24
     d4c:	31 f0       	breq	.+12     	; 0xd5a <__vector_9+0xf8>
			RTC[TIME_S] = RTC[TIME_S] - 60; // keep remainder!
     d4e:	e0 e0       	ldi	r30, 0x00	; 0
     d50:	f1 e0       	ldi	r31, 0x01	; 1
     d52:	85 81       	ldd	r24, Z+5	; 0x05
     d54:	8c 53       	subi	r24, 0x3C	; 60
     d56:	85 83       	std	Z+5, r24	; 0x05
     d58:	02 c0       	rjmp	.+4      	; 0xd5e <__vector_9+0xfc>
		}
		// normal
		else {
			RTC[TIME_S] = 0;
     d5a:	10 92 05 01 	sts	0x0105, r1	; 0x800105 <RTC+0x5>
		}

		RTC[TIME_M]++;
     d5e:	e0 e0       	ldi	r30, 0x00	; 0
     d60:	f1 e0       	ldi	r31, 0x01	; 1
     d62:	84 81       	ldd	r24, Z+4	; 0x04
     d64:	8f 5f       	subi	r24, 0xFF	; 255
     d66:	84 83       	std	Z+4, r24	; 0x04

		// TODO: do something every minute?
		if(telemetry_timer_min) telemetry_timer_min--;
     d68:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
     d6c:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
     d70:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
     d74:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
     d78:	89 2b       	or	r24, r25
     d7a:	8a 2b       	or	r24, r26
     d7c:	8b 2b       	or	r24, r27
     d7e:	99 f0       	breq	.+38     	; 0xda6 <__vector_9+0x144>
     d80:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
     d84:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
     d88:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
     d8c:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
     d90:	01 97       	sbiw	r24, 0x01	; 1
     d92:	a1 09       	sbc	r26, r1
     d94:	b1 09       	sbc	r27, r1
     d96:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <telemetry_timer_min>
     d9a:	90 93 35 01 	sts	0x0135, r25	; 0x800135 <telemetry_timer_min+0x1>
     d9e:	a0 93 36 01 	sts	0x0136, r26	; 0x800136 <telemetry_timer_min+0x2>
     da2:	b0 93 37 01 	sts	0x0137, r27	; 0x800137 <telemetry_timer_min+0x3>

	} // if(RTC[TIME_S] >= 60)

	// an hour...
	if(RTC[TIME_M] >= 60)
     da6:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <RTC+0x4>
     daa:	8c 33       	cpi	r24, 0x3C	; 60
     dac:	30 f0       	brcs	.+12     	; 0xdba <__vector_9+0x158>
	{
		RTC[TIME_M] = 0;
     dae:	e0 e0       	ldi	r30, 0x00	; 0
     db0:	f1 e0       	ldi	r31, 0x01	; 1
     db2:	14 82       	std	Z+4, r1	; 0x04
		RTC[TIME_H]++;
     db4:	83 81       	ldd	r24, Z+3	; 0x03
     db6:	8f 5f       	subi	r24, 0xFF	; 255
     db8:	83 83       	std	Z+3, r24	; 0x03

		// TODO: do something every hour
	}

	// a day....
	if(RTC[TIME_H] >= 24)
     dba:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <RTC+0x3>
     dbe:	88 31       	cpi	r24, 0x18	; 24
     dc0:	78 f0       	brcs	.+30     	; 0xde0 <__vector_9+0x17e>
	{
		RTC[TIME_H] = 0;
     dc2:	e0 e0       	ldi	r30, 0x00	; 0
     dc4:	f1 e0       	ldi	r31, 0x01	; 1
     dc6:	13 82       	std	Z+3, r1	; 0x03
		RTC[DATE_D]++;
     dc8:	82 81       	ldd	r24, Z+2	; 0x02
     dca:	8f 5f       	subi	r24, 0xFF	; 255
     dcc:	82 83       	std	Z+2, r24	; 0x02

		// advance weekday
		RTC[DATE_W]++;
     dce:	86 81       	ldd	r24, Z+6	; 0x06
     dd0:	8f 5f       	subi	r24, 0xFF	; 255
     dd2:	86 83       	std	Z+6, r24	; 0x06
		if(RTC[DATE_W] > 7)
     dd4:	86 81       	ldd	r24, Z+6	; 0x06
     dd6:	88 30       	cpi	r24, 0x08	; 8
     dd8:	18 f0       	brcs	.+6      	; 0xde0 <__vector_9+0x17e>
		{
			RTC[DATE_W] = 1;
     dda:	81 e0       	ldi	r24, 0x01	; 1
     ddc:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <RTC+0x6>
		}
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
     de0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
			RTC[DATE_W] = 1;
		}
	}

	// a full month with leap year checking!
	if(
     de4:	80 32       	cpi	r24, 0x20	; 32
     de6:	68 f5       	brcc	.+90     	; 0xe42 <__vector_9+0x1e0>
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
     de8:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
	}

	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
     dec:	8f 31       	cpi	r24, 0x1F	; 31
     dee:	81 f4       	brne	.+32     	; 0xe10 <__vector_9+0x1ae>
			(RTC[DATE_D] == 31)
			&& (
				(RTC[DATE_M] == 4)
     df0:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
	// a full month with leap year checking!
	if(
		(RTC[DATE_D] > 31)
		|| (
			(RTC[DATE_D] == 31)
			&& (
     df4:	84 30       	cpi	r24, 0x04	; 4
     df6:	29 f1       	breq	.+74     	; 0xe42 <__vector_9+0x1e0>
				(RTC[DATE_M] == 4)
				|| (RTC[DATE_M] == 6)
     df8:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     dfc:	86 30       	cpi	r24, 0x06	; 6
     dfe:	09 f1       	breq	.+66     	; 0xe42 <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 9)
     e00:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     e04:	89 30       	cpi	r24, 0x09	; 9
     e06:	e9 f0       	breq	.+58     	; 0xe42 <__vector_9+0x1e0>
				|| (RTC[DATE_M] == 11)
     e08:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     e0c:	8b 30       	cpi	r24, 0x0B	; 11
     e0e:	c9 f0       	breq	.+50     	; 0xe42 <__vector_9+0x1e0>
				)
		)
		|| (
			(RTC[DATE_D] == 30)
     e10:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
				|| (RTC[DATE_M] == 6)
				|| (RTC[DATE_M] == 9)
				|| (RTC[DATE_M] == 11)
				)
		)
		|| (
     e14:	8e 31       	cpi	r24, 0x1E	; 30
     e16:	21 f4       	brne	.+8      	; 0xe20 <__vector_9+0x1be>
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
     e18:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     e1c:	82 30       	cpi	r24, 0x02	; 2
     e1e:	89 f0       	breq	.+34     	; 0xe42 <__vector_9+0x1e0>
		)
		|| (
			(RTC[DATE_D] == 29)
     e20:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <RTC+0x2>
		)
		|| (
			(RTC[DATE_D] == 30)
			&& (RTC[DATE_M] == 2)
		)
		|| (
     e24:	8d 31       	cpi	r24, 0x1D	; 29
     e26:	a1 f4       	brne	.+40     	; 0xe50 <__vector_9+0x1ee>
			(RTC[DATE_D] == 29)
			&& (RTC[DATE_M] == 2)
     e28:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     e2c:	82 30       	cpi	r24, 0x02	; 2
     e2e:	81 f4       	brne	.+32     	; 0xe50 <__vector_9+0x1ee>
			&& !isleapyear(2000+RTC[DATE_Y])
     e30:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <RTC>
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	80 53       	subi	r24, 0x30	; 48
     e38:	98 4f       	sbci	r25, 0xF8	; 248
     e3a:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <isleapyear>
     e3e:	81 11       	cpse	r24, r1
     e40:	07 c0       	rjmp	.+14     	; 0xe50 <__vector_9+0x1ee>
		)
	)
	{
		RTC[DATE_D] = 1;
     e42:	e0 e0       	ldi	r30, 0x00	; 0
     e44:	f1 e0       	ldi	r31, 0x01	; 1
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	82 83       	std	Z+2, r24	; 0x02
		RTC[DATE_M]++;
     e4a:	81 81       	ldd	r24, Z+1	; 0x01
     e4c:	8f 5f       	subi	r24, 0xFF	; 255
     e4e:	81 83       	std	Z+1, r24	; 0x01
	}

	// HAPPY NEW YEAR!
	if(RTC[DATE_M] >= 13)
     e50:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <RTC+0x1>
     e54:	8d 30       	cpi	r24, 0x0D	; 13
     e56:	38 f0       	brcs	.+14     	; 0xe66 <__vector_9+0x204>
	{
		RTC[DATE_Y]++;
     e58:	e0 e0       	ldi	r30, 0x00	; 0
     e5a:	f1 e0       	ldi	r31, 0x01	; 1
     e5c:	80 81       	ld	r24, Z
     e5e:	8f 5f       	subi	r24, 0xFF	; 255
     e60:	80 83       	st	Z, r24
		RTC[DATE_M] = 1;
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	81 83       	std	Z+1, r24	; 0x01
	}

	rtc_busy = 0; // for sync
     e66:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <__data_end>
}
     e6a:	ff 91       	pop	r31
     e6c:	ef 91       	pop	r30
     e6e:	bf 91       	pop	r27
     e70:	af 91       	pop	r26
     e72:	9f 91       	pop	r25
     e74:	8f 91       	pop	r24
     e76:	7f 91       	pop	r23
     e78:	6f 91       	pop	r22
     e7a:	5f 91       	pop	r21
     e7c:	4f 91       	pop	r20
     e7e:	3f 91       	pop	r19
     e80:	2f 91       	pop	r18
     e82:	1f 91       	pop	r17
     e84:	0f 91       	pop	r16
     e86:	ff 90       	pop	r15
     e88:	ef 90       	pop	r14
     e8a:	df 90       	pop	r13
     e8c:	cf 90       	pop	r12
     e8e:	bf 90       	pop	r11
     e90:	af 90       	pop	r10
     e92:	0f 90       	pop	r0
     e94:	0f be       	out	0x3f, r0	; 63
     e96:	0f 90       	pop	r0
     e98:	1f 90       	pop	r1
     e9a:	18 95       	reti

00000e9c <read_adc_mv>:
	return ( ( !(y % 4) && (y % 100) ) || !(y % 400) );
}

// reads average ADC value
double read_adc_mv(uint8_t admux_val, double Rup, double Rdn, uint8_t how_many)
{
     e9c:	2f 92       	push	r2
     e9e:	3f 92       	push	r3
     ea0:	4f 92       	push	r4
     ea2:	5f 92       	push	r5
     ea4:	6f 92       	push	r6
     ea6:	7f 92       	push	r7
     ea8:	8f 92       	push	r8
     eaa:	9f 92       	push	r9
     eac:	af 92       	push	r10
     eae:	bf 92       	push	r11
     eb0:	cf 92       	push	r12
     eb2:	df 92       	push	r13
     eb4:	ef 92       	push	r14
     eb6:	ff 92       	push	r15
     eb8:	0f 93       	push	r16
     eba:	1f 93       	push	r17
     ebc:	cf 93       	push	r28
     ebe:	df 93       	push	r29
     ec0:	cd b7       	in	r28, 0x3d	; 61
     ec2:	de b7       	in	r29, 0x3e	; 62
     ec4:	2c 97       	sbiw	r28, 0x0c	; 12
     ec6:	0f b6       	in	r0, 0x3f	; 63
     ec8:	f8 94       	cli
     eca:	de bf       	out	0x3e, r29	; 62
     ecc:	0f be       	out	0x3f, r0	; 63
     ece:	cd bf       	out	0x3d, r28	; 61
     ed0:	4d 83       	std	Y+5, r20	; 0x05
     ed2:	5e 83       	std	Y+6, r21	; 0x06
     ed4:	6f 83       	std	Y+7, r22	; 0x07
     ed6:	78 87       	std	Y+8, r23	; 0x08
     ed8:	09 83       	std	Y+1, r16	; 0x01
     eda:	1a 83       	std	Y+2, r17	; 0x02
     edc:	2b 83       	std	Y+3, r18	; 0x03
     ede:	3c 83       	std	Y+4, r19	; 0x04
     ee0:	4e 2c       	mov	r4, r14
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;
     ee2:	e1 10       	cpse	r14, r1
     ee4:	71 c0       	rjmp	.+226    	; 0xfc8 <read_adc_mv+0x12c>
     ee6:	44 24       	eor	r4, r4
     ee8:	43 94       	inc	r4
     eea:	6e c0       	rjmp	.+220    	; 0xfc8 <read_adc_mv+0x12c>

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     eec:	80 81       	ld	r24, Z
     eee:	80 64       	ori	r24, 0x40	; 64
     ef0:	80 83       	st	Z, r24
     ef2:	9a 85       	ldd	r25, Y+10	; 0x0a
     ef4:	29 85       	ldd	r18, Y+9	; 0x09
     ef6:	bb 85       	ldd	r27, Y+11	; 0x0b
     ef8:	ac 85       	ldd	r26, Y+12	; 0x0c

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));
     efa:	80 81       	ld	r24, Z
     efc:	86 fd       	sbrc	r24, 6
     efe:	fd cf       	rjmp	.-6      	; 0xefa <read_adc_mv+0x5e>
     f00:	9a 87       	std	Y+10, r25	; 0x0a
     f02:	29 87       	std	Y+9, r18	; 0x09
     f04:	bb 87       	std	Y+11, r27	; 0x0b
     f06:	ac 87       	std	Y+12, r26	; 0x0c

		// Sum the current voltage
		volt_sum += ADCW;
     f08:	d1 01       	movw	r26, r2
     f0a:	8d 90       	ld	r8, X+
     f0c:	9c 90       	ld	r9, X
     f0e:	28 2d       	mov	r18, r8
     f10:	39 2d       	mov	r19, r9
     f12:	40 e0       	ldi	r20, 0x00	; 0
     f14:	50 e0       	ldi	r21, 0x00	; 0
     f16:	60 e0       	ldi	r22, 0x00	; 0
     f18:	70 e0       	ldi	r23, 0x00	; 0
     f1a:	80 e0       	ldi	r24, 0x00	; 0
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	a7 2c       	mov	r10, r7
     f20:	b5 2c       	mov	r11, r5
     f22:	ca 84       	ldd	r12, Y+10	; 0x0a
     f24:	d9 84       	ldd	r13, Y+9	; 0x09
     f26:	eb 84       	ldd	r14, Y+11	; 0x0b
     f28:	fc 84       	ldd	r15, Y+12	; 0x0c
     f2a:	0e 94 f9 11 	call	0x23f2	; 0x23f2 <__adddi3>
     f2e:	72 2e       	mov	r7, r18
     f30:	53 2e       	mov	r5, r19
     f32:	4a 87       	std	Y+10, r20	; 0x0a
     f34:	59 87       	std	Y+9, r21	; 0x09
     f36:	6b 87       	std	Y+11, r22	; 0x0b
     f38:	7c 87       	std	Y+12, r23	; 0x0c
     f3a:	08 2f       	mov	r16, r24
     f3c:	19 2f       	mov	r17, r25

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
     f3e:	63 94       	inc	r6
     f40:	64 14       	cp	r6, r4
     f42:	a0 f2       	brcs	.-88     	; 0xeec <read_adc_mv+0x50>
		volt_sum += ADCW;
	}
	volt_sum /= how_many;

	// convert from 0..1023 to 0..Vref
	double adc_voltage = (3300.0f / 1024.0f) * (double)volt_sum;
     f44:	a4 2c       	mov	r10, r4
     f46:	b1 2c       	mov	r11, r1
     f48:	c1 2c       	mov	r12, r1
     f4a:	d1 2c       	mov	r13, r1
     f4c:	e1 2c       	mov	r14, r1
     f4e:	f1 2c       	mov	r15, r1
     f50:	00 e0       	ldi	r16, 0x00	; 0
     f52:	10 e0       	ldi	r17, 0x00	; 0
     f54:	27 2d       	mov	r18, r7
     f56:	0e 94 13 11 	call	0x2226	; 0x2226 <__udivdi3>
     f5a:	0e 94 3e 0c 	call	0x187c	; 0x187c <__floatundisf>
     f5e:	20 e0       	ldi	r18, 0x00	; 0
     f60:	30 e4       	ldi	r19, 0x40	; 64
     f62:	4e e4       	ldi	r20, 0x4E	; 78
     f64:	50 e4       	ldi	r21, 0x40	; 64
     f66:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <__mulsf3>
     f6a:	06 2f       	mov	r16, r22
     f6c:	17 2f       	mov	r17, r23
     f6e:	8a 87       	std	Y+10, r24	; 0x0a
     f70:	99 87       	std	Y+9, r25	; 0x09

	// no voltage divider connected
	if(Rdn == 0) {
     f72:	20 e0       	ldi	r18, 0x00	; 0
     f74:	30 e0       	ldi	r19, 0x00	; 0
     f76:	a9 01       	movw	r20, r18
     f78:	69 81       	ldd	r22, Y+1	; 0x01
     f7a:	7a 81       	ldd	r23, Y+2	; 0x02
     f7c:	8b 81       	ldd	r24, Y+3	; 0x03
     f7e:	9c 81       	ldd	r25, Y+4	; 0x04
     f80:	0e 94 c7 0b 	call	0x178e	; 0x178e <__cmpsf2>
     f84:	88 23       	and	r24, r24
     f86:	d9 f0       	breq	.+54     	; 0xfbe <read_adc_mv+0x122>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return (adc_voltage * ((Rup + Rdn)/Rdn));
     f88:	2d 81       	ldd	r18, Y+5	; 0x05
     f8a:	3e 81       	ldd	r19, Y+6	; 0x06
     f8c:	4f 81       	ldd	r20, Y+7	; 0x07
     f8e:	58 85       	ldd	r21, Y+8	; 0x08
     f90:	69 81       	ldd	r22, Y+1	; 0x01
     f92:	7a 81       	ldd	r23, Y+2	; 0x02
     f94:	8b 81       	ldd	r24, Y+3	; 0x03
     f96:	9c 81       	ldd	r25, Y+4	; 0x04
     f98:	0e 94 5b 0b 	call	0x16b6	; 0x16b6 <__addsf3>
     f9c:	29 81       	ldd	r18, Y+1	; 0x01
     f9e:	3a 81       	ldd	r19, Y+2	; 0x02
     fa0:	4b 81       	ldd	r20, Y+3	; 0x03
     fa2:	5c 81       	ldd	r21, Y+4	; 0x04
     fa4:	0e 94 cc 0b 	call	0x1798	; 0x1798 <__divsf3>
     fa8:	20 2f       	mov	r18, r16
     faa:	31 2f       	mov	r19, r17
     fac:	4a 85       	ldd	r20, Y+10	; 0x0a
     fae:	59 85       	ldd	r21, Y+9	; 0x09
     fb0:	0e 94 f6 0c 	call	0x19ec	; 0x19ec <__mulsf3>
     fb4:	06 2f       	mov	r16, r22
     fb6:	17 2f       	mov	r17, r23
     fb8:	8d 83       	std	Y+5, r24	; 0x05
     fba:	99 83       	std	Y+1, r25	; 0x01
     fbc:	21 c0       	rjmp	.+66     	; 0x1000 <read_adc_mv+0x164>
	// convert from 0..1023 to 0..Vref
	double adc_voltage = (3300.0f / 1024.0f) * (double)volt_sum;

	// no voltage divider connected
	if(Rdn == 0) {
		return adc_voltage;
     fbe:	ba 85       	ldd	r27, Y+10	; 0x0a
     fc0:	bd 83       	std	Y+5, r27	; 0x05
     fc2:	89 85       	ldd	r24, Y+9	; 0x09
     fc4:	89 83       	std	Y+1, r24	; 0x01
     fc6:	1c c0       	rjmp	.+56     	; 0x1000 <read_adc_mv+0x164>
	uint64_t volt_sum = 0;

	if(how_many==0) how_many++;

	// set ADMUX channel and reference voltage
	ADMUX = admux_val;
     fc8:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__DATA_REGION_ORIGIN__+0x1c>

	// initialize the ADC circuit
	ADCSRA = _BV(ADEN) | _BV(ADPS2) | _BV(ADPS1); 		// enabled, division factor: 64
     fcc:	86 e8       	ldi	r24, 0x86	; 134
     fce:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__DATA_REGION_ORIGIN__+0x1a>

	// no effect since ADATE in ADCSRA is = 0
	ADCSRB = 0x00;
     fd2:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <__DATA_REGION_ORIGIN__+0x1b>
     fd6:	71 2c       	mov	r7, r1
     fd8:	40 e0       	ldi	r20, 0x00	; 0
     fda:	50 e0       	ldi	r21, 0x00	; 0
     fdc:	b0 e0       	ldi	r27, 0x00	; 0
     fde:	a0 e0       	ldi	r26, 0x00	; 0
     fe0:	51 2c       	mov	r5, r1
     fe2:	61 2c       	mov	r6, r1

	// make "n" measurements, find average value
	for(uint8_t i=0; i<how_many; i++)
	{
		// Start conversion by setting ADSC on ADCSRA Register
		ADCSRA |= _BV(ADSC);
     fe4:	ea e7       	ldi	r30, 0x7A	; 122
     fe6:	f0 e0       	ldi	r31, 0x00	; 0

		// wait until conversion complete ADSC=0 -> Complete
		while (ADCSRA & (1<<ADSC));

		// Sum the current voltage
		volt_sum += ADCW;
     fe8:	0f 2e       	mov	r0, r31
     fea:	f8 e7       	ldi	r31, 0x78	; 120
     fec:	2f 2e       	mov	r2, r31
     fee:	31 2c       	mov	r3, r1
     ff0:	f0 2d       	mov	r31, r0
     ff2:	4a 87       	std	Y+10, r20	; 0x0a
     ff4:	59 87       	std	Y+9, r21	; 0x09
     ff6:	bb 87       	std	Y+11, r27	; 0x0b
     ff8:	ac 87       	std	Y+12, r26	; 0x0c
     ffa:	05 2d       	mov	r16, r5
     ffc:	16 2d       	mov	r17, r6
     ffe:	76 cf       	rjmp	.-276    	; 0xeec <read_adc_mv+0x50>
		return adc_voltage;
	}

	// +voltage divider (if any)
	return (adc_voltage * ((Rup + Rdn)/Rdn));
}
    1000:	60 2f       	mov	r22, r16
    1002:	71 2f       	mov	r23, r17
    1004:	8d 81       	ldd	r24, Y+5	; 0x05
    1006:	99 81       	ldd	r25, Y+1	; 0x01
    1008:	2c 96       	adiw	r28, 0x0c	; 12
    100a:	0f b6       	in	r0, 0x3f	; 63
    100c:	f8 94       	cli
    100e:	de bf       	out	0x3e, r29	; 62
    1010:	0f be       	out	0x3f, r0	; 63
    1012:	cd bf       	out	0x3d, r28	; 61
    1014:	df 91       	pop	r29
    1016:	cf 91       	pop	r28
    1018:	1f 91       	pop	r17
    101a:	0f 91       	pop	r16
    101c:	ff 90       	pop	r15
    101e:	ef 90       	pop	r14
    1020:	df 90       	pop	r13
    1022:	cf 90       	pop	r12
    1024:	bf 90       	pop	r11
    1026:	af 90       	pop	r10
    1028:	9f 90       	pop	r9
    102a:	8f 90       	pop	r8
    102c:	7f 90       	pop	r7
    102e:	6f 90       	pop	r6
    1030:	5f 90       	pop	r5
    1032:	4f 90       	pop	r4
    1034:	3f 90       	pop	r3
    1036:	2f 90       	pop	r2
    1038:	08 95       	ret

0000103a <read_temperature>:
	else {
		TCCR2B &= ~(1<<CS21);
	}
}

double read_temperature() {
    103a:	ef 92       	push	r14
    103c:	0f 93       	push	r16
    103e:	1f 93       	push	r17
	setHigh(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
    1040:	40 9a       	sbi	0x08, 0	; 8
	delay_builtin_ms_(5);
    1042:	85 e0       	ldi	r24, 0x05	; 5
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>

	double adc = read_adc_mv(TEMP_C_ADMUX_VAL, 0, 0, 16);
    104a:	68 94       	set
    104c:	ee 24       	eor	r14, r14
    104e:	e4 f8       	bld	r14, 4
    1050:	00 e0       	ldi	r16, 0x00	; 0
    1052:	10 e0       	ldi	r17, 0x00	; 0
    1054:	98 01       	movw	r18, r16
    1056:	b9 01       	movw	r22, r18
    1058:	a8 01       	movw	r20, r16
    105a:	82 e0       	ldi	r24, 0x02	; 2
    105c:	0e 94 4e 07 	call	0xe9c	; 0xe9c <read_adc_mv>

	setLow(TEMP_SHUT_PORT, TEMP_SHUT_PIN);
    1060:	40 98       	cbi	0x08, 0	; 8

	// TMP36F provides a 750 mV output at 25C. Output scale factor of 10 mV/C. offset is 100mV at -40C
	return (adc - 100) / 10 - 40;
    1062:	20 e0       	ldi	r18, 0x00	; 0
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	48 ec       	ldi	r20, 0xC8	; 200
    1068:	52 e4       	ldi	r21, 0x42	; 66
    106a:	0e 94 5a 0b 	call	0x16b4	; 0x16b4 <__subsf3>
    106e:	20 e0       	ldi	r18, 0x00	; 0
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	40 e2       	ldi	r20, 0x20	; 32
    1074:	51 e4       	ldi	r21, 0x41	; 65
    1076:	0e 94 cc 0b 	call	0x1798	; 0x1798 <__divsf3>
    107a:	20 e0       	ldi	r18, 0x00	; 0
    107c:	30 e0       	ldi	r19, 0x00	; 0
    107e:	40 e2       	ldi	r20, 0x20	; 32
    1080:	52 e4       	ldi	r21, 0x42	; 66
    1082:	0e 94 5a 0b 	call	0x16b4	; 0x16b4 <__subsf3>
}
    1086:	1f 91       	pop	r17
    1088:	0f 91       	pop	r16
    108a:	ef 90       	pop	r14
    108c:	08 95       	ret

0000108e <read_solar_volt>:

double read_solar_volt() {
    108e:	ef 92       	push	r14
    1090:	0f 93       	push	r16
    1092:	1f 93       	push	r17
	return read_adc_mv(SOL_VOLT_ADMUX_VAL, 47000.0, 47000.0, 16);
    1094:	68 94       	set
    1096:	ee 24       	eor	r14, r14
    1098:	e4 f8       	bld	r14, 4
    109a:	00 e0       	ldi	r16, 0x00	; 0
    109c:	18 e9       	ldi	r17, 0x98	; 152
    109e:	27 e3       	ldi	r18, 0x37	; 55
    10a0:	37 e4       	ldi	r19, 0x47	; 71
    10a2:	b9 01       	movw	r22, r18
    10a4:	a8 01       	movw	r20, r16
    10a6:	85 e0       	ldi	r24, 0x05	; 5
    10a8:	0e 94 4e 07 	call	0xe9c	; 0xe9c <read_adc_mv>
}
    10ac:	1f 91       	pop	r17
    10ae:	0f 91       	pop	r16
    10b0:	ef 90       	pop	r14
    10b2:	08 95       	ret

000010b4 <read_boost_volt>:

double read_boost_volt() {
    10b4:	ef 92       	push	r14
    10b6:	0f 93       	push	r16
    10b8:	1f 93       	push	r17
	return read_adc_mv(BOOST_VOLT_ADMUX_VAL, 47000.0, 47000.0, 16);
    10ba:	68 94       	set
    10bc:	ee 24       	eor	r14, r14
    10be:	e4 f8       	bld	r14, 4
    10c0:	00 e0       	ldi	r16, 0x00	; 0
    10c2:	18 e9       	ldi	r17, 0x98	; 152
    10c4:	27 e3       	ldi	r18, 0x37	; 55
    10c6:	37 e4       	ldi	r19, 0x47	; 71
    10c8:	b9 01       	movw	r22, r18
    10ca:	a8 01       	movw	r20, r16
    10cc:	84 e0       	ldi	r24, 0x04	; 4
    10ce:	0e 94 4e 07 	call	0xe9c	; 0xe9c <read_adc_mv>
}
    10d2:	1f 91       	pop	r17
    10d4:	0f 91       	pop	r16
    10d6:	ef 90       	pop	r14
    10d8:	08 95       	ret

000010da <read_batt_volt>:

double read_batt_volt() {
    10da:	ef 92       	push	r14
    10dc:	0f 93       	push	r16
    10de:	1f 93       	push	r17
	return read_adc_mv(BATT_VOLT_ADMUX_VAL, 47000.0, 100000.0, 16);
    10e0:	68 94       	set
    10e2:	ee 24       	eor	r14, r14
    10e4:	e4 f8       	bld	r14, 4
    10e6:	00 e0       	ldi	r16, 0x00	; 0
    10e8:	10 e5       	ldi	r17, 0x50	; 80
    10ea:	23 ec       	ldi	r18, 0xC3	; 195
    10ec:	37 e4       	ldi	r19, 0x47	; 71
    10ee:	40 e0       	ldi	r20, 0x00	; 0
    10f0:	58 e9       	ldi	r21, 0x98	; 152
    10f2:	67 e3       	ldi	r22, 0x37	; 55
    10f4:	77 e4       	ldi	r23, 0x47	; 71
    10f6:	86 e0       	ldi	r24, 0x06	; 6
    10f8:	0e 94 4e 07 	call	0xe9c	; 0xe9c <read_adc_mv>
}
    10fc:	1f 91       	pop	r17
    10fe:	0f 91       	pop	r16
    1100:	ef 90       	pop	r14
    1102:	08 95       	ret

00001104 <send_telemetry>:
volatile uint8_t bools[BOOL_BANK_SIZE] = { 0, 0 }; 				// 8 global boolean values per BOOL_BANK_SIZE
volatile uint8_t rtc_slow_mode = 0;
volatile uint64_t seconds_counter = 0;
volatile uint8_t rtc_busy = 0;

void send_telemetry() {
    1104:	2f 92       	push	r2
    1106:	3f 92       	push	r3
    1108:	4f 92       	push	r4
    110a:	5f 92       	push	r5
    110c:	6f 92       	push	r6
    110e:	7f 92       	push	r7
    1110:	8f 92       	push	r8
    1112:	9f 92       	push	r9
    1114:	af 92       	push	r10
    1116:	bf 92       	push	r11
    1118:	ff 92       	push	r15
    111a:	0f 93       	push	r16
    111c:	1f 93       	push	r17
    111e:	cf 93       	push	r28
    1120:	df 93       	push	r29
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
    1126:	6e 97       	sbiw	r28, 0x1e	; 30
    1128:	0f b6       	in	r0, 0x3f	; 63
    112a:	f8 94       	cli
    112c:	de bf       	out	0x3e, r29	; 62
    112e:	0f be       	out	0x3f, r0	; 63
    1130:	cd bf       	out	0x3d, r28	; 61
	double solar_volt = read_solar_volt();
    1132:	0e 94 47 08 	call	0x108e	; 0x108e <read_solar_volt>
    1136:	6b 8f       	std	Y+27, r22	; 0x1b
    1138:	7c 8f       	std	Y+28, r23	; 0x1c
    113a:	8d 8f       	std	Y+29, r24	; 0x1d
    113c:	9e 8f       	std	Y+30, r25	; 0x1e
	double boost_volt = read_boost_volt();
    113e:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <read_boost_volt>
    1142:	4b 01       	movw	r8, r22
    1144:	5c 01       	movw	r10, r24
	double batt_volt = read_batt_volt();
    1146:	0e 94 6d 08 	call	0x10da	; 0x10da <read_batt_volt>
    114a:	2b 01       	movw	r4, r22
    114c:	3c 01       	movw	r6, r24
	double temperature = read_temperature();
    114e:	0e 94 1d 08 	call	0x103a	; 0x103a <read_temperature>
    1152:	f6 2e       	mov	r15, r22
    1154:	07 2f       	mov	r16, r23
    1156:	38 2e       	mov	r3, r24
    1158:	29 2e       	mov	r2, r25
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';
    115a:	33 99       	sbic	0x06, 3	; 6
    115c:	02 c0       	rjmp	.+4      	; 0x1162 <send_telemetry+0x5e>
    115e:	13 e4       	ldi	r17, 0x43	; 67
    1160:	01 c0       	rjmp	.+2      	; 0x1164 <send_telemetry+0x60>
	//		4.1=battery voltage
	//		-17=temperature, or without the "-" when positive
	//		HHH=hacking attempts 0-999min
	//		TTT=charging time in minutes 0-999min

	uint8_t charging_or_not = 'N';
    1162:	1e e4       	ldi	r17, 0x4E	; 78
	if(!(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN))) charging_or_not = 'C';

	uint16_t charging_time_min = charging_time_sec / 60;
    1164:	60 91 40 01 	lds	r22, 0x0140	; 0x800140 <charging_time_sec>
    1168:	70 91 41 01 	lds	r23, 0x0141	; 0x800141 <charging_time_sec+0x1>
    116c:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <charging_time_sec+0x2>
    1170:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <charging_time_sec+0x3>
    1174:	2c e3       	ldi	r18, 0x3C	; 60
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	40 e0       	ldi	r20, 0x00	; 0
    117a:	50 e0       	ldi	r21, 0x00	; 0
    117c:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <__udivmodsi4>
    1180:	28 3e       	cpi	r18, 0xE8	; 232
    1182:	83 e0       	ldi	r24, 0x03	; 3
    1184:	38 07       	cpc	r19, r24
    1186:	10 f0       	brcs	.+4      	; 0x118c <send_telemetry+0x88>
    1188:	27 ee       	ldi	r18, 0xE7	; 231
    118a:	33 e0       	ldi	r19, 0x03	; 3
	if(charging_time_min > 999) charging_time_min = 999;
	
	if(hacking_attempts_cnt >= 100) hacking_attempts_cnt = 99; // we dont have space in param to have 3 digits here
    118c:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <hacking_attempts_cnt>
    1190:	84 36       	cpi	r24, 0x64	; 100
    1192:	18 f0       	brcs	.+6      	; 0x119a <send_telemetry+0x96>
    1194:	83 e6       	ldi	r24, 0x63	; 99
    1196:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <hacking_attempts_cnt>

	uint8_t param[26];
	sprintf((char *)param, "%c#%.1f#%.1f#%.2f#%.0f#%d#%d#$", charging_or_not, solar_volt/1000.0, boost_volt/1000.0, batt_volt/1000.0, temperature, hacking_attempts_cnt, charging_time_min);
    119a:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <hacking_attempts_cnt>
    119e:	3f 93       	push	r19
    11a0:	2f 93       	push	r18
    11a2:	1f 92       	push	r1
    11a4:	8f 93       	push	r24
    11a6:	2f 92       	push	r2
    11a8:	3f 92       	push	r3
    11aa:	0f 93       	push	r16
    11ac:	ff 92       	push	r15
    11ae:	20 e0       	ldi	r18, 0x00	; 0
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	4a e7       	ldi	r20, 0x7A	; 122
    11b4:	54 e4       	ldi	r21, 0x44	; 68
    11b6:	c3 01       	movw	r24, r6
    11b8:	b2 01       	movw	r22, r4
    11ba:	0e 94 cc 0b 	call	0x1798	; 0x1798 <__divsf3>
    11be:	9f 93       	push	r25
    11c0:	8f 93       	push	r24
    11c2:	7f 93       	push	r23
    11c4:	6f 93       	push	r22
    11c6:	20 e0       	ldi	r18, 0x00	; 0
    11c8:	30 e0       	ldi	r19, 0x00	; 0
    11ca:	4a e7       	ldi	r20, 0x7A	; 122
    11cc:	54 e4       	ldi	r21, 0x44	; 68
    11ce:	c5 01       	movw	r24, r10
    11d0:	b4 01       	movw	r22, r8
    11d2:	0e 94 cc 0b 	call	0x1798	; 0x1798 <__divsf3>
    11d6:	9f 93       	push	r25
    11d8:	8f 93       	push	r24
    11da:	7f 93       	push	r23
    11dc:	6f 93       	push	r22
    11de:	20 e0       	ldi	r18, 0x00	; 0
    11e0:	30 e0       	ldi	r19, 0x00	; 0
    11e2:	4a e7       	ldi	r20, 0x7A	; 122
    11e4:	54 e4       	ldi	r21, 0x44	; 68
    11e6:	6b 8d       	ldd	r22, Y+27	; 0x1b
    11e8:	7c 8d       	ldd	r23, Y+28	; 0x1c
    11ea:	8d 8d       	ldd	r24, Y+29	; 0x1d
    11ec:	9e 8d       	ldd	r25, Y+30	; 0x1e
    11ee:	0e 94 cc 0b 	call	0x1798	; 0x1798 <__divsf3>
    11f2:	9f 93       	push	r25
    11f4:	8f 93       	push	r24
    11f6:	7f 93       	push	r23
    11f8:	6f 93       	push	r22
    11fa:	1f 92       	push	r1
    11fc:	1f 93       	push	r17
    11fe:	8b e0       	ldi	r24, 0x0B	; 11
    1200:	91 e0       	ldi	r25, 0x01	; 1
    1202:	9f 93       	push	r25
    1204:	8f 93       	push	r24
    1206:	8e 01       	movw	r16, r28
    1208:	0f 5f       	subi	r16, 0xFF	; 255
    120a:	1f 4f       	sbci	r17, 0xFF	; 255
    120c:	1f 93       	push	r17
    120e:	0f 93       	push	r16
    1210:	0e 94 41 13 	call	0x2682	; 0x2682 <sprintf>

	send_command(RF_CMD_TELEDATA, param, 26);
    1214:	4a e1       	ldi	r20, 0x1A	; 26
    1216:	b8 01       	movw	r22, r16
    1218:	86 e0       	ldi	r24, 0x06	; 6
    121a:	98 e7       	ldi	r25, 0x78	; 120
    121c:	0e 94 85 04 	call	0x90a	; 0x90a <send_command>

	hacking_attempts_cnt = 0; // we can clear this one now
    1220:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <hacking_attempts_cnt>
}
    1224:	0f b6       	in	r0, 0x3f	; 63
    1226:	f8 94       	cli
    1228:	de bf       	out	0x3e, r29	; 62
    122a:	0f be       	out	0x3f, r0	; 63
    122c:	cd bf       	out	0x3d, r28	; 61
    122e:	6e 96       	adiw	r28, 0x1e	; 30
    1230:	0f b6       	in	r0, 0x3f	; 63
    1232:	f8 94       	cli
    1234:	de bf       	out	0x3e, r29	; 62
    1236:	0f be       	out	0x3f, r0	; 63
    1238:	cd bf       	out	0x3d, r28	; 61
    123a:	df 91       	pop	r29
    123c:	cf 91       	pop	r28
    123e:	1f 91       	pop	r17
    1240:	0f 91       	pop	r16
    1242:	ff 90       	pop	r15
    1244:	bf 90       	pop	r11
    1246:	af 90       	pop	r10
    1248:	9f 90       	pop	r9
    124a:	8f 90       	pop	r8
    124c:	7f 90       	pop	r7
    124e:	6f 90       	pop	r6
    1250:	5f 90       	pop	r5
    1252:	4f 90       	pop	r4
    1254:	3f 90       	pop	r3
    1256:	2f 90       	pop	r2
    1258:	08 95       	ret

0000125a <next_within_window>:
}

// this looks stupid
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
    125a:	46 0f       	add	r20, r22
    125c:	57 1f       	adc	r21, r23
    125e:	64 17       	cp	r22, r20
    1260:	75 07       	cpc	r23, r21
    1262:	48 f4       	brcc	.+18     	; 0x1276 <next_within_window+0x1c>
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
    1264:	68 17       	cp	r22, r24
    1266:	79 07       	cpc	r23, r25
    1268:	78 f4       	brcc	.+30     	; 0x1288 <next_within_window+0x2e>
			return 1;
    126a:	21 e0       	ldi	r18, 0x01	; 1
    126c:	48 17       	cp	r20, r24
    126e:	59 07       	cpc	r21, r25
    1270:	70 f4       	brcc	.+28     	; 0x128e <next_within_window+0x34>
    1272:	20 e0       	ldi	r18, 0x00	; 0
    1274:	0c c0       	rjmp	.+24     	; 0x128e <next_within_window+0x34>
		}
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
    1276:	68 17       	cp	r22, r24
    1278:	79 07       	cpc	r23, r25
    127a:	40 f0       	brcs	.+16     	; 0x128c <next_within_window+0x32>
uint8_t next_within_window(uint16_t next, uint16_t baseline, uint16_t window) {
	// no overflow of window
	if(baseline + window > baseline) {
		// NEXT(BASELINE .. BASELINE + WINDOW)
		if(next > baseline && next <= (baseline + window)) {
			return 1;
    127c:	21 e0       	ldi	r18, 0x01	; 1
    127e:	48 17       	cp	r20, r24
    1280:	59 07       	cpc	r21, r25
    1282:	28 f4       	brcc	.+10     	; 0x128e <next_within_window+0x34>
    1284:	20 e0       	ldi	r18, 0x00	; 0
    1286:	03 c0       	rjmp	.+6      	; 0x128e <next_within_window+0x34>
			if(next <= baseline + window) {
				return 1;
			}
		}
	}
	return 0;
    1288:	20 e0       	ldi	r18, 0x00	; 0
    128a:	01 c0       	rjmp	.+2      	; 0x128e <next_within_window+0x34>
	}
	// window overflows
	else {
		// upper window NEXT(BASELINE .. MAX)
		if(next > baseline && next <= 0xFFFF) {
			return 1;
    128c:	21 e0       	ldi	r18, 0x01	; 1
				return 1;
			}
		}
	}
	return 0;
}
    128e:	82 2f       	mov	r24, r18
    1290:	08 95       	ret

00001292 <process_command>:

	// back to listening
	nrf24l01_setRX();
}

void process_command(uint8_t *rx_buff) {
    1292:	8f 92       	push	r8
    1294:	9f 92       	push	r9
    1296:	af 92       	push	r10
    1298:	bf 92       	push	r11
    129a:	ef 92       	push	r14
    129c:	ff 92       	push	r15
    129e:	0f 93       	push	r16
    12a0:	1f 93       	push	r17
    12a2:	cf 93       	push	r28
    12a4:	df 93       	push	r29
    12a6:	00 d0       	rcall	.+0      	; 0x12a8 <process_command+0x16>
    12a8:	00 d0       	rcall	.+0      	; 0x12aa <process_command+0x18>
    12aa:	cd b7       	in	r28, 0x3d	; 61
    12ac:	de b7       	in	r29, 0x3e	; 62
    12ae:	8c 01       	movw	r16, r24

	// decrypt access code
	uint32_t encrypted = rx_buff[0];
	encrypted |= (uint16_t)(rx_buff[1]) << 8;
	encrypted |= (uint32_t)(rx_buff[2]) << 16;
	encrypted |= (uint32_t)(rx_buff[3]) << 24;
    12b0:	fc 01       	movw	r30, r24
    12b2:	22 81       	ldd	r18, Z+2	; 0x02
    12b4:	83 81       	ldd	r24, Z+3	; 0x03
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	a0 e0       	ldi	r26, 0x00	; 0
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	b8 2f       	mov	r27, r24
    12be:	aa 27       	eor	r26, r26
    12c0:	99 27       	eor	r25, r25
    12c2:	88 27       	eor	r24, r24
    12c4:	a2 2b       	or	r26, r18
    12c6:	20 81       	ld	r18, Z
    12c8:	82 2b       	or	r24, r18
    12ca:	41 81       	ldd	r20, Z+1	; 0x01
    12cc:	50 e0       	ldi	r21, 0x00	; 0
    12ce:	54 2f       	mov	r21, r20
    12d0:	44 27       	eor	r20, r20
    12d2:	60 e0       	ldi	r22, 0x00	; 0
    12d4:	70 e0       	ldi	r23, 0x00	; 0
    12d6:	84 2b       	or	r24, r20
    12d8:	95 2b       	or	r25, r21
    12da:	a6 2b       	or	r26, r22
    12dc:	b7 2b       	or	r27, r23
    12de:	89 83       	std	Y+1, r24	; 0x01
    12e0:	9a 83       	std	Y+2, r25	; 0x02
    12e2:	ab 83       	std	Y+3, r26	; 0x03
    12e4:	bc 83       	std	Y+4, r27	; 0x04

	keeloq_decrypt(&encrypted, (uint64_t *)&kl_master_crypt_key);
    12e6:	69 e4       	ldi	r22, 0x49	; 73
    12e8:	71 e0       	ldi	r23, 0x01	; 1
    12ea:	ce 01       	movw	r24, r28
    12ec:	01 96       	adiw	r24, 0x01	; 1
    12ee:	0e 94 d4 00 	call	0x1a8	; 0x1a8 <keeloq_decrypt>

	// variable "encrypted" is now "decrypted". we need to verify whether this is a valid data or not.
	// encryption here does not provide secrecy but only message authenticity. that's all we care about here.

	// extract sync rx_counter from the encrypted portion, it is at the lower 2 bytes
	uint16_t enc_rx_counter = encrypted & 0xFFFF;
    12f2:	89 80       	ldd	r8, Y+1	; 0x01
    12f4:	9a 80       	ldd	r9, Y+2	; 0x02
    12f6:	ab 80       	ldd	r10, Y+3	; 0x03
    12f8:	bc 80       	ldd	r11, Y+4	; 0x04

	// extract command from the encrypted portion, it is at the upper 2 bytes
	uint16_t dec_command = encrypted >> 16;

	// extract command from non-encrypted (plaintext) portion
	uint16_t raw_command = rx_buff[4];
    12fa:	f8 01       	movw	r30, r16
    12fc:	84 81       	ldd	r24, Z+4	; 0x04
	raw_command |= (uint16_t)(rx_buff[5]) << 8;

	// verify message authenticity:
	// 1. sequence must be within the window
	// 2. command from encrypted portion and plaintext command must match (I know, I know, plaintext attack...)
	if(
    12fe:	25 81       	ldd	r18, Z+5	; 0x05
    1300:	90 e0       	ldi	r25, 0x00	; 0
    1302:	92 2b       	or	r25, r18
    1304:	a8 16       	cp	r10, r24
    1306:	b9 06       	cpc	r11, r25
    1308:	09 f0       	breq	.+2      	; 0x130c <process_command+0x7a>
    130a:	74 c0       	rjmp	.+232    	; 0x13f4 <process_command+0x162>
		dec_command == raw_command
		&& next_within_window(enc_rx_counter, kl_rx_counter, 64)
    130c:	60 91 51 01 	lds	r22, 0x0151	; 0x800151 <kl_rx_counter>
    1310:	70 91 52 01 	lds	r23, 0x0152	; 0x800152 <kl_rx_counter+0x1>
    1314:	40 e4       	ldi	r20, 0x40	; 64
    1316:	50 e0       	ldi	r21, 0x00	; 0
    1318:	c4 01       	movw	r24, r8
    131a:	0e 94 2d 09 	call	0x125a	; 0x125a <next_within_window>
    131e:	88 23       	and	r24, r24
    1320:	09 f4       	brne	.+2      	; 0x1324 <process_command+0x92>
    1322:	68 c0       	rjmp	.+208    	; 0x13f4 <process_command+0x162>
	)
	{
		kl_rx_counter = enc_rx_counter; // keep track of the sync counter
    1324:	90 92 52 01 	sts	0x0152, r9	; 0x800152 <kl_rx_counter+0x1>
    1328:	80 92 51 01 	sts	0x0151, r8	; 0x800151 <kl_rx_counter>
		kl_rx_counter_resync = enc_rx_counter; // follow this one always
    132c:	90 92 48 01 	sts	0x0148, r9	; 0x800148 <kl_rx_counter_resync+0x1>
    1330:	80 92 47 01 	sts	0x0147, r8	; 0x800147 <kl_rx_counter_resync>
		update_kl_settings_to_eeprom(); // save (everything every time)
    1334:	0e 94 67 04 	call	0x8ce	; 0x8ce <update_kl_settings_to_eeprom>

		// optional parameter pointer
		uint8_t *param = rx_buff + 6; // processed 6 bytes so far, so skip them. (Note: we are left with 32-6 = 26 for the parameter. 32 because nRF24L01 packet is 32 bytes long max)

		switch(dec_command) {
    1338:	f9 e1       	ldi	r31, 0x19	; 25
    133a:	af 16       	cp	r10, r31
    133c:	f5 e5       	ldi	r31, 0x55	; 85
    133e:	bf 06       	cpc	r11, r31
    1340:	49 f1       	breq	.+82     	; 0x1394 <process_command+0x102>
    1342:	58 f4       	brcc	.+22     	; 0x135a <process_command+0xc8>
    1344:	e6 e9       	ldi	r30, 0x96	; 150
    1346:	ae 16       	cp	r10, r30
    1348:	e4 e2       	ldi	r30, 0x24	; 36
    134a:	be 06       	cpc	r11, r30
    134c:	c1 f0       	breq	.+48     	; 0x137e <process_command+0xec>
    134e:	f6 e0       	ldi	r31, 0x06	; 6
    1350:	af 16       	cp	r10, r31
    1352:	f7 e4       	ldi	r31, 0x47	; 71
    1354:	bf 06       	cpc	r11, r31
    1356:	a9 f1       	breq	.+106    	; 0x13c2 <process_command+0x130>
    1358:	77 c0       	rjmp	.+238    	; 0x1448 <process_command+0x1b6>
    135a:	87 e8       	ldi	r24, 0x87	; 135
    135c:	a8 16       	cp	r10, r24
    135e:	80 e6       	ldi	r24, 0x60	; 96
    1360:	b8 06       	cpc	r11, r24
    1362:	09 f4       	brne	.+2      	; 0x1366 <process_command+0xd4>
    1364:	44 c0       	rjmp	.+136    	; 0x13ee <process_command+0x15c>
    1366:	e3 e8       	ldi	r30, 0x83	; 131
    1368:	ae 16       	cp	r10, r30
    136a:	e6 e7       	ldi	r30, 0x76	; 118
    136c:	be 06       	cpc	r11, r30
    136e:	51 f0       	breq	.+20     	; 0x1384 <process_command+0xf2>
    1370:	f8 e2       	ldi	r31, 0x28	; 40
    1372:	af 16       	cp	r10, r31
    1374:	f6 e5       	ldi	r31, 0x56	; 86
    1376:	bf 06       	cpc	r11, r31
    1378:	09 f0       	breq	.+2      	; 0x137c <process_command+0xea>
    137a:	66 c0       	rjmp	.+204    	; 0x1448 <process_command+0x1b6>
    137c:	08 c0       	rjmp	.+16     	; 0x138e <process_command+0xfc>
			case RF_CMD_ABORT:
				police_off();
    137e:	0e 94 4f 04 	call	0x89e	; 0x89e <police_off>
			break;
    1382:	62 c0       	rjmp	.+196    	; 0x1448 <process_command+0x1b6>

			case RF_CMD_POLICE:
			{
				uint8_t times = param[0];
				police_on(times);
    1384:	f8 01       	movw	r30, r16
    1386:	86 81       	ldd	r24, Z+6	; 0x06
    1388:	0e 94 56 04 	call	0x8ac	; 0x8ac <police_on>
			}
			break;
    138c:	5d c0       	rjmp	.+186    	; 0x1448 <process_command+0x1b6>

			case RF_CMD_CAMERA:
				speed_camera();
    138e:	0e 94 2b 05 	call	0xa56	; 0xa56 <speed_camera>
			break;
    1392:	5a c0       	rjmp	.+180    	; 0x1448 <process_command+0x1b6>

			case RF_CMD_SETRTC:
			{
				while(rtc_busy); // sync
    1394:	80 91 2a 01 	lds	r24, 0x012A	; 0x80012a <__data_end>
    1398:	81 11       	cpse	r24, r1
    139a:	fc cf       	rjmp	.-8      	; 0x1394 <process_command+0x102>

				TCCR2B = 0; // pause RTC...
    139c:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__DATA_REGION_ORIGIN__+0x51>

				// get RTC from param 7 bytes - mind the byteorder
				memcpy((uint8_t *)&RTC, param, 7);
    13a0:	87 e0       	ldi	r24, 0x07	; 7
    13a2:	f8 01       	movw	r30, r16
    13a4:	36 96       	adiw	r30, 0x06	; 6
    13a6:	a0 e0       	ldi	r26, 0x00	; 0
    13a8:	b1 e0       	ldi	r27, 0x01	; 1
    13aa:	01 90       	ld	r0, Z+
    13ac:	0d 92       	st	X+, r0
    13ae:	8a 95       	dec	r24
    13b0:	e1 f7       	brne	.-8      	; 0x13aa <process_command+0x118>

				set_rtc_speed(rtc_slow_mode); // resume RTC
    13b2:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <rtc_slow_mode>
    13b6:	0e 94 3f 04 	call	0x87e	; 0x87e <set_rtc_speed>

				rtc_ok = 1;
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <rtc_ok>
			}
			break;
    13c0:	43 c0       	rjmp	.+134    	; 0x1448 <process_command+0x1b6>

			case RF_CMD_NEWKEY:
			{
				// get new key from param 8 bytes - mind the byteorder
				memcpy((uint8_t *)&kl_master_crypt_key, param, 8);
    13c2:	f8 01       	movw	r30, r16
    13c4:	76 81       	ldd	r23, Z+6	; 0x06
    13c6:	67 81       	ldd	r22, Z+7	; 0x07
    13c8:	50 85       	ldd	r21, Z+8	; 0x08
    13ca:	41 85       	ldd	r20, Z+9	; 0x09
    13cc:	32 85       	ldd	r19, Z+10	; 0x0a
    13ce:	23 85       	ldd	r18, Z+11	; 0x0b
    13d0:	94 85       	ldd	r25, Z+12	; 0x0c
    13d2:	85 85       	ldd	r24, Z+13	; 0x0d
    13d4:	e9 e4       	ldi	r30, 0x49	; 73
    13d6:	f1 e0       	ldi	r31, 0x01	; 1
    13d8:	70 83       	st	Z, r23
    13da:	61 83       	std	Z+1, r22	; 0x01
    13dc:	52 83       	std	Z+2, r21	; 0x02
    13de:	43 83       	std	Z+3, r20	; 0x03
    13e0:	34 83       	std	Z+4, r19	; 0x04
    13e2:	25 83       	std	Z+5, r18	; 0x05
    13e4:	96 83       	std	Z+6, r25	; 0x06
    13e6:	87 83       	std	Z+7, r24	; 0x07

				update_kl_settings_to_eeprom();
    13e8:	0e 94 67 04 	call	0x8ce	; 0x8ce <update_kl_settings_to_eeprom>
			}
			break;
    13ec:	2d c0       	rjmp	.+90     	; 0x1448 <process_command+0x1b6>

			case RF_CMD_GETTELE:
				send_telemetry();
    13ee:	0e 94 82 08 	call	0x1104	; 0x1104 <send_telemetry>
			break;
    13f2:	2a c0       	rjmp	.+84     	; 0x1448 <process_command+0x1b6>
			}
		}
	}
	else {
		// maybe it is within the larger re-sync window?
		if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 32767)) {
    13f4:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <kl_rx_counter_resync>
    13f8:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <kl_rx_counter_resync+0x1>
    13fc:	4f ef       	ldi	r20, 0xFF	; 255
    13fe:	5f e7       	ldi	r21, 0x7F	; 127
    1400:	c4 01       	movw	r24, r8
    1402:	0e 94 2d 09 	call	0x125a	; 0x125a <next_within_window>
    1406:	88 23       	and	r24, r24
    1408:	a1 f0       	breq	.+40     	; 0x1432 <process_command+0x1a0>
			// caught up?
			if(next_within_window(enc_rx_counter, kl_rx_counter_resync, 1)) {
    140a:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <kl_rx_counter_resync>
    140e:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <kl_rx_counter_resync+0x1>
    1412:	41 e0       	ldi	r20, 0x01	; 1
    1414:	50 e0       	ldi	r21, 0x00	; 0
    1416:	c4 01       	movw	r24, r8
    1418:	0e 94 2d 09 	call	0x125a	; 0x125a <next_within_window>
    141c:	88 23       	and	r24, r24
    141e:	21 f0       	breq	.+8      	; 0x1428 <process_command+0x196>
				kl_rx_counter = enc_rx_counter;
    1420:	90 92 52 01 	sts	0x0152, r9	; 0x800152 <kl_rx_counter+0x1>
    1424:	80 92 51 01 	sts	0x0151, r8	; 0x800151 <kl_rx_counter>
			}
			kl_rx_counter_resync = enc_rx_counter;
    1428:	90 92 48 01 	sts	0x0148, r9	; 0x800148 <kl_rx_counter_resync+0x1>
    142c:	80 92 47 01 	sts	0x0147, r8	; 0x800147 <kl_rx_counter_resync>
    1430:	05 c0       	rjmp	.+10     	; 0x143c <process_command+0x1aa>
		}
		else {
			hacking_attempts_cnt++;
    1432:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <hacking_attempts_cnt>
    1436:	8f 5f       	subi	r24, 0xFF	; 255
    1438:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <hacking_attempts_cnt>
		}

		// DEBUG
		setHigh(LED_RED_PORT, LED_RED_PIN);
    143c:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(500);
    143e:	84 ef       	ldi	r24, 0xF4	; 244
    1440:	91 e0       	ldi	r25, 0x01	; 1
    1442:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
		setLow(LED_RED_PORT, LED_RED_PIN);
    1446:	5d 98       	cbi	0x0b, 5	; 11
	}

}
    1448:	0f 90       	pop	r0
    144a:	0f 90       	pop	r0
    144c:	0f 90       	pop	r0
    144e:	0f 90       	pop	r0
    1450:	df 91       	pop	r29
    1452:	cf 91       	pop	r28
    1454:	1f 91       	pop	r17
    1456:	0f 91       	pop	r16
    1458:	ff 90       	pop	r15
    145a:	ef 90       	pop	r14
    145c:	bf 90       	pop	r11
    145e:	af 90       	pop	r10
    1460:	9f 90       	pop	r9
    1462:	8f 90       	pop	r8
    1464:	08 95       	ret

00001466 <main>:
	// say eeprom is valid
	eeprom_update_byte((uint8_t *)EEPROM_MAGIC, EEPROM_MAGIC_VALUE);
}

int main(void)
{
    1466:	cf 93       	push	r28
    1468:	df 93       	push	r29
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
    146e:	a5 97       	sbiw	r28, 0x25	; 37
    1470:	0f b6       	in	r0, 0x3f	; 63
    1472:	f8 94       	cli
    1474:	de bf       	out	0x3e, r29	; 62
    1476:	0f be       	out	0x3f, r0	; 63
    1478:	cd bf       	out	0x3d, r28	; 61
	// Misc hardware init
	// this turns off all outputs & leds
	misc_hw_init();
    147a:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <misc_hw_init>

	// UART init
	setInput(DDRD, 0);
    147e:	50 98       	cbi	0x0a, 0	; 10
	setOutput(DDRD, 1);
    1480:	51 9a       	sbi	0x0a, 1	; 10
	uart_init(calc_UBRR(19200));
    1482:	89 e1       	ldi	r24, 0x19	; 25
    1484:	0e 94 33 04 	call	0x866	; 0x866 <uart_init>

	// read KEELOQ stuff from EEPROM
	// eeprom has some settings?
    if( eeprom_read_byte((uint8_t *)EEPROM_MAGIC) == EEPROM_MAGIC_VALUE) {
    1488:	80 e0       	ldi	r24, 0x00	; 0
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <eeprom_read_byte>
    1490:	8a 3a       	cpi	r24, 0xAA	; 170
    1492:	c9 f4       	brne	.+50     	; 0x14c6 <main+0x60>
		eeprom_read_block((uint64_t *)&kl_master_crypt_key, (uint8_t *)EEPROM_MASTER_CRYPT_KEY, 8);
    1494:	48 e0       	ldi	r20, 0x08	; 8
    1496:	50 e0       	ldi	r21, 0x00	; 0
    1498:	61 e0       	ldi	r22, 0x01	; 1
    149a:	70 e0       	ldi	r23, 0x00	; 0
    149c:	89 e4       	ldi	r24, 0x49	; 73
    149e:	91 e0       	ldi	r25, 0x01	; 1
    14a0:	0e 94 c1 13 	call	0x2782	; 0x2782 <eeprom_read_block>
		kl_rx_counter = eeprom_read_word((uint16_t *)EEPROM_RX_COUNTER);
    14a4:	89 e0       	ldi	r24, 0x09	; 9
    14a6:	90 e0       	ldi	r25, 0x00	; 0
    14a8:	0e 94 d9 13 	call	0x27b2	; 0x27b2 <eeprom_read_word>
    14ac:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <kl_rx_counter+0x1>
    14b0:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <kl_rx_counter>
		kl_tx_counter = eeprom_read_word((uint16_t *)EEPROM_TX_COUNTER);
    14b4:	8b e0       	ldi	r24, 0x0B	; 11
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	0e 94 d9 13 	call	0x27b2	; 0x27b2 <eeprom_read_word>
    14bc:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
    14c0:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>
    14c4:	24 c0       	rjmp	.+72     	; 0x150e <main+0xa8>
	}
	// nope, use defaults
	else {
		kl_master_crypt_key = DEFAULT_KEELOQ_CRYPT_KEY;
    14c6:	80 e9       	ldi	r24, 0x90	; 144
    14c8:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <kl_master_crypt_key>
    14cc:	89 e8       	ldi	r24, 0x89	; 137
    14ce:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <kl_master_crypt_key+0x1>
    14d2:	88 e7       	ldi	r24, 0x78	; 120
    14d4:	80 93 4b 01 	sts	0x014B, r24	; 0x80014b <kl_master_crypt_key+0x2>
    14d8:	86 e5       	ldi	r24, 0x56	; 86
    14da:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <kl_master_crypt_key+0x3>
    14de:	85 e4       	ldi	r24, 0x45	; 69
    14e0:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <kl_master_crypt_key+0x4>
    14e4:	84 e3       	ldi	r24, 0x34	; 52
    14e6:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <kl_master_crypt_key+0x5>
    14ea:	83 e2       	ldi	r24, 0x23	; 35
    14ec:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <kl_master_crypt_key+0x6>
    14f0:	82 e1       	ldi	r24, 0x12	; 18
    14f2:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <kl_master_crypt_key+0x7>
		kl_rx_counter = DEFAULT_KEELOQ_COUNTER;
    14f6:	88 ee       	ldi	r24, 0xE8	; 232
    14f8:	93 e0       	ldi	r25, 0x03	; 3
    14fa:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <kl_rx_counter+0x1>
    14fe:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <kl_rx_counter>
		kl_tx_counter = DEFAULT_KEELOQ_COUNTER;
    1502:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <kl_tx_counter+0x1>
    1506:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <kl_tx_counter>

		update_kl_settings_to_eeprom();
    150a:	0e 94 67 04 	call	0x8ce	; 0x8ce <update_kl_settings_to_eeprom>
	}
	kl_rx_counter_resync = kl_rx_counter; // follow
    150e:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <kl_rx_counter>
    1512:	90 91 52 01 	lds	r25, 0x0152	; 0x800152 <kl_rx_counter+0x1>
    1516:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <kl_rx_counter_resync+0x1>
    151a:	80 93 47 01 	sts	0x0147, r24	; 0x800147 <kl_rx_counter_resync>

	// Init the SPI port
	SPI_init();
    151e:	0e 94 25 04 	call	0x84a	; 0x84a <SPI_init>

	// nRF24L01 Init
	uint8_t my_rx_addr[5];
	my_rx_addr[0] = 77;
    1522:	8d e4       	ldi	r24, 0x4D	; 77
    1524:	89 83       	std	Y+1, r24	; 0x01
	my_rx_addr[1] = 66;
    1526:	82 e4       	ldi	r24, 0x42	; 66
    1528:	8a 83       	std	Y+2, r24	; 0x02
	my_rx_addr[2] = 44;
    152a:	8c e2       	ldi	r24, 0x2C	; 44
    152c:	8b 83       	std	Y+3, r24	; 0x03
	my_rx_addr[3] = 33;
    152e:	81 e2       	ldi	r24, 0x21	; 33
    1530:	8c 83       	std	Y+4, r24	; 0x04
	my_rx_addr[4] = 88;
    1532:	88 e5       	ldi	r24, 0x58	; 88
    1534:	8d 83       	std	Y+5, r24	; 0x05
	nrf24l01_init(DEFAULT_RF_CHANNEL);
    1536:	8e e0       	ldi	r24, 0x0E	; 14
    1538:	0e 94 75 03 	call	0x6ea	; 0x6ea <nrf24l01_init>
	nrf24l01_setrxaddr0(my_rx_addr);
    153c:	ce 01       	movw	r24, r28
    153e:	01 96       	adiw	r24, 0x01	; 1
    1540:	0e 94 23 03 	call	0x646	; 0x646 <nrf24l01_setrxaddr0>
	nrf24l01_settxaddr(my_rx_addr);
    1544:	ce 01       	movw	r24, r28
    1546:	01 96       	adiw	r24, 0x01	; 1
    1548:	0e 94 29 03 	call	0x652	; 0x652 <nrf24l01_settxaddr>
	nrf24l01_setRX();
    154c:	0e 94 45 03 	call	0x68a	; 0x68a <nrf24l01_setRX>

	// Initialize Timer0 overflow ISR for 8.192ms interval, no need to go faster
	TCCR0A = 0;
    1550:	14 bc       	out	0x24, r1	; 36
	TCCR0B = _BV(CS12); // 1:256 prescaled, timer started!
    1552:	84 e0       	ldi	r24, 0x04	; 4
    1554:	85 bd       	out	0x25, r24	; 37
	TIMSK0 |= _BV(TOIE0); // for ISR(TIMER0_OVF_vect)
    1556:	ee e6       	ldi	r30, 0x6E	; 110
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	81 60       	ori	r24, 0x01	; 1
    155e:	80 83       	st	Z, r24

	// Initialize Timer2 as async RTC counter @ 1Hz with 32.768kHz crystal
	TCNT2 = 0;
    1560:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__DATA_REGION_ORIGIN__+0x52>
    TCCR2B |= (1<<CS22)|(1<<CS00); // 1 second by default
    1564:	e1 eb       	ldi	r30, 0xB1	; 177
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	85 60       	ori	r24, 0x05	; 5
    156c:	80 83       	st	Z, r24
    //Enable asynchronous mode
    ASSR  = (1<<AS2);
    156e:	80 e2       	ldi	r24, 0x20	; 32
    1570:	80 93 b6 00 	sts	0x00B6, r24	; 0x8000b6 <__DATA_REGION_ORIGIN__+0x56>
    //wait for registers update
    // while (ASSR & ((1<<TCN2UB)|(1<<TCR2BUB)));
    // enable overflow interrupt
	TIMSK2 |= (1 << TOIE2);
    1574:	e0 e7       	ldi	r30, 0x70	; 112
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	80 81       	ld	r24, Z
    157a:	81 60       	ori	r24, 0x01	; 1
    157c:	80 83       	st	Z, r24

	// Interrupts ON
	sei();
    157e:	78 94       	sei

	delay_builtin_ms_(50);
    1580:	82 e3       	ldi	r24, 0x32	; 50
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
    1588:	13 e0       	ldi	r17, 0x03	; 3

	// DEBUGGING
	#ifdef DEBUG
	for(uint8_t i=0; i<3; i++) {
		setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    158a:	5e 9a       	sbi	0x0b, 6	; 11
		setHigh(LED_RED_PORT, LED_RED_PIN);
    158c:	5d 9a       	sbi	0x0b, 5	; 11
		delay_builtin_ms_(100);
    158e:	84 e6       	ldi	r24, 0x64	; 100
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
		setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    1596:	5e 98       	cbi	0x0b, 6	; 11
		setLow(LED_RED_PORT, LED_RED_PIN);
    1598:	5d 98       	cbi	0x0b, 5	; 11
		delay_builtin_ms_(100);
    159a:	84 e6       	ldi	r24, 0x64	; 100
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
    15a2:	11 50       	subi	r17, 0x01	; 1

	delay_builtin_ms_(50);

	// DEBUGGING
	#ifdef DEBUG
	for(uint8_t i=0; i<3; i++) {
    15a4:	91 f7       	brne	.-28     	; 0x158a <main+0x124>
		delay_builtin_ms_(100);
		setLow(LED_BLUE_PORT, LED_BLUE_PIN);
		setLow(LED_RED_PORT, LED_RED_PIN);
		delay_builtin_ms_(100);
	}
	delay_builtin_ms_(200);
    15a6:	88 ec       	ldi	r24, 0xC8	; 200
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
	#endif

	// I figured that there is no point in waking up every 1s
	// so I am fixing it to 8 sec wakeup interval
	set_rtc_speed(1); // 8-sec RTC
    15ae:	81 e0       	ldi	r24, 0x01	; 1
    15b0:	0e 94 3f 04 	call	0x87e	; 0x87e <set_rtc_speed>
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    15b4:	0f 2e       	mov	r0, r31
    15b6:	fe e1       	ldi	r31, 0x1E	; 30
    15b8:	cf 2e       	mov	r12, r31
    15ba:	d1 2c       	mov	r13, r1
    15bc:	e1 2c       	mov	r14, r1
    15be:	f1 2c       	mov	r15, r1
    15c0:	f0 2d       	mov	r31, r0
		- Battery charge indicator = send telemetry and go back to 1.
		- IRQ from nRF radio = process command and go back to 1.
		*/

		// OK to sleep?
		if(!police_lights_count) {
    15c2:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <police_lights_count>
    15c6:	81 11       	cpse	r24, r1
    15c8:	21 c0       	rjmp	.+66     	; 0x160c <main+0x1a6>
			// make sure these are OFF during sleep so that we don't end up dead
			setLow(LED_RED_PORT, LED_RED_PIN);
    15ca:	5d 98       	cbi	0x0b, 5	; 11
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    15cc:	5e 98       	cbi	0x0b, 6	; 11

			#ifdef DEBUG
			setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    15ce:	5e 9a       	sbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    15d0:	82 e3       	ldi	r24, 0x32	; 50
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    15d8:	5e 98       	cbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    15da:	82 e3       	ldi	r24, 0x32	; 50
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
			#endif

			// configure sleep mode
			set_sleep_mode(SLEEP_MODE_PWR_SAVE);
    15e2:	83 b7       	in	r24, 0x33	; 51
    15e4:	81 7f       	andi	r24, 0xF1	; 241
    15e6:	86 60       	ori	r24, 0x06	; 6
    15e8:	83 bf       	out	0x33, r24	; 51

			// go to sleep
			sleep_mode(); // zzzZZZzzzZZZzzzZZZzzz
    15ea:	83 b7       	in	r24, 0x33	; 51
    15ec:	81 60       	ori	r24, 0x01	; 1
    15ee:	83 bf       	out	0x33, r24	; 51
    15f0:	88 95       	sleep
    15f2:	83 b7       	in	r24, 0x33	; 51
    15f4:	8e 7f       	andi	r24, 0xFE	; 254
    15f6:	83 bf       	out	0x33, r24	; 51

			// WOKEN UP!

			#ifdef DEBUG
			setHigh(LED_BLUE_PORT, LED_BLUE_PIN);
    15f8:	5e 9a       	sbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    15fa:	82 e3       	ldi	r24, 0x32	; 50
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
			setLow(LED_BLUE_PORT, LED_BLUE_PIN);
    1602:	5e 98       	cbi	0x0b, 6	; 11
			delay_builtin_ms_(50);
    1604:	82 e3       	ldi	r24, 0x32	; 50
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	0e 94 20 05 	call	0xa40	; 0xa40 <delay_builtin_ms_>
		}

		// (some interrupt happens) and we get into the ISR() of it... after it finishes, we continue here:

		// did charge event happen?
		if(charge_event) {
    160c:	80 91 46 01 	lds	r24, 0x0146	; 0x800146 <charge_event>
    1610:	88 23       	and	r24, r24
    1612:	71 f0       	breq	.+28     	; 0x1630 <main+0x1ca>

			// NOTE: THIS HAS BEEN DISABLED IN MCU INITIALIZATION
			// THIS EVENT WILL NEVER HAPPEN

			// charging
			if( !(BATT_CHRG_PINREG & _BV(BATT_CHRG_PIN)) ) {
    1614:	33 9b       	sbis	0x06, 3	; 6
    1616:	08 c0       	rjmp	.+16     	; 0x1628 <main+0x1c2>
				//set_rtc_speed(0); // 1-sec RTC
			}
			// not charging (anymore)
			else {
				charging_time_sec = 0;
    1618:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <charging_time_sec>
    161c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <charging_time_sec+0x1>
    1620:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <charging_time_sec+0x2>
    1624:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <charging_time_sec+0x3>
			}

			send_telemetry();
    1628:	0e 94 82 08 	call	0x1104	; 0x1104 <send_telemetry>

			charge_event = 0;  // handled
    162c:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <charge_event>
		}

		// did radio packet arrive?
		if(radio_event) {
    1630:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <radio_event>
    1634:	88 23       	and	r24, r24
    1636:	b1 f0       	breq	.+44     	; 0x1664 <main+0x1fe>

			// verify that RF packet arrived and process it
			if( nrf24l01_irq_rx_dr() )
    1638:	0e 94 0a 04 	call	0x814	; 0x814 <nrf24l01_irq_rx_dr>
    163c:	81 11       	cpse	r24, r1
    163e:	0b c0       	rjmp	.+22     	; 0x1656 <main+0x1f0>
    1640:	0f c0       	rjmp	.+30     	; 0x1660 <main+0x1fa>
			{
				while( !( nrf24l01_readregister(NRF24L01_REG_FIFO_STATUS) & NRF24L01_REG_RX_EMPTY) )
				{
					uint8_t rx_buff[32];

					nrf24l01_read(rx_buff);
    1642:	ce 01       	movw	r24, r28
    1644:	06 96       	adiw	r24, 0x06	; 6
    1646:	0e 94 cd 03 	call	0x79a	; 0x79a <nrf24l01_read>
					nrf24l01_irq_clear_rx_dr();
    164a:	0e 94 16 04 	call	0x82c	; 0x82c <nrf24l01_irq_clear_rx_dr>

					process_command(rx_buff);
    164e:	ce 01       	movw	r24, r28
    1650:	06 96       	adiw	r24, 0x06	; 6
    1652:	0e 94 49 09 	call	0x1292	; 0x1292 <process_command>
		if(radio_event) {

			// verify that RF packet arrived and process it
			if( nrf24l01_irq_rx_dr() )
			{
				while( !( nrf24l01_readregister(NRF24L01_REG_FIFO_STATUS) & NRF24L01_REG_RX_EMPTY) )
    1656:	87 e1       	ldi	r24, 0x17	; 23
    1658:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <nrf24l01_readregister>
    165c:	80 ff       	sbrs	r24, 0
    165e:	f1 cf       	rjmp	.-30     	; 0x1642 <main+0x1dc>

					process_command(rx_buff);
				}
			}

			radio_event = 0; // handled
    1660:	10 92 45 01 	sts	0x0145, r1	; 0x800145 <radio_event>
		}

		// RTC has woken us up? every 1 or 8 seconds depending on situation
		if(rtc_event) {
    1664:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <rtc_event>
    1668:	88 23       	and	r24, r24
    166a:	09 f4       	brne	.+2      	; 0x166e <main+0x208>
    166c:	aa cf       	rjmp	.-172    	; 0x15c2 <main+0x15c>
			/*setHigh(LED_RED_PORT, LED_RED_PIN);
			delay_builtin_ms_(60);
			setLow(LED_RED_PORT, LED_RED_PIN);*/

			// send telemetry if it is time and if solar voltage is good
			if(!telemetry_timer_min) {
    166e:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <telemetry_timer_min>
    1672:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <telemetry_timer_min+0x1>
    1676:	a0 91 36 01 	lds	r26, 0x0136	; 0x800136 <telemetry_timer_min+0x2>
    167a:	b0 91 37 01 	lds	r27, 0x0137	; 0x800137 <telemetry_timer_min+0x3>
    167e:	89 2b       	or	r24, r25
    1680:	8a 2b       	or	r24, r26
    1682:	8b 2b       	or	r24, r27
    1684:	a1 f4       	brne	.+40     	; 0x16ae <main+0x248>
				if(read_solar_volt() >= LOWEST_SOLVOLT_GOOD) {
    1686:	0e 94 47 08 	call	0x108e	; 0x108e <read_solar_volt>
    168a:	20 e0       	ldi	r18, 0x00	; 0
    168c:	30 e4       	ldi	r19, 0x40	; 64
    168e:	4c e1       	ldi	r20, 0x1C	; 28
    1690:	55 e4       	ldi	r21, 0x45	; 69
    1692:	0e 94 f1 0c 	call	0x19e2	; 0x19e2 <__gesf2>
    1696:	88 23       	and	r24, r24
    1698:	14 f0       	brlt	.+4      	; 0x169e <main+0x238>
					send_telemetry();
    169a:	0e 94 82 08 	call	0x1104	; 0x1104 <send_telemetry>
				}
				else {
					//set_rtc_speed(1); // 8-sec RTC
				}
				
				telemetry_timer_min = TELEMETRY_MINUTES; // reload for next time
    169e:	c0 92 34 01 	sts	0x0134, r12	; 0x800134 <telemetry_timer_min>
    16a2:	d0 92 35 01 	sts	0x0135, r13	; 0x800135 <telemetry_timer_min+0x1>
    16a6:	e0 92 36 01 	sts	0x0136, r14	; 0x800136 <telemetry_timer_min+0x2>
    16aa:	f0 92 37 01 	sts	0x0137, r15	; 0x800137 <telemetry_timer_min+0x3>
			}

			rtc_event = 0; // handled
    16ae:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <rtc_event>
    16b2:	87 cf       	rjmp	.-242    	; 0x15c2 <main+0x15c>

000016b4 <__subsf3>:
    16b4:	50 58       	subi	r21, 0x80	; 128

000016b6 <__addsf3>:
    16b6:	bb 27       	eor	r27, r27
    16b8:	aa 27       	eor	r26, r26
    16ba:	0e 94 72 0b 	call	0x16e4	; 0x16e4 <__addsf3x>
    16be:	0c 94 b7 0c 	jmp	0x196e	; 0x196e <__fp_round>
    16c2:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__fp_pscA>
    16c6:	38 f0       	brcs	.+14     	; 0x16d6 <__addsf3+0x20>
    16c8:	0e 94 b0 0c 	call	0x1960	; 0x1960 <__fp_pscB>
    16cc:	20 f0       	brcs	.+8      	; 0x16d6 <__addsf3+0x20>
    16ce:	39 f4       	brne	.+14     	; 0x16de <__addsf3+0x28>
    16d0:	9f 3f       	cpi	r25, 0xFF	; 255
    16d2:	19 f4       	brne	.+6      	; 0x16da <__addsf3+0x24>
    16d4:	26 f4       	brtc	.+8      	; 0x16de <__addsf3+0x28>
    16d6:	0c 94 a6 0c 	jmp	0x194c	; 0x194c <__fp_nan>
    16da:	0e f4       	brtc	.+2      	; 0x16de <__addsf3+0x28>
    16dc:	e0 95       	com	r30
    16de:	e7 fb       	bst	r30, 7
    16e0:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__fp_inf>

000016e4 <__addsf3x>:
    16e4:	e9 2f       	mov	r30, r25
    16e6:	0e 94 c8 0c 	call	0x1990	; 0x1990 <__fp_split3>
    16ea:	58 f3       	brcs	.-42     	; 0x16c2 <__addsf3+0xc>
    16ec:	ba 17       	cp	r27, r26
    16ee:	62 07       	cpc	r22, r18
    16f0:	73 07       	cpc	r23, r19
    16f2:	84 07       	cpc	r24, r20
    16f4:	95 07       	cpc	r25, r21
    16f6:	20 f0       	brcs	.+8      	; 0x1700 <__addsf3x+0x1c>
    16f8:	79 f4       	brne	.+30     	; 0x1718 <__addsf3x+0x34>
    16fa:	a6 f5       	brtc	.+104    	; 0x1764 <__addsf3x+0x80>
    16fc:	0c 94 ea 0c 	jmp	0x19d4	; 0x19d4 <__fp_zero>
    1700:	0e f4       	brtc	.+2      	; 0x1704 <__addsf3x+0x20>
    1702:	e0 95       	com	r30
    1704:	0b 2e       	mov	r0, r27
    1706:	ba 2f       	mov	r27, r26
    1708:	a0 2d       	mov	r26, r0
    170a:	0b 01       	movw	r0, r22
    170c:	b9 01       	movw	r22, r18
    170e:	90 01       	movw	r18, r0
    1710:	0c 01       	movw	r0, r24
    1712:	ca 01       	movw	r24, r20
    1714:	a0 01       	movw	r20, r0
    1716:	11 24       	eor	r1, r1
    1718:	ff 27       	eor	r31, r31
    171a:	59 1b       	sub	r21, r25
    171c:	99 f0       	breq	.+38     	; 0x1744 <__addsf3x+0x60>
    171e:	59 3f       	cpi	r21, 0xF9	; 249
    1720:	50 f4       	brcc	.+20     	; 0x1736 <__addsf3x+0x52>
    1722:	50 3e       	cpi	r21, 0xE0	; 224
    1724:	68 f1       	brcs	.+90     	; 0x1780 <__addsf3x+0x9c>
    1726:	1a 16       	cp	r1, r26
    1728:	f0 40       	sbci	r31, 0x00	; 0
    172a:	a2 2f       	mov	r26, r18
    172c:	23 2f       	mov	r18, r19
    172e:	34 2f       	mov	r19, r20
    1730:	44 27       	eor	r20, r20
    1732:	58 5f       	subi	r21, 0xF8	; 248
    1734:	f3 cf       	rjmp	.-26     	; 0x171c <__addsf3x+0x38>
    1736:	46 95       	lsr	r20
    1738:	37 95       	ror	r19
    173a:	27 95       	ror	r18
    173c:	a7 95       	ror	r26
    173e:	f0 40       	sbci	r31, 0x00	; 0
    1740:	53 95       	inc	r21
    1742:	c9 f7       	brne	.-14     	; 0x1736 <__addsf3x+0x52>
    1744:	7e f4       	brtc	.+30     	; 0x1764 <__addsf3x+0x80>
    1746:	1f 16       	cp	r1, r31
    1748:	ba 0b       	sbc	r27, r26
    174a:	62 0b       	sbc	r22, r18
    174c:	73 0b       	sbc	r23, r19
    174e:	84 0b       	sbc	r24, r20
    1750:	ba f0       	brmi	.+46     	; 0x1780 <__addsf3x+0x9c>
    1752:	91 50       	subi	r25, 0x01	; 1
    1754:	a1 f0       	breq	.+40     	; 0x177e <__addsf3x+0x9a>
    1756:	ff 0f       	add	r31, r31
    1758:	bb 1f       	adc	r27, r27
    175a:	66 1f       	adc	r22, r22
    175c:	77 1f       	adc	r23, r23
    175e:	88 1f       	adc	r24, r24
    1760:	c2 f7       	brpl	.-16     	; 0x1752 <__addsf3x+0x6e>
    1762:	0e c0       	rjmp	.+28     	; 0x1780 <__addsf3x+0x9c>
    1764:	ba 0f       	add	r27, r26
    1766:	62 1f       	adc	r22, r18
    1768:	73 1f       	adc	r23, r19
    176a:	84 1f       	adc	r24, r20
    176c:	48 f4       	brcc	.+18     	; 0x1780 <__addsf3x+0x9c>
    176e:	87 95       	ror	r24
    1770:	77 95       	ror	r23
    1772:	67 95       	ror	r22
    1774:	b7 95       	ror	r27
    1776:	f7 95       	ror	r31
    1778:	9e 3f       	cpi	r25, 0xFE	; 254
    177a:	08 f0       	brcs	.+2      	; 0x177e <__addsf3x+0x9a>
    177c:	b0 cf       	rjmp	.-160    	; 0x16de <__addsf3+0x28>
    177e:	93 95       	inc	r25
    1780:	88 0f       	add	r24, r24
    1782:	08 f0       	brcs	.+2      	; 0x1786 <__addsf3x+0xa2>
    1784:	99 27       	eor	r25, r25
    1786:	ee 0f       	add	r30, r30
    1788:	97 95       	ror	r25
    178a:	87 95       	ror	r24
    178c:	08 95       	ret

0000178e <__cmpsf2>:
    178e:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__fp_cmp>
    1792:	08 f4       	brcc	.+2      	; 0x1796 <__cmpsf2+0x8>
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	08 95       	ret

00001798 <__divsf3>:
    1798:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <__divsf3x>
    179c:	0c 94 b7 0c 	jmp	0x196e	; 0x196e <__fp_round>
    17a0:	0e 94 b0 0c 	call	0x1960	; 0x1960 <__fp_pscB>
    17a4:	58 f0       	brcs	.+22     	; 0x17bc <__divsf3+0x24>
    17a6:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__fp_pscA>
    17aa:	40 f0       	brcs	.+16     	; 0x17bc <__divsf3+0x24>
    17ac:	29 f4       	brne	.+10     	; 0x17b8 <__divsf3+0x20>
    17ae:	5f 3f       	cpi	r21, 0xFF	; 255
    17b0:	29 f0       	breq	.+10     	; 0x17bc <__divsf3+0x24>
    17b2:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__fp_inf>
    17b6:	51 11       	cpse	r21, r1
    17b8:	0c 94 eb 0c 	jmp	0x19d6	; 0x19d6 <__fp_szero>
    17bc:	0c 94 a6 0c 	jmp	0x194c	; 0x194c <__fp_nan>

000017c0 <__divsf3x>:
    17c0:	0e 94 c8 0c 	call	0x1990	; 0x1990 <__fp_split3>
    17c4:	68 f3       	brcs	.-38     	; 0x17a0 <__divsf3+0x8>

000017c6 <__divsf3_pse>:
    17c6:	99 23       	and	r25, r25
    17c8:	b1 f3       	breq	.-20     	; 0x17b6 <__divsf3+0x1e>
    17ca:	55 23       	and	r21, r21
    17cc:	91 f3       	breq	.-28     	; 0x17b2 <__divsf3+0x1a>
    17ce:	95 1b       	sub	r25, r21
    17d0:	55 0b       	sbc	r21, r21
    17d2:	bb 27       	eor	r27, r27
    17d4:	aa 27       	eor	r26, r26
    17d6:	62 17       	cp	r22, r18
    17d8:	73 07       	cpc	r23, r19
    17da:	84 07       	cpc	r24, r20
    17dc:	38 f0       	brcs	.+14     	; 0x17ec <__divsf3_pse+0x26>
    17de:	9f 5f       	subi	r25, 0xFF	; 255
    17e0:	5f 4f       	sbci	r21, 0xFF	; 255
    17e2:	22 0f       	add	r18, r18
    17e4:	33 1f       	adc	r19, r19
    17e6:	44 1f       	adc	r20, r20
    17e8:	aa 1f       	adc	r26, r26
    17ea:	a9 f3       	breq	.-22     	; 0x17d6 <__divsf3_pse+0x10>
    17ec:	35 d0       	rcall	.+106    	; 0x1858 <__divsf3_pse+0x92>
    17ee:	0e 2e       	mov	r0, r30
    17f0:	3a f0       	brmi	.+14     	; 0x1800 <__divsf3_pse+0x3a>
    17f2:	e0 e8       	ldi	r30, 0x80	; 128
    17f4:	32 d0       	rcall	.+100    	; 0x185a <__divsf3_pse+0x94>
    17f6:	91 50       	subi	r25, 0x01	; 1
    17f8:	50 40       	sbci	r21, 0x00	; 0
    17fa:	e6 95       	lsr	r30
    17fc:	00 1c       	adc	r0, r0
    17fe:	ca f7       	brpl	.-14     	; 0x17f2 <__divsf3_pse+0x2c>
    1800:	2b d0       	rcall	.+86     	; 0x1858 <__divsf3_pse+0x92>
    1802:	fe 2f       	mov	r31, r30
    1804:	29 d0       	rcall	.+82     	; 0x1858 <__divsf3_pse+0x92>
    1806:	66 0f       	add	r22, r22
    1808:	77 1f       	adc	r23, r23
    180a:	88 1f       	adc	r24, r24
    180c:	bb 1f       	adc	r27, r27
    180e:	26 17       	cp	r18, r22
    1810:	37 07       	cpc	r19, r23
    1812:	48 07       	cpc	r20, r24
    1814:	ab 07       	cpc	r26, r27
    1816:	b0 e8       	ldi	r27, 0x80	; 128
    1818:	09 f0       	breq	.+2      	; 0x181c <__divsf3_pse+0x56>
    181a:	bb 0b       	sbc	r27, r27
    181c:	80 2d       	mov	r24, r0
    181e:	bf 01       	movw	r22, r30
    1820:	ff 27       	eor	r31, r31
    1822:	93 58       	subi	r25, 0x83	; 131
    1824:	5f 4f       	sbci	r21, 0xFF	; 255
    1826:	3a f0       	brmi	.+14     	; 0x1836 <__divsf3_pse+0x70>
    1828:	9e 3f       	cpi	r25, 0xFE	; 254
    182a:	51 05       	cpc	r21, r1
    182c:	78 f0       	brcs	.+30     	; 0x184c <__divsf3_pse+0x86>
    182e:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__fp_inf>
    1832:	0c 94 eb 0c 	jmp	0x19d6	; 0x19d6 <__fp_szero>
    1836:	5f 3f       	cpi	r21, 0xFF	; 255
    1838:	e4 f3       	brlt	.-8      	; 0x1832 <__divsf3_pse+0x6c>
    183a:	98 3e       	cpi	r25, 0xE8	; 232
    183c:	d4 f3       	brlt	.-12     	; 0x1832 <__divsf3_pse+0x6c>
    183e:	86 95       	lsr	r24
    1840:	77 95       	ror	r23
    1842:	67 95       	ror	r22
    1844:	b7 95       	ror	r27
    1846:	f7 95       	ror	r31
    1848:	9f 5f       	subi	r25, 0xFF	; 255
    184a:	c9 f7       	brne	.-14     	; 0x183e <__divsf3_pse+0x78>
    184c:	88 0f       	add	r24, r24
    184e:	91 1d       	adc	r25, r1
    1850:	96 95       	lsr	r25
    1852:	87 95       	ror	r24
    1854:	97 f9       	bld	r25, 7
    1856:	08 95       	ret
    1858:	e1 e0       	ldi	r30, 0x01	; 1
    185a:	66 0f       	add	r22, r22
    185c:	77 1f       	adc	r23, r23
    185e:	88 1f       	adc	r24, r24
    1860:	bb 1f       	adc	r27, r27
    1862:	62 17       	cp	r22, r18
    1864:	73 07       	cpc	r23, r19
    1866:	84 07       	cpc	r24, r20
    1868:	ba 07       	cpc	r27, r26
    186a:	20 f0       	brcs	.+8      	; 0x1874 <__divsf3_pse+0xae>
    186c:	62 1b       	sub	r22, r18
    186e:	73 0b       	sbc	r23, r19
    1870:	84 0b       	sbc	r24, r20
    1872:	ba 0b       	sbc	r27, r26
    1874:	ee 1f       	adc	r30, r30
    1876:	88 f7       	brcc	.-30     	; 0x185a <__divsf3_pse+0x94>
    1878:	e0 95       	com	r30
    187a:	08 95       	ret

0000187c <__floatundisf>:
    187c:	e8 94       	clt

0000187e <__fp_di2sf>:
    187e:	f9 2f       	mov	r31, r25
    1880:	96 eb       	ldi	r25, 0xB6	; 182
    1882:	ff 23       	and	r31, r31
    1884:	81 f0       	breq	.+32     	; 0x18a6 <__fp_di2sf+0x28>
    1886:	12 16       	cp	r1, r18
    1888:	13 06       	cpc	r1, r19
    188a:	14 06       	cpc	r1, r20
    188c:	44 0b       	sbc	r20, r20
    188e:	93 95       	inc	r25
    1890:	f6 95       	lsr	r31
    1892:	87 95       	ror	r24
    1894:	77 95       	ror	r23
    1896:	67 95       	ror	r22
    1898:	57 95       	ror	r21
    189a:	40 40       	sbci	r20, 0x00	; 0
    189c:	ff 23       	and	r31, r31
    189e:	b9 f7       	brne	.-18     	; 0x188e <__fp_di2sf+0x10>
    18a0:	1b c0       	rjmp	.+54     	; 0x18d8 <__fp_di2sf+0x5a>
    18a2:	99 27       	eor	r25, r25
    18a4:	08 95       	ret
    18a6:	88 23       	and	r24, r24
    18a8:	51 f4       	brne	.+20     	; 0x18be <__fp_di2sf+0x40>
    18aa:	98 50       	subi	r25, 0x08	; 8
    18ac:	d2 f7       	brpl	.-12     	; 0x18a2 <__fp_di2sf+0x24>
    18ae:	87 2b       	or	r24, r23
    18b0:	76 2f       	mov	r23, r22
    18b2:	65 2f       	mov	r22, r21
    18b4:	54 2f       	mov	r21, r20
    18b6:	43 2f       	mov	r20, r19
    18b8:	32 2f       	mov	r19, r18
    18ba:	20 e0       	ldi	r18, 0x00	; 0
    18bc:	b1 f3       	breq	.-20     	; 0x18aa <__fp_di2sf+0x2c>
    18be:	12 16       	cp	r1, r18
    18c0:	13 06       	cpc	r1, r19
    18c2:	14 06       	cpc	r1, r20
    18c4:	44 0b       	sbc	r20, r20
    18c6:	88 23       	and	r24, r24
    18c8:	3a f0       	brmi	.+14     	; 0x18d8 <__fp_di2sf+0x5a>
    18ca:	9a 95       	dec	r25
    18cc:	44 0f       	add	r20, r20
    18ce:	55 1f       	adc	r21, r21
    18d0:	66 1f       	adc	r22, r22
    18d2:	77 1f       	adc	r23, r23
    18d4:	88 1f       	adc	r24, r24
    18d6:	ca f7       	brpl	.-14     	; 0x18ca <__fp_di2sf+0x4c>
    18d8:	55 23       	and	r21, r21
    18da:	4a f4       	brpl	.+18     	; 0x18ee <__fp_di2sf+0x70>
    18dc:	44 0f       	add	r20, r20
    18de:	55 1f       	adc	r21, r21
    18e0:	11 f4       	brne	.+4      	; 0x18e6 <__fp_di2sf+0x68>
    18e2:	60 ff       	sbrs	r22, 0
    18e4:	04 c0       	rjmp	.+8      	; 0x18ee <__fp_di2sf+0x70>
    18e6:	6f 5f       	subi	r22, 0xFF	; 255
    18e8:	7f 4f       	sbci	r23, 0xFF	; 255
    18ea:	8f 4f       	sbci	r24, 0xFF	; 255
    18ec:	9f 4f       	sbci	r25, 0xFF	; 255
    18ee:	88 0f       	add	r24, r24
    18f0:	96 95       	lsr	r25
    18f2:	87 95       	ror	r24
    18f4:	97 f9       	bld	r25, 7
    18f6:	08 95       	ret

000018f8 <__fp_cmp>:
    18f8:	99 0f       	add	r25, r25
    18fa:	00 08       	sbc	r0, r0
    18fc:	55 0f       	add	r21, r21
    18fe:	aa 0b       	sbc	r26, r26
    1900:	e0 e8       	ldi	r30, 0x80	; 128
    1902:	fe ef       	ldi	r31, 0xFE	; 254
    1904:	16 16       	cp	r1, r22
    1906:	17 06       	cpc	r1, r23
    1908:	e8 07       	cpc	r30, r24
    190a:	f9 07       	cpc	r31, r25
    190c:	c0 f0       	brcs	.+48     	; 0x193e <__fp_cmp+0x46>
    190e:	12 16       	cp	r1, r18
    1910:	13 06       	cpc	r1, r19
    1912:	e4 07       	cpc	r30, r20
    1914:	f5 07       	cpc	r31, r21
    1916:	98 f0       	brcs	.+38     	; 0x193e <__fp_cmp+0x46>
    1918:	62 1b       	sub	r22, r18
    191a:	73 0b       	sbc	r23, r19
    191c:	84 0b       	sbc	r24, r20
    191e:	95 0b       	sbc	r25, r21
    1920:	39 f4       	brne	.+14     	; 0x1930 <__fp_cmp+0x38>
    1922:	0a 26       	eor	r0, r26
    1924:	61 f0       	breq	.+24     	; 0x193e <__fp_cmp+0x46>
    1926:	23 2b       	or	r18, r19
    1928:	24 2b       	or	r18, r20
    192a:	25 2b       	or	r18, r21
    192c:	21 f4       	brne	.+8      	; 0x1936 <__fp_cmp+0x3e>
    192e:	08 95       	ret
    1930:	0a 26       	eor	r0, r26
    1932:	09 f4       	brne	.+2      	; 0x1936 <__fp_cmp+0x3e>
    1934:	a1 40       	sbci	r26, 0x01	; 1
    1936:	a6 95       	lsr	r26
    1938:	8f ef       	ldi	r24, 0xFF	; 255
    193a:	81 1d       	adc	r24, r1
    193c:	81 1d       	adc	r24, r1
    193e:	08 95       	ret

00001940 <__fp_inf>:
    1940:	97 f9       	bld	r25, 7
    1942:	9f 67       	ori	r25, 0x7F	; 127
    1944:	80 e8       	ldi	r24, 0x80	; 128
    1946:	70 e0       	ldi	r23, 0x00	; 0
    1948:	60 e0       	ldi	r22, 0x00	; 0
    194a:	08 95       	ret

0000194c <__fp_nan>:
    194c:	9f ef       	ldi	r25, 0xFF	; 255
    194e:	80 ec       	ldi	r24, 0xC0	; 192
    1950:	08 95       	ret

00001952 <__fp_pscA>:
    1952:	00 24       	eor	r0, r0
    1954:	0a 94       	dec	r0
    1956:	16 16       	cp	r1, r22
    1958:	17 06       	cpc	r1, r23
    195a:	18 06       	cpc	r1, r24
    195c:	09 06       	cpc	r0, r25
    195e:	08 95       	ret

00001960 <__fp_pscB>:
    1960:	00 24       	eor	r0, r0
    1962:	0a 94       	dec	r0
    1964:	12 16       	cp	r1, r18
    1966:	13 06       	cpc	r1, r19
    1968:	14 06       	cpc	r1, r20
    196a:	05 06       	cpc	r0, r21
    196c:	08 95       	ret

0000196e <__fp_round>:
    196e:	09 2e       	mov	r0, r25
    1970:	03 94       	inc	r0
    1972:	00 0c       	add	r0, r0
    1974:	11 f4       	brne	.+4      	; 0x197a <__fp_round+0xc>
    1976:	88 23       	and	r24, r24
    1978:	52 f0       	brmi	.+20     	; 0x198e <__fp_round+0x20>
    197a:	bb 0f       	add	r27, r27
    197c:	40 f4       	brcc	.+16     	; 0x198e <__fp_round+0x20>
    197e:	bf 2b       	or	r27, r31
    1980:	11 f4       	brne	.+4      	; 0x1986 <__fp_round+0x18>
    1982:	60 ff       	sbrs	r22, 0
    1984:	04 c0       	rjmp	.+8      	; 0x198e <__fp_round+0x20>
    1986:	6f 5f       	subi	r22, 0xFF	; 255
    1988:	7f 4f       	sbci	r23, 0xFF	; 255
    198a:	8f 4f       	sbci	r24, 0xFF	; 255
    198c:	9f 4f       	sbci	r25, 0xFF	; 255
    198e:	08 95       	ret

00001990 <__fp_split3>:
    1990:	57 fd       	sbrc	r21, 7
    1992:	90 58       	subi	r25, 0x80	; 128
    1994:	44 0f       	add	r20, r20
    1996:	55 1f       	adc	r21, r21
    1998:	59 f0       	breq	.+22     	; 0x19b0 <__fp_splitA+0x10>
    199a:	5f 3f       	cpi	r21, 0xFF	; 255
    199c:	71 f0       	breq	.+28     	; 0x19ba <__fp_splitA+0x1a>
    199e:	47 95       	ror	r20

000019a0 <__fp_splitA>:
    19a0:	88 0f       	add	r24, r24
    19a2:	97 fb       	bst	r25, 7
    19a4:	99 1f       	adc	r25, r25
    19a6:	61 f0       	breq	.+24     	; 0x19c0 <__fp_splitA+0x20>
    19a8:	9f 3f       	cpi	r25, 0xFF	; 255
    19aa:	79 f0       	breq	.+30     	; 0x19ca <__fp_splitA+0x2a>
    19ac:	87 95       	ror	r24
    19ae:	08 95       	ret
    19b0:	12 16       	cp	r1, r18
    19b2:	13 06       	cpc	r1, r19
    19b4:	14 06       	cpc	r1, r20
    19b6:	55 1f       	adc	r21, r21
    19b8:	f2 cf       	rjmp	.-28     	; 0x199e <__fp_split3+0xe>
    19ba:	46 95       	lsr	r20
    19bc:	f1 df       	rcall	.-30     	; 0x19a0 <__fp_splitA>
    19be:	08 c0       	rjmp	.+16     	; 0x19d0 <__fp_splitA+0x30>
    19c0:	16 16       	cp	r1, r22
    19c2:	17 06       	cpc	r1, r23
    19c4:	18 06       	cpc	r1, r24
    19c6:	99 1f       	adc	r25, r25
    19c8:	f1 cf       	rjmp	.-30     	; 0x19ac <__fp_splitA+0xc>
    19ca:	86 95       	lsr	r24
    19cc:	71 05       	cpc	r23, r1
    19ce:	61 05       	cpc	r22, r1
    19d0:	08 94       	sec
    19d2:	08 95       	ret

000019d4 <__fp_zero>:
    19d4:	e8 94       	clt

000019d6 <__fp_szero>:
    19d6:	bb 27       	eor	r27, r27
    19d8:	66 27       	eor	r22, r22
    19da:	77 27       	eor	r23, r23
    19dc:	cb 01       	movw	r24, r22
    19de:	97 f9       	bld	r25, 7
    19e0:	08 95       	ret

000019e2 <__gesf2>:
    19e2:	0e 94 7c 0c 	call	0x18f8	; 0x18f8 <__fp_cmp>
    19e6:	08 f4       	brcc	.+2      	; 0x19ea <__gesf2+0x8>
    19e8:	8f ef       	ldi	r24, 0xFF	; 255
    19ea:	08 95       	ret

000019ec <__mulsf3>:
    19ec:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <__mulsf3x>
    19f0:	0c 94 b7 0c 	jmp	0x196e	; 0x196e <__fp_round>
    19f4:	0e 94 a9 0c 	call	0x1952	; 0x1952 <__fp_pscA>
    19f8:	38 f0       	brcs	.+14     	; 0x1a08 <__mulsf3+0x1c>
    19fa:	0e 94 b0 0c 	call	0x1960	; 0x1960 <__fp_pscB>
    19fe:	20 f0       	brcs	.+8      	; 0x1a08 <__mulsf3+0x1c>
    1a00:	95 23       	and	r25, r21
    1a02:	11 f0       	breq	.+4      	; 0x1a08 <__mulsf3+0x1c>
    1a04:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__fp_inf>
    1a08:	0c 94 a6 0c 	jmp	0x194c	; 0x194c <__fp_nan>
    1a0c:	11 24       	eor	r1, r1
    1a0e:	0c 94 eb 0c 	jmp	0x19d6	; 0x19d6 <__fp_szero>

00001a12 <__mulsf3x>:
    1a12:	0e 94 c8 0c 	call	0x1990	; 0x1990 <__fp_split3>
    1a16:	70 f3       	brcs	.-36     	; 0x19f4 <__mulsf3+0x8>

00001a18 <__mulsf3_pse>:
    1a18:	95 9f       	mul	r25, r21
    1a1a:	c1 f3       	breq	.-16     	; 0x1a0c <__mulsf3+0x20>
    1a1c:	95 0f       	add	r25, r21
    1a1e:	50 e0       	ldi	r21, 0x00	; 0
    1a20:	55 1f       	adc	r21, r21
    1a22:	62 9f       	mul	r22, r18
    1a24:	f0 01       	movw	r30, r0
    1a26:	72 9f       	mul	r23, r18
    1a28:	bb 27       	eor	r27, r27
    1a2a:	f0 0d       	add	r31, r0
    1a2c:	b1 1d       	adc	r27, r1
    1a2e:	63 9f       	mul	r22, r19
    1a30:	aa 27       	eor	r26, r26
    1a32:	f0 0d       	add	r31, r0
    1a34:	b1 1d       	adc	r27, r1
    1a36:	aa 1f       	adc	r26, r26
    1a38:	64 9f       	mul	r22, r20
    1a3a:	66 27       	eor	r22, r22
    1a3c:	b0 0d       	add	r27, r0
    1a3e:	a1 1d       	adc	r26, r1
    1a40:	66 1f       	adc	r22, r22
    1a42:	82 9f       	mul	r24, r18
    1a44:	22 27       	eor	r18, r18
    1a46:	b0 0d       	add	r27, r0
    1a48:	a1 1d       	adc	r26, r1
    1a4a:	62 1f       	adc	r22, r18
    1a4c:	73 9f       	mul	r23, r19
    1a4e:	b0 0d       	add	r27, r0
    1a50:	a1 1d       	adc	r26, r1
    1a52:	62 1f       	adc	r22, r18
    1a54:	83 9f       	mul	r24, r19
    1a56:	a0 0d       	add	r26, r0
    1a58:	61 1d       	adc	r22, r1
    1a5a:	22 1f       	adc	r18, r18
    1a5c:	74 9f       	mul	r23, r20
    1a5e:	33 27       	eor	r19, r19
    1a60:	a0 0d       	add	r26, r0
    1a62:	61 1d       	adc	r22, r1
    1a64:	23 1f       	adc	r18, r19
    1a66:	84 9f       	mul	r24, r20
    1a68:	60 0d       	add	r22, r0
    1a6a:	21 1d       	adc	r18, r1
    1a6c:	82 2f       	mov	r24, r18
    1a6e:	76 2f       	mov	r23, r22
    1a70:	6a 2f       	mov	r22, r26
    1a72:	11 24       	eor	r1, r1
    1a74:	9f 57       	subi	r25, 0x7F	; 127
    1a76:	50 40       	sbci	r21, 0x00	; 0
    1a78:	9a f0       	brmi	.+38     	; 0x1aa0 <__mulsf3_pse+0x88>
    1a7a:	f1 f0       	breq	.+60     	; 0x1ab8 <__mulsf3_pse+0xa0>
    1a7c:	88 23       	and	r24, r24
    1a7e:	4a f0       	brmi	.+18     	; 0x1a92 <__mulsf3_pse+0x7a>
    1a80:	ee 0f       	add	r30, r30
    1a82:	ff 1f       	adc	r31, r31
    1a84:	bb 1f       	adc	r27, r27
    1a86:	66 1f       	adc	r22, r22
    1a88:	77 1f       	adc	r23, r23
    1a8a:	88 1f       	adc	r24, r24
    1a8c:	91 50       	subi	r25, 0x01	; 1
    1a8e:	50 40       	sbci	r21, 0x00	; 0
    1a90:	a9 f7       	brne	.-22     	; 0x1a7c <__mulsf3_pse+0x64>
    1a92:	9e 3f       	cpi	r25, 0xFE	; 254
    1a94:	51 05       	cpc	r21, r1
    1a96:	80 f0       	brcs	.+32     	; 0x1ab8 <__mulsf3_pse+0xa0>
    1a98:	0c 94 a0 0c 	jmp	0x1940	; 0x1940 <__fp_inf>
    1a9c:	0c 94 eb 0c 	jmp	0x19d6	; 0x19d6 <__fp_szero>
    1aa0:	5f 3f       	cpi	r21, 0xFF	; 255
    1aa2:	e4 f3       	brlt	.-8      	; 0x1a9c <__mulsf3_pse+0x84>
    1aa4:	98 3e       	cpi	r25, 0xE8	; 232
    1aa6:	d4 f3       	brlt	.-12     	; 0x1a9c <__mulsf3_pse+0x84>
    1aa8:	86 95       	lsr	r24
    1aaa:	77 95       	ror	r23
    1aac:	67 95       	ror	r22
    1aae:	b7 95       	ror	r27
    1ab0:	f7 95       	ror	r31
    1ab2:	e7 95       	ror	r30
    1ab4:	9f 5f       	subi	r25, 0xFF	; 255
    1ab6:	c1 f7       	brne	.-16     	; 0x1aa8 <__mulsf3_pse+0x90>
    1ab8:	fe 2b       	or	r31, r30
    1aba:	88 0f       	add	r24, r24
    1abc:	91 1d       	adc	r25, r1
    1abe:	96 95       	lsr	r25
    1ac0:	87 95       	ror	r24
    1ac2:	97 f9       	bld	r25, 7
    1ac4:	08 95       	ret

00001ac6 <vfprintf>:
    1ac6:	a0 e1       	ldi	r26, 0x10	; 16
    1ac8:	b0 e0       	ldi	r27, 0x00	; 0
    1aca:	e9 e6       	ldi	r30, 0x69	; 105
    1acc:	fd e0       	ldi	r31, 0x0D	; 13
    1ace:	0c 94 70 11 	jmp	0x22e0	; 0x22e0 <__prologue_saves__>
    1ad2:	7c 01       	movw	r14, r24
    1ad4:	1b 01       	movw	r2, r22
    1ad6:	6a 01       	movw	r12, r20
    1ad8:	fc 01       	movw	r30, r24
    1ada:	17 82       	std	Z+7, r1	; 0x07
    1adc:	16 82       	std	Z+6, r1	; 0x06
    1ade:	83 81       	ldd	r24, Z+3	; 0x03
    1ae0:	81 ff       	sbrs	r24, 1
    1ae2:	44 c3       	rjmp	.+1672   	; 0x216c <vfprintf+0x6a6>
    1ae4:	9e 01       	movw	r18, r28
    1ae6:	2f 5f       	subi	r18, 0xFF	; 255
    1ae8:	3f 4f       	sbci	r19, 0xFF	; 255
    1aea:	39 01       	movw	r6, r18
    1aec:	f7 01       	movw	r30, r14
    1aee:	93 81       	ldd	r25, Z+3	; 0x03
    1af0:	f1 01       	movw	r30, r2
    1af2:	93 fd       	sbrc	r25, 3
    1af4:	85 91       	lpm	r24, Z+
    1af6:	93 ff       	sbrs	r25, 3
    1af8:	81 91       	ld	r24, Z+
    1afa:	1f 01       	movw	r2, r30
    1afc:	88 23       	and	r24, r24
    1afe:	09 f4       	brne	.+2      	; 0x1b02 <vfprintf+0x3c>
    1b00:	31 c3       	rjmp	.+1634   	; 0x2164 <vfprintf+0x69e>
    1b02:	85 32       	cpi	r24, 0x25	; 37
    1b04:	39 f4       	brne	.+14     	; 0x1b14 <vfprintf+0x4e>
    1b06:	93 fd       	sbrc	r25, 3
    1b08:	85 91       	lpm	r24, Z+
    1b0a:	93 ff       	sbrs	r25, 3
    1b0c:	81 91       	ld	r24, Z+
    1b0e:	1f 01       	movw	r2, r30
    1b10:	85 32       	cpi	r24, 0x25	; 37
    1b12:	39 f4       	brne	.+14     	; 0x1b22 <vfprintf+0x5c>
    1b14:	b7 01       	movw	r22, r14
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1b1c:	56 01       	movw	r10, r12
    1b1e:	65 01       	movw	r12, r10
    1b20:	e5 cf       	rjmp	.-54     	; 0x1aec <vfprintf+0x26>
    1b22:	10 e0       	ldi	r17, 0x00	; 0
    1b24:	51 2c       	mov	r5, r1
    1b26:	91 2c       	mov	r9, r1
    1b28:	ff e1       	ldi	r31, 0x1F	; 31
    1b2a:	f9 15       	cp	r31, r9
    1b2c:	d8 f0       	brcs	.+54     	; 0x1b64 <vfprintf+0x9e>
    1b2e:	8b 32       	cpi	r24, 0x2B	; 43
    1b30:	79 f0       	breq	.+30     	; 0x1b50 <vfprintf+0x8a>
    1b32:	38 f4       	brcc	.+14     	; 0x1b42 <vfprintf+0x7c>
    1b34:	80 32       	cpi	r24, 0x20	; 32
    1b36:	79 f0       	breq	.+30     	; 0x1b56 <vfprintf+0x90>
    1b38:	83 32       	cpi	r24, 0x23	; 35
    1b3a:	a1 f4       	brne	.+40     	; 0x1b64 <vfprintf+0x9e>
    1b3c:	f9 2d       	mov	r31, r9
    1b3e:	f0 61       	ori	r31, 0x10	; 16
    1b40:	2e c0       	rjmp	.+92     	; 0x1b9e <vfprintf+0xd8>
    1b42:	8d 32       	cpi	r24, 0x2D	; 45
    1b44:	61 f0       	breq	.+24     	; 0x1b5e <vfprintf+0x98>
    1b46:	80 33       	cpi	r24, 0x30	; 48
    1b48:	69 f4       	brne	.+26     	; 0x1b64 <vfprintf+0x9e>
    1b4a:	29 2d       	mov	r18, r9
    1b4c:	21 60       	ori	r18, 0x01	; 1
    1b4e:	2d c0       	rjmp	.+90     	; 0x1baa <vfprintf+0xe4>
    1b50:	39 2d       	mov	r19, r9
    1b52:	32 60       	ori	r19, 0x02	; 2
    1b54:	93 2e       	mov	r9, r19
    1b56:	89 2d       	mov	r24, r9
    1b58:	84 60       	ori	r24, 0x04	; 4
    1b5a:	98 2e       	mov	r9, r24
    1b5c:	2a c0       	rjmp	.+84     	; 0x1bb2 <vfprintf+0xec>
    1b5e:	e9 2d       	mov	r30, r9
    1b60:	e8 60       	ori	r30, 0x08	; 8
    1b62:	15 c0       	rjmp	.+42     	; 0x1b8e <vfprintf+0xc8>
    1b64:	97 fc       	sbrc	r9, 7
    1b66:	2d c0       	rjmp	.+90     	; 0x1bc2 <vfprintf+0xfc>
    1b68:	20 ed       	ldi	r18, 0xD0	; 208
    1b6a:	28 0f       	add	r18, r24
    1b6c:	2a 30       	cpi	r18, 0x0A	; 10
    1b6e:	88 f4       	brcc	.+34     	; 0x1b92 <vfprintf+0xcc>
    1b70:	96 fe       	sbrs	r9, 6
    1b72:	06 c0       	rjmp	.+12     	; 0x1b80 <vfprintf+0xba>
    1b74:	3a e0       	ldi	r19, 0x0A	; 10
    1b76:	13 9f       	mul	r17, r19
    1b78:	20 0d       	add	r18, r0
    1b7a:	11 24       	eor	r1, r1
    1b7c:	12 2f       	mov	r17, r18
    1b7e:	19 c0       	rjmp	.+50     	; 0x1bb2 <vfprintf+0xec>
    1b80:	8a e0       	ldi	r24, 0x0A	; 10
    1b82:	58 9e       	mul	r5, r24
    1b84:	20 0d       	add	r18, r0
    1b86:	11 24       	eor	r1, r1
    1b88:	52 2e       	mov	r5, r18
    1b8a:	e9 2d       	mov	r30, r9
    1b8c:	e0 62       	ori	r30, 0x20	; 32
    1b8e:	9e 2e       	mov	r9, r30
    1b90:	10 c0       	rjmp	.+32     	; 0x1bb2 <vfprintf+0xec>
    1b92:	8e 32       	cpi	r24, 0x2E	; 46
    1b94:	31 f4       	brne	.+12     	; 0x1ba2 <vfprintf+0xdc>
    1b96:	96 fc       	sbrc	r9, 6
    1b98:	e5 c2       	rjmp	.+1482   	; 0x2164 <vfprintf+0x69e>
    1b9a:	f9 2d       	mov	r31, r9
    1b9c:	f0 64       	ori	r31, 0x40	; 64
    1b9e:	9f 2e       	mov	r9, r31
    1ba0:	08 c0       	rjmp	.+16     	; 0x1bb2 <vfprintf+0xec>
    1ba2:	8c 36       	cpi	r24, 0x6C	; 108
    1ba4:	21 f4       	brne	.+8      	; 0x1bae <vfprintf+0xe8>
    1ba6:	29 2d       	mov	r18, r9
    1ba8:	20 68       	ori	r18, 0x80	; 128
    1baa:	92 2e       	mov	r9, r18
    1bac:	02 c0       	rjmp	.+4      	; 0x1bb2 <vfprintf+0xec>
    1bae:	88 36       	cpi	r24, 0x68	; 104
    1bb0:	41 f4       	brne	.+16     	; 0x1bc2 <vfprintf+0xfc>
    1bb2:	f1 01       	movw	r30, r2
    1bb4:	93 fd       	sbrc	r25, 3
    1bb6:	85 91       	lpm	r24, Z+
    1bb8:	93 ff       	sbrs	r25, 3
    1bba:	81 91       	ld	r24, Z+
    1bbc:	1f 01       	movw	r2, r30
    1bbe:	81 11       	cpse	r24, r1
    1bc0:	b3 cf       	rjmp	.-154    	; 0x1b28 <vfprintf+0x62>
    1bc2:	9b eb       	ldi	r25, 0xBB	; 187
    1bc4:	98 0f       	add	r25, r24
    1bc6:	93 30       	cpi	r25, 0x03	; 3
    1bc8:	20 f4       	brcc	.+8      	; 0x1bd2 <vfprintf+0x10c>
    1bca:	99 2d       	mov	r25, r9
    1bcc:	90 61       	ori	r25, 0x10	; 16
    1bce:	80 5e       	subi	r24, 0xE0	; 224
    1bd0:	07 c0       	rjmp	.+14     	; 0x1be0 <vfprintf+0x11a>
    1bd2:	9b e9       	ldi	r25, 0x9B	; 155
    1bd4:	98 0f       	add	r25, r24
    1bd6:	93 30       	cpi	r25, 0x03	; 3
    1bd8:	08 f0       	brcs	.+2      	; 0x1bdc <vfprintf+0x116>
    1bda:	66 c1       	rjmp	.+716    	; 0x1ea8 <vfprintf+0x3e2>
    1bdc:	99 2d       	mov	r25, r9
    1bde:	9f 7e       	andi	r25, 0xEF	; 239
    1be0:	96 ff       	sbrs	r25, 6
    1be2:	16 e0       	ldi	r17, 0x06	; 6
    1be4:	9f 73       	andi	r25, 0x3F	; 63
    1be6:	99 2e       	mov	r9, r25
    1be8:	85 36       	cpi	r24, 0x65	; 101
    1bea:	19 f4       	brne	.+6      	; 0x1bf2 <vfprintf+0x12c>
    1bec:	90 64       	ori	r25, 0x40	; 64
    1bee:	99 2e       	mov	r9, r25
    1bf0:	08 c0       	rjmp	.+16     	; 0x1c02 <vfprintf+0x13c>
    1bf2:	86 36       	cpi	r24, 0x66	; 102
    1bf4:	21 f4       	brne	.+8      	; 0x1bfe <vfprintf+0x138>
    1bf6:	39 2f       	mov	r19, r25
    1bf8:	30 68       	ori	r19, 0x80	; 128
    1bfa:	93 2e       	mov	r9, r19
    1bfc:	02 c0       	rjmp	.+4      	; 0x1c02 <vfprintf+0x13c>
    1bfe:	11 11       	cpse	r17, r1
    1c00:	11 50       	subi	r17, 0x01	; 1
    1c02:	97 fe       	sbrs	r9, 7
    1c04:	07 c0       	rjmp	.+14     	; 0x1c14 <vfprintf+0x14e>
    1c06:	1c 33       	cpi	r17, 0x3C	; 60
    1c08:	50 f4       	brcc	.+20     	; 0x1c1e <vfprintf+0x158>
    1c0a:	44 24       	eor	r4, r4
    1c0c:	43 94       	inc	r4
    1c0e:	41 0e       	add	r4, r17
    1c10:	27 e0       	ldi	r18, 0x07	; 7
    1c12:	0b c0       	rjmp	.+22     	; 0x1c2a <vfprintf+0x164>
    1c14:	18 30       	cpi	r17, 0x08	; 8
    1c16:	38 f0       	brcs	.+14     	; 0x1c26 <vfprintf+0x160>
    1c18:	27 e0       	ldi	r18, 0x07	; 7
    1c1a:	17 e0       	ldi	r17, 0x07	; 7
    1c1c:	05 c0       	rjmp	.+10     	; 0x1c28 <vfprintf+0x162>
    1c1e:	27 e0       	ldi	r18, 0x07	; 7
    1c20:	9c e3       	ldi	r25, 0x3C	; 60
    1c22:	49 2e       	mov	r4, r25
    1c24:	02 c0       	rjmp	.+4      	; 0x1c2a <vfprintf+0x164>
    1c26:	21 2f       	mov	r18, r17
    1c28:	41 2c       	mov	r4, r1
    1c2a:	56 01       	movw	r10, r12
    1c2c:	84 e0       	ldi	r24, 0x04	; 4
    1c2e:	a8 0e       	add	r10, r24
    1c30:	b1 1c       	adc	r11, r1
    1c32:	f6 01       	movw	r30, r12
    1c34:	60 81       	ld	r22, Z
    1c36:	71 81       	ldd	r23, Z+1	; 0x01
    1c38:	82 81       	ldd	r24, Z+2	; 0x02
    1c3a:	93 81       	ldd	r25, Z+3	; 0x03
    1c3c:	04 2d       	mov	r16, r4
    1c3e:	a3 01       	movw	r20, r6
    1c40:	0e 94 0e 12 	call	0x241c	; 0x241c <__ftoa_engine>
    1c44:	6c 01       	movw	r12, r24
    1c46:	f9 81       	ldd	r31, Y+1	; 0x01
    1c48:	fc 87       	std	Y+12, r31	; 0x0c
    1c4a:	f0 ff       	sbrs	r31, 0
    1c4c:	02 c0       	rjmp	.+4      	; 0x1c52 <vfprintf+0x18c>
    1c4e:	f3 ff       	sbrs	r31, 3
    1c50:	06 c0       	rjmp	.+12     	; 0x1c5e <vfprintf+0x198>
    1c52:	91 fc       	sbrc	r9, 1
    1c54:	06 c0       	rjmp	.+12     	; 0x1c62 <vfprintf+0x19c>
    1c56:	92 fe       	sbrs	r9, 2
    1c58:	06 c0       	rjmp	.+12     	; 0x1c66 <vfprintf+0x1a0>
    1c5a:	00 e2       	ldi	r16, 0x20	; 32
    1c5c:	05 c0       	rjmp	.+10     	; 0x1c68 <vfprintf+0x1a2>
    1c5e:	0d e2       	ldi	r16, 0x2D	; 45
    1c60:	03 c0       	rjmp	.+6      	; 0x1c68 <vfprintf+0x1a2>
    1c62:	0b e2       	ldi	r16, 0x2B	; 43
    1c64:	01 c0       	rjmp	.+2      	; 0x1c68 <vfprintf+0x1a2>
    1c66:	00 e0       	ldi	r16, 0x00	; 0
    1c68:	8c 85       	ldd	r24, Y+12	; 0x0c
    1c6a:	8c 70       	andi	r24, 0x0C	; 12
    1c6c:	19 f0       	breq	.+6      	; 0x1c74 <vfprintf+0x1ae>
    1c6e:	01 11       	cpse	r16, r1
    1c70:	5a c2       	rjmp	.+1204   	; 0x2126 <vfprintf+0x660>
    1c72:	9b c2       	rjmp	.+1334   	; 0x21aa <vfprintf+0x6e4>
    1c74:	97 fe       	sbrs	r9, 7
    1c76:	10 c0       	rjmp	.+32     	; 0x1c98 <vfprintf+0x1d2>
    1c78:	4c 0c       	add	r4, r12
    1c7a:	fc 85       	ldd	r31, Y+12	; 0x0c
    1c7c:	f4 ff       	sbrs	r31, 4
    1c7e:	04 c0       	rjmp	.+8      	; 0x1c88 <vfprintf+0x1c2>
    1c80:	8a 81       	ldd	r24, Y+2	; 0x02
    1c82:	81 33       	cpi	r24, 0x31	; 49
    1c84:	09 f4       	brne	.+2      	; 0x1c88 <vfprintf+0x1c2>
    1c86:	4a 94       	dec	r4
    1c88:	14 14       	cp	r1, r4
    1c8a:	74 f5       	brge	.+92     	; 0x1ce8 <vfprintf+0x222>
    1c8c:	28 e0       	ldi	r18, 0x08	; 8
    1c8e:	24 15       	cp	r18, r4
    1c90:	78 f5       	brcc	.+94     	; 0x1cf0 <vfprintf+0x22a>
    1c92:	88 e0       	ldi	r24, 0x08	; 8
    1c94:	48 2e       	mov	r4, r24
    1c96:	2c c0       	rjmp	.+88     	; 0x1cf0 <vfprintf+0x22a>
    1c98:	96 fc       	sbrc	r9, 6
    1c9a:	2a c0       	rjmp	.+84     	; 0x1cf0 <vfprintf+0x22a>
    1c9c:	81 2f       	mov	r24, r17
    1c9e:	90 e0       	ldi	r25, 0x00	; 0
    1ca0:	8c 15       	cp	r24, r12
    1ca2:	9d 05       	cpc	r25, r13
    1ca4:	9c f0       	brlt	.+38     	; 0x1ccc <vfprintf+0x206>
    1ca6:	3c ef       	ldi	r19, 0xFC	; 252
    1ca8:	c3 16       	cp	r12, r19
    1caa:	3f ef       	ldi	r19, 0xFF	; 255
    1cac:	d3 06       	cpc	r13, r19
    1cae:	74 f0       	brlt	.+28     	; 0x1ccc <vfprintf+0x206>
    1cb0:	89 2d       	mov	r24, r9
    1cb2:	80 68       	ori	r24, 0x80	; 128
    1cb4:	98 2e       	mov	r9, r24
    1cb6:	0a c0       	rjmp	.+20     	; 0x1ccc <vfprintf+0x206>
    1cb8:	e2 e0       	ldi	r30, 0x02	; 2
    1cba:	f0 e0       	ldi	r31, 0x00	; 0
    1cbc:	ec 0f       	add	r30, r28
    1cbe:	fd 1f       	adc	r31, r29
    1cc0:	e1 0f       	add	r30, r17
    1cc2:	f1 1d       	adc	r31, r1
    1cc4:	80 81       	ld	r24, Z
    1cc6:	80 33       	cpi	r24, 0x30	; 48
    1cc8:	19 f4       	brne	.+6      	; 0x1cd0 <vfprintf+0x20a>
    1cca:	11 50       	subi	r17, 0x01	; 1
    1ccc:	11 11       	cpse	r17, r1
    1cce:	f4 cf       	rjmp	.-24     	; 0x1cb8 <vfprintf+0x1f2>
    1cd0:	97 fe       	sbrs	r9, 7
    1cd2:	0e c0       	rjmp	.+28     	; 0x1cf0 <vfprintf+0x22a>
    1cd4:	44 24       	eor	r4, r4
    1cd6:	43 94       	inc	r4
    1cd8:	41 0e       	add	r4, r17
    1cda:	81 2f       	mov	r24, r17
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	c8 16       	cp	r12, r24
    1ce0:	d9 06       	cpc	r13, r25
    1ce2:	2c f4       	brge	.+10     	; 0x1cee <vfprintf+0x228>
    1ce4:	1c 19       	sub	r17, r12
    1ce6:	04 c0       	rjmp	.+8      	; 0x1cf0 <vfprintf+0x22a>
    1ce8:	44 24       	eor	r4, r4
    1cea:	43 94       	inc	r4
    1cec:	01 c0       	rjmp	.+2      	; 0x1cf0 <vfprintf+0x22a>
    1cee:	10 e0       	ldi	r17, 0x00	; 0
    1cf0:	97 fe       	sbrs	r9, 7
    1cf2:	06 c0       	rjmp	.+12     	; 0x1d00 <vfprintf+0x23a>
    1cf4:	1c 14       	cp	r1, r12
    1cf6:	1d 04       	cpc	r1, r13
    1cf8:	34 f4       	brge	.+12     	; 0x1d06 <vfprintf+0x240>
    1cfa:	c6 01       	movw	r24, r12
    1cfc:	01 96       	adiw	r24, 0x01	; 1
    1cfe:	05 c0       	rjmp	.+10     	; 0x1d0a <vfprintf+0x244>
    1d00:	85 e0       	ldi	r24, 0x05	; 5
    1d02:	90 e0       	ldi	r25, 0x00	; 0
    1d04:	02 c0       	rjmp	.+4      	; 0x1d0a <vfprintf+0x244>
    1d06:	81 e0       	ldi	r24, 0x01	; 1
    1d08:	90 e0       	ldi	r25, 0x00	; 0
    1d0a:	01 11       	cpse	r16, r1
    1d0c:	01 96       	adiw	r24, 0x01	; 1
    1d0e:	11 23       	and	r17, r17
    1d10:	31 f0       	breq	.+12     	; 0x1d1e <vfprintf+0x258>
    1d12:	21 2f       	mov	r18, r17
    1d14:	30 e0       	ldi	r19, 0x00	; 0
    1d16:	2f 5f       	subi	r18, 0xFF	; 255
    1d18:	3f 4f       	sbci	r19, 0xFF	; 255
    1d1a:	82 0f       	add	r24, r18
    1d1c:	93 1f       	adc	r25, r19
    1d1e:	25 2d       	mov	r18, r5
    1d20:	30 e0       	ldi	r19, 0x00	; 0
    1d22:	82 17       	cp	r24, r18
    1d24:	93 07       	cpc	r25, r19
    1d26:	14 f4       	brge	.+4      	; 0x1d2c <vfprintf+0x266>
    1d28:	58 1a       	sub	r5, r24
    1d2a:	01 c0       	rjmp	.+2      	; 0x1d2e <vfprintf+0x268>
    1d2c:	51 2c       	mov	r5, r1
    1d2e:	89 2d       	mov	r24, r9
    1d30:	89 70       	andi	r24, 0x09	; 9
    1d32:	49 f4       	brne	.+18     	; 0x1d46 <vfprintf+0x280>
    1d34:	55 20       	and	r5, r5
    1d36:	39 f0       	breq	.+14     	; 0x1d46 <vfprintf+0x280>
    1d38:	b7 01       	movw	r22, r14
    1d3a:	80 e2       	ldi	r24, 0x20	; 32
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1d42:	5a 94       	dec	r5
    1d44:	f7 cf       	rjmp	.-18     	; 0x1d34 <vfprintf+0x26e>
    1d46:	00 23       	and	r16, r16
    1d48:	29 f0       	breq	.+10     	; 0x1d54 <vfprintf+0x28e>
    1d4a:	b7 01       	movw	r22, r14
    1d4c:	80 2f       	mov	r24, r16
    1d4e:	90 e0       	ldi	r25, 0x00	; 0
    1d50:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1d54:	93 fc       	sbrc	r9, 3
    1d56:	09 c0       	rjmp	.+18     	; 0x1d6a <vfprintf+0x2a4>
    1d58:	55 20       	and	r5, r5
    1d5a:	39 f0       	breq	.+14     	; 0x1d6a <vfprintf+0x2a4>
    1d5c:	b7 01       	movw	r22, r14
    1d5e:	80 e3       	ldi	r24, 0x30	; 48
    1d60:	90 e0       	ldi	r25, 0x00	; 0
    1d62:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1d66:	5a 94       	dec	r5
    1d68:	f7 cf       	rjmp	.-18     	; 0x1d58 <vfprintf+0x292>
    1d6a:	97 fe       	sbrs	r9, 7
    1d6c:	4c c0       	rjmp	.+152    	; 0x1e06 <vfprintf+0x340>
    1d6e:	46 01       	movw	r8, r12
    1d70:	d7 fe       	sbrs	r13, 7
    1d72:	02 c0       	rjmp	.+4      	; 0x1d78 <vfprintf+0x2b2>
    1d74:	81 2c       	mov	r8, r1
    1d76:	91 2c       	mov	r9, r1
    1d78:	c6 01       	movw	r24, r12
    1d7a:	88 19       	sub	r24, r8
    1d7c:	99 09       	sbc	r25, r9
    1d7e:	f3 01       	movw	r30, r6
    1d80:	e8 0f       	add	r30, r24
    1d82:	f9 1f       	adc	r31, r25
    1d84:	fe 87       	std	Y+14, r31	; 0x0e
    1d86:	ed 87       	std	Y+13, r30	; 0x0d
    1d88:	96 01       	movw	r18, r12
    1d8a:	24 19       	sub	r18, r4
    1d8c:	31 09       	sbc	r19, r1
    1d8e:	38 8b       	std	Y+16, r19	; 0x10
    1d90:	2f 87       	std	Y+15, r18	; 0x0f
    1d92:	01 2f       	mov	r16, r17
    1d94:	10 e0       	ldi	r17, 0x00	; 0
    1d96:	11 95       	neg	r17
    1d98:	01 95       	neg	r16
    1d9a:	11 09       	sbc	r17, r1
    1d9c:	3f ef       	ldi	r19, 0xFF	; 255
    1d9e:	83 16       	cp	r8, r19
    1da0:	93 06       	cpc	r9, r19
    1da2:	29 f4       	brne	.+10     	; 0x1dae <vfprintf+0x2e8>
    1da4:	b7 01       	movw	r22, r14
    1da6:	8e e2       	ldi	r24, 0x2E	; 46
    1da8:	90 e0       	ldi	r25, 0x00	; 0
    1daa:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1dae:	c8 14       	cp	r12, r8
    1db0:	d9 04       	cpc	r13, r9
    1db2:	4c f0       	brlt	.+18     	; 0x1dc6 <vfprintf+0x300>
    1db4:	8f 85       	ldd	r24, Y+15	; 0x0f
    1db6:	98 89       	ldd	r25, Y+16	; 0x10
    1db8:	88 15       	cp	r24, r8
    1dba:	99 05       	cpc	r25, r9
    1dbc:	24 f4       	brge	.+8      	; 0x1dc6 <vfprintf+0x300>
    1dbe:	ed 85       	ldd	r30, Y+13	; 0x0d
    1dc0:	fe 85       	ldd	r31, Y+14	; 0x0e
    1dc2:	81 81       	ldd	r24, Z+1	; 0x01
    1dc4:	01 c0       	rjmp	.+2      	; 0x1dc8 <vfprintf+0x302>
    1dc6:	80 e3       	ldi	r24, 0x30	; 48
    1dc8:	f1 e0       	ldi	r31, 0x01	; 1
    1dca:	8f 1a       	sub	r8, r31
    1dcc:	91 08       	sbc	r9, r1
    1dce:	2d 85       	ldd	r18, Y+13	; 0x0d
    1dd0:	3e 85       	ldd	r19, Y+14	; 0x0e
    1dd2:	2f 5f       	subi	r18, 0xFF	; 255
    1dd4:	3f 4f       	sbci	r19, 0xFF	; 255
    1dd6:	3e 87       	std	Y+14, r19	; 0x0e
    1dd8:	2d 87       	std	Y+13, r18	; 0x0d
    1dda:	80 16       	cp	r8, r16
    1ddc:	91 06       	cpc	r9, r17
    1dde:	2c f0       	brlt	.+10     	; 0x1dea <vfprintf+0x324>
    1de0:	b7 01       	movw	r22, r14
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1de8:	d9 cf       	rjmp	.-78     	; 0x1d9c <vfprintf+0x2d6>
    1dea:	c8 14       	cp	r12, r8
    1dec:	d9 04       	cpc	r13, r9
    1dee:	41 f4       	brne	.+16     	; 0x1e00 <vfprintf+0x33a>
    1df0:	9a 81       	ldd	r25, Y+2	; 0x02
    1df2:	96 33       	cpi	r25, 0x36	; 54
    1df4:	20 f4       	brcc	.+8      	; 0x1dfe <vfprintf+0x338>
    1df6:	95 33       	cpi	r25, 0x35	; 53
    1df8:	19 f4       	brne	.+6      	; 0x1e00 <vfprintf+0x33a>
    1dfa:	3c 85       	ldd	r19, Y+12	; 0x0c
    1dfc:	34 ff       	sbrs	r19, 4
    1dfe:	81 e3       	ldi	r24, 0x31	; 49
    1e00:	b7 01       	movw	r22, r14
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	4e c0       	rjmp	.+156    	; 0x1ea2 <vfprintf+0x3dc>
    1e06:	8a 81       	ldd	r24, Y+2	; 0x02
    1e08:	81 33       	cpi	r24, 0x31	; 49
    1e0a:	19 f0       	breq	.+6      	; 0x1e12 <vfprintf+0x34c>
    1e0c:	9c 85       	ldd	r25, Y+12	; 0x0c
    1e0e:	9f 7e       	andi	r25, 0xEF	; 239
    1e10:	9c 87       	std	Y+12, r25	; 0x0c
    1e12:	b7 01       	movw	r22, r14
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1e1a:	11 11       	cpse	r17, r1
    1e1c:	05 c0       	rjmp	.+10     	; 0x1e28 <vfprintf+0x362>
    1e1e:	94 fc       	sbrc	r9, 4
    1e20:	18 c0       	rjmp	.+48     	; 0x1e52 <vfprintf+0x38c>
    1e22:	85 e6       	ldi	r24, 0x65	; 101
    1e24:	90 e0       	ldi	r25, 0x00	; 0
    1e26:	17 c0       	rjmp	.+46     	; 0x1e56 <vfprintf+0x390>
    1e28:	b7 01       	movw	r22, r14
    1e2a:	8e e2       	ldi	r24, 0x2E	; 46
    1e2c:	90 e0       	ldi	r25, 0x00	; 0
    1e2e:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1e32:	1e 5f       	subi	r17, 0xFE	; 254
    1e34:	82 e0       	ldi	r24, 0x02	; 2
    1e36:	01 e0       	ldi	r16, 0x01	; 1
    1e38:	08 0f       	add	r16, r24
    1e3a:	f3 01       	movw	r30, r6
    1e3c:	e8 0f       	add	r30, r24
    1e3e:	f1 1d       	adc	r31, r1
    1e40:	80 81       	ld	r24, Z
    1e42:	b7 01       	movw	r22, r14
    1e44:	90 e0       	ldi	r25, 0x00	; 0
    1e46:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1e4a:	80 2f       	mov	r24, r16
    1e4c:	01 13       	cpse	r16, r17
    1e4e:	f3 cf       	rjmp	.-26     	; 0x1e36 <vfprintf+0x370>
    1e50:	e6 cf       	rjmp	.-52     	; 0x1e1e <vfprintf+0x358>
    1e52:	85 e4       	ldi	r24, 0x45	; 69
    1e54:	90 e0       	ldi	r25, 0x00	; 0
    1e56:	b7 01       	movw	r22, r14
    1e58:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1e5c:	d7 fc       	sbrc	r13, 7
    1e5e:	06 c0       	rjmp	.+12     	; 0x1e6c <vfprintf+0x3a6>
    1e60:	c1 14       	cp	r12, r1
    1e62:	d1 04       	cpc	r13, r1
    1e64:	41 f4       	brne	.+16     	; 0x1e76 <vfprintf+0x3b0>
    1e66:	ec 85       	ldd	r30, Y+12	; 0x0c
    1e68:	e4 ff       	sbrs	r30, 4
    1e6a:	05 c0       	rjmp	.+10     	; 0x1e76 <vfprintf+0x3b0>
    1e6c:	d1 94       	neg	r13
    1e6e:	c1 94       	neg	r12
    1e70:	d1 08       	sbc	r13, r1
    1e72:	8d e2       	ldi	r24, 0x2D	; 45
    1e74:	01 c0       	rjmp	.+2      	; 0x1e78 <vfprintf+0x3b2>
    1e76:	8b e2       	ldi	r24, 0x2B	; 43
    1e78:	b7 01       	movw	r22, r14
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1e80:	80 e3       	ldi	r24, 0x30	; 48
    1e82:	2a e0       	ldi	r18, 0x0A	; 10
    1e84:	c2 16       	cp	r12, r18
    1e86:	d1 04       	cpc	r13, r1
    1e88:	2c f0       	brlt	.+10     	; 0x1e94 <vfprintf+0x3ce>
    1e8a:	8f 5f       	subi	r24, 0xFF	; 255
    1e8c:	fa e0       	ldi	r31, 0x0A	; 10
    1e8e:	cf 1a       	sub	r12, r31
    1e90:	d1 08       	sbc	r13, r1
    1e92:	f7 cf       	rjmp	.-18     	; 0x1e82 <vfprintf+0x3bc>
    1e94:	b7 01       	movw	r22, r14
    1e96:	90 e0       	ldi	r25, 0x00	; 0
    1e98:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1e9c:	b7 01       	movw	r22, r14
    1e9e:	c6 01       	movw	r24, r12
    1ea0:	c0 96       	adiw	r24, 0x30	; 48
    1ea2:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1ea6:	54 c1       	rjmp	.+680    	; 0x2150 <vfprintf+0x68a>
    1ea8:	83 36       	cpi	r24, 0x63	; 99
    1eaa:	31 f0       	breq	.+12     	; 0x1eb8 <vfprintf+0x3f2>
    1eac:	83 37       	cpi	r24, 0x73	; 115
    1eae:	79 f0       	breq	.+30     	; 0x1ece <vfprintf+0x408>
    1eb0:	83 35       	cpi	r24, 0x53	; 83
    1eb2:	09 f0       	breq	.+2      	; 0x1eb6 <vfprintf+0x3f0>
    1eb4:	56 c0       	rjmp	.+172    	; 0x1f62 <vfprintf+0x49c>
    1eb6:	20 c0       	rjmp	.+64     	; 0x1ef8 <vfprintf+0x432>
    1eb8:	56 01       	movw	r10, r12
    1eba:	32 e0       	ldi	r19, 0x02	; 2
    1ebc:	a3 0e       	add	r10, r19
    1ebe:	b1 1c       	adc	r11, r1
    1ec0:	f6 01       	movw	r30, r12
    1ec2:	80 81       	ld	r24, Z
    1ec4:	89 83       	std	Y+1, r24	; 0x01
    1ec6:	01 e0       	ldi	r16, 0x01	; 1
    1ec8:	10 e0       	ldi	r17, 0x00	; 0
    1eca:	63 01       	movw	r12, r6
    1ecc:	12 c0       	rjmp	.+36     	; 0x1ef2 <vfprintf+0x42c>
    1ece:	56 01       	movw	r10, r12
    1ed0:	f2 e0       	ldi	r31, 0x02	; 2
    1ed2:	af 0e       	add	r10, r31
    1ed4:	b1 1c       	adc	r11, r1
    1ed6:	f6 01       	movw	r30, r12
    1ed8:	c0 80       	ld	r12, Z
    1eda:	d1 80       	ldd	r13, Z+1	; 0x01
    1edc:	96 fe       	sbrs	r9, 6
    1ede:	03 c0       	rjmp	.+6      	; 0x1ee6 <vfprintf+0x420>
    1ee0:	61 2f       	mov	r22, r17
    1ee2:	70 e0       	ldi	r23, 0x00	; 0
    1ee4:	02 c0       	rjmp	.+4      	; 0x1eea <vfprintf+0x424>
    1ee6:	6f ef       	ldi	r22, 0xFF	; 255
    1ee8:	7f ef       	ldi	r23, 0xFF	; 255
    1eea:	c6 01       	movw	r24, r12
    1eec:	0e 94 fa 12 	call	0x25f4	; 0x25f4 <strnlen>
    1ef0:	8c 01       	movw	r16, r24
    1ef2:	f9 2d       	mov	r31, r9
    1ef4:	ff 77       	andi	r31, 0x7F	; 127
    1ef6:	14 c0       	rjmp	.+40     	; 0x1f20 <vfprintf+0x45a>
    1ef8:	56 01       	movw	r10, r12
    1efa:	22 e0       	ldi	r18, 0x02	; 2
    1efc:	a2 0e       	add	r10, r18
    1efe:	b1 1c       	adc	r11, r1
    1f00:	f6 01       	movw	r30, r12
    1f02:	c0 80       	ld	r12, Z
    1f04:	d1 80       	ldd	r13, Z+1	; 0x01
    1f06:	96 fe       	sbrs	r9, 6
    1f08:	03 c0       	rjmp	.+6      	; 0x1f10 <vfprintf+0x44a>
    1f0a:	61 2f       	mov	r22, r17
    1f0c:	70 e0       	ldi	r23, 0x00	; 0
    1f0e:	02 c0       	rjmp	.+4      	; 0x1f14 <vfprintf+0x44e>
    1f10:	6f ef       	ldi	r22, 0xFF	; 255
    1f12:	7f ef       	ldi	r23, 0xFF	; 255
    1f14:	c6 01       	movw	r24, r12
    1f16:	0e 94 e6 12 	call	0x25cc	; 0x25cc <strnlen_P>
    1f1a:	8c 01       	movw	r16, r24
    1f1c:	f9 2d       	mov	r31, r9
    1f1e:	f0 68       	ori	r31, 0x80	; 128
    1f20:	9f 2e       	mov	r9, r31
    1f22:	f3 fd       	sbrc	r31, 3
    1f24:	1a c0       	rjmp	.+52     	; 0x1f5a <vfprintf+0x494>
    1f26:	85 2d       	mov	r24, r5
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	08 17       	cp	r16, r24
    1f2c:	19 07       	cpc	r17, r25
    1f2e:	a8 f4       	brcc	.+42     	; 0x1f5a <vfprintf+0x494>
    1f30:	b7 01       	movw	r22, r14
    1f32:	80 e2       	ldi	r24, 0x20	; 32
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1f3a:	5a 94       	dec	r5
    1f3c:	f4 cf       	rjmp	.-24     	; 0x1f26 <vfprintf+0x460>
    1f3e:	f6 01       	movw	r30, r12
    1f40:	97 fc       	sbrc	r9, 7
    1f42:	85 91       	lpm	r24, Z+
    1f44:	97 fe       	sbrs	r9, 7
    1f46:	81 91       	ld	r24, Z+
    1f48:	6f 01       	movw	r12, r30
    1f4a:	b7 01       	movw	r22, r14
    1f4c:	90 e0       	ldi	r25, 0x00	; 0
    1f4e:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    1f52:	51 10       	cpse	r5, r1
    1f54:	5a 94       	dec	r5
    1f56:	01 50       	subi	r16, 0x01	; 1
    1f58:	11 09       	sbc	r17, r1
    1f5a:	01 15       	cp	r16, r1
    1f5c:	11 05       	cpc	r17, r1
    1f5e:	79 f7       	brne	.-34     	; 0x1f3e <vfprintf+0x478>
    1f60:	f7 c0       	rjmp	.+494    	; 0x2150 <vfprintf+0x68a>
    1f62:	84 36       	cpi	r24, 0x64	; 100
    1f64:	11 f0       	breq	.+4      	; 0x1f6a <vfprintf+0x4a4>
    1f66:	89 36       	cpi	r24, 0x69	; 105
    1f68:	61 f5       	brne	.+88     	; 0x1fc2 <vfprintf+0x4fc>
    1f6a:	56 01       	movw	r10, r12
    1f6c:	97 fe       	sbrs	r9, 7
    1f6e:	09 c0       	rjmp	.+18     	; 0x1f82 <vfprintf+0x4bc>
    1f70:	24 e0       	ldi	r18, 0x04	; 4
    1f72:	a2 0e       	add	r10, r18
    1f74:	b1 1c       	adc	r11, r1
    1f76:	f6 01       	movw	r30, r12
    1f78:	60 81       	ld	r22, Z
    1f7a:	71 81       	ldd	r23, Z+1	; 0x01
    1f7c:	82 81       	ldd	r24, Z+2	; 0x02
    1f7e:	93 81       	ldd	r25, Z+3	; 0x03
    1f80:	0a c0       	rjmp	.+20     	; 0x1f96 <vfprintf+0x4d0>
    1f82:	f2 e0       	ldi	r31, 0x02	; 2
    1f84:	af 0e       	add	r10, r31
    1f86:	b1 1c       	adc	r11, r1
    1f88:	f6 01       	movw	r30, r12
    1f8a:	60 81       	ld	r22, Z
    1f8c:	71 81       	ldd	r23, Z+1	; 0x01
    1f8e:	07 2e       	mov	r0, r23
    1f90:	00 0c       	add	r0, r0
    1f92:	88 0b       	sbc	r24, r24
    1f94:	99 0b       	sbc	r25, r25
    1f96:	f9 2d       	mov	r31, r9
    1f98:	ff 76       	andi	r31, 0x6F	; 111
    1f9a:	9f 2e       	mov	r9, r31
    1f9c:	97 ff       	sbrs	r25, 7
    1f9e:	09 c0       	rjmp	.+18     	; 0x1fb2 <vfprintf+0x4ec>
    1fa0:	90 95       	com	r25
    1fa2:	80 95       	com	r24
    1fa4:	70 95       	com	r23
    1fa6:	61 95       	neg	r22
    1fa8:	7f 4f       	sbci	r23, 0xFF	; 255
    1faa:	8f 4f       	sbci	r24, 0xFF	; 255
    1fac:	9f 4f       	sbci	r25, 0xFF	; 255
    1fae:	f0 68       	ori	r31, 0x80	; 128
    1fb0:	9f 2e       	mov	r9, r31
    1fb2:	2a e0       	ldi	r18, 0x0A	; 10
    1fb4:	30 e0       	ldi	r19, 0x00	; 0
    1fb6:	a3 01       	movw	r20, r6
    1fb8:	0e 94 63 13 	call	0x26c6	; 0x26c6 <__ultoa_invert>
    1fbc:	c8 2e       	mov	r12, r24
    1fbe:	c6 18       	sub	r12, r6
    1fc0:	3f c0       	rjmp	.+126    	; 0x2040 <vfprintf+0x57a>
    1fc2:	09 2d       	mov	r16, r9
    1fc4:	85 37       	cpi	r24, 0x75	; 117
    1fc6:	21 f4       	brne	.+8      	; 0x1fd0 <vfprintf+0x50a>
    1fc8:	0f 7e       	andi	r16, 0xEF	; 239
    1fca:	2a e0       	ldi	r18, 0x0A	; 10
    1fcc:	30 e0       	ldi	r19, 0x00	; 0
    1fce:	1d c0       	rjmp	.+58     	; 0x200a <vfprintf+0x544>
    1fd0:	09 7f       	andi	r16, 0xF9	; 249
    1fd2:	8f 36       	cpi	r24, 0x6F	; 111
    1fd4:	91 f0       	breq	.+36     	; 0x1ffa <vfprintf+0x534>
    1fd6:	18 f4       	brcc	.+6      	; 0x1fde <vfprintf+0x518>
    1fd8:	88 35       	cpi	r24, 0x58	; 88
    1fda:	59 f0       	breq	.+22     	; 0x1ff2 <vfprintf+0x52c>
    1fdc:	c3 c0       	rjmp	.+390    	; 0x2164 <vfprintf+0x69e>
    1fde:	80 37       	cpi	r24, 0x70	; 112
    1fe0:	19 f0       	breq	.+6      	; 0x1fe8 <vfprintf+0x522>
    1fe2:	88 37       	cpi	r24, 0x78	; 120
    1fe4:	11 f0       	breq	.+4      	; 0x1fea <vfprintf+0x524>
    1fe6:	be c0       	rjmp	.+380    	; 0x2164 <vfprintf+0x69e>
    1fe8:	00 61       	ori	r16, 0x10	; 16
    1fea:	04 ff       	sbrs	r16, 4
    1fec:	09 c0       	rjmp	.+18     	; 0x2000 <vfprintf+0x53a>
    1fee:	04 60       	ori	r16, 0x04	; 4
    1ff0:	07 c0       	rjmp	.+14     	; 0x2000 <vfprintf+0x53a>
    1ff2:	94 fe       	sbrs	r9, 4
    1ff4:	08 c0       	rjmp	.+16     	; 0x2006 <vfprintf+0x540>
    1ff6:	06 60       	ori	r16, 0x06	; 6
    1ff8:	06 c0       	rjmp	.+12     	; 0x2006 <vfprintf+0x540>
    1ffa:	28 e0       	ldi	r18, 0x08	; 8
    1ffc:	30 e0       	ldi	r19, 0x00	; 0
    1ffe:	05 c0       	rjmp	.+10     	; 0x200a <vfprintf+0x544>
    2000:	20 e1       	ldi	r18, 0x10	; 16
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	02 c0       	rjmp	.+4      	; 0x200a <vfprintf+0x544>
    2006:	20 e1       	ldi	r18, 0x10	; 16
    2008:	32 e0       	ldi	r19, 0x02	; 2
    200a:	56 01       	movw	r10, r12
    200c:	07 ff       	sbrs	r16, 7
    200e:	09 c0       	rjmp	.+18     	; 0x2022 <vfprintf+0x55c>
    2010:	84 e0       	ldi	r24, 0x04	; 4
    2012:	a8 0e       	add	r10, r24
    2014:	b1 1c       	adc	r11, r1
    2016:	f6 01       	movw	r30, r12
    2018:	60 81       	ld	r22, Z
    201a:	71 81       	ldd	r23, Z+1	; 0x01
    201c:	82 81       	ldd	r24, Z+2	; 0x02
    201e:	93 81       	ldd	r25, Z+3	; 0x03
    2020:	08 c0       	rjmp	.+16     	; 0x2032 <vfprintf+0x56c>
    2022:	f2 e0       	ldi	r31, 0x02	; 2
    2024:	af 0e       	add	r10, r31
    2026:	b1 1c       	adc	r11, r1
    2028:	f6 01       	movw	r30, r12
    202a:	60 81       	ld	r22, Z
    202c:	71 81       	ldd	r23, Z+1	; 0x01
    202e:	80 e0       	ldi	r24, 0x00	; 0
    2030:	90 e0       	ldi	r25, 0x00	; 0
    2032:	a3 01       	movw	r20, r6
    2034:	0e 94 63 13 	call	0x26c6	; 0x26c6 <__ultoa_invert>
    2038:	c8 2e       	mov	r12, r24
    203a:	c6 18       	sub	r12, r6
    203c:	0f 77       	andi	r16, 0x7F	; 127
    203e:	90 2e       	mov	r9, r16
    2040:	96 fe       	sbrs	r9, 6
    2042:	0b c0       	rjmp	.+22     	; 0x205a <vfprintf+0x594>
    2044:	09 2d       	mov	r16, r9
    2046:	0e 7f       	andi	r16, 0xFE	; 254
    2048:	c1 16       	cp	r12, r17
    204a:	50 f4       	brcc	.+20     	; 0x2060 <vfprintf+0x59a>
    204c:	94 fe       	sbrs	r9, 4
    204e:	0a c0       	rjmp	.+20     	; 0x2064 <vfprintf+0x59e>
    2050:	92 fc       	sbrc	r9, 2
    2052:	08 c0       	rjmp	.+16     	; 0x2064 <vfprintf+0x59e>
    2054:	09 2d       	mov	r16, r9
    2056:	0e 7e       	andi	r16, 0xEE	; 238
    2058:	05 c0       	rjmp	.+10     	; 0x2064 <vfprintf+0x59e>
    205a:	dc 2c       	mov	r13, r12
    205c:	09 2d       	mov	r16, r9
    205e:	03 c0       	rjmp	.+6      	; 0x2066 <vfprintf+0x5a0>
    2060:	dc 2c       	mov	r13, r12
    2062:	01 c0       	rjmp	.+2      	; 0x2066 <vfprintf+0x5a0>
    2064:	d1 2e       	mov	r13, r17
    2066:	04 ff       	sbrs	r16, 4
    2068:	0d c0       	rjmp	.+26     	; 0x2084 <vfprintf+0x5be>
    206a:	fe 01       	movw	r30, r28
    206c:	ec 0d       	add	r30, r12
    206e:	f1 1d       	adc	r31, r1
    2070:	80 81       	ld	r24, Z
    2072:	80 33       	cpi	r24, 0x30	; 48
    2074:	11 f4       	brne	.+4      	; 0x207a <vfprintf+0x5b4>
    2076:	09 7e       	andi	r16, 0xE9	; 233
    2078:	09 c0       	rjmp	.+18     	; 0x208c <vfprintf+0x5c6>
    207a:	02 ff       	sbrs	r16, 2
    207c:	06 c0       	rjmp	.+12     	; 0x208a <vfprintf+0x5c4>
    207e:	d3 94       	inc	r13
    2080:	d3 94       	inc	r13
    2082:	04 c0       	rjmp	.+8      	; 0x208c <vfprintf+0x5c6>
    2084:	80 2f       	mov	r24, r16
    2086:	86 78       	andi	r24, 0x86	; 134
    2088:	09 f0       	breq	.+2      	; 0x208c <vfprintf+0x5c6>
    208a:	d3 94       	inc	r13
    208c:	03 fd       	sbrc	r16, 3
    208e:	11 c0       	rjmp	.+34     	; 0x20b2 <vfprintf+0x5ec>
    2090:	00 ff       	sbrs	r16, 0
    2092:	06 c0       	rjmp	.+12     	; 0x20a0 <vfprintf+0x5da>
    2094:	1c 2d       	mov	r17, r12
    2096:	d5 14       	cp	r13, r5
    2098:	80 f4       	brcc	.+32     	; 0x20ba <vfprintf+0x5f4>
    209a:	15 0d       	add	r17, r5
    209c:	1d 19       	sub	r17, r13
    209e:	0d c0       	rjmp	.+26     	; 0x20ba <vfprintf+0x5f4>
    20a0:	d5 14       	cp	r13, r5
    20a2:	58 f4       	brcc	.+22     	; 0x20ba <vfprintf+0x5f4>
    20a4:	b7 01       	movw	r22, r14
    20a6:	80 e2       	ldi	r24, 0x20	; 32
    20a8:	90 e0       	ldi	r25, 0x00	; 0
    20aa:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    20ae:	d3 94       	inc	r13
    20b0:	f7 cf       	rjmp	.-18     	; 0x20a0 <vfprintf+0x5da>
    20b2:	d5 14       	cp	r13, r5
    20b4:	10 f4       	brcc	.+4      	; 0x20ba <vfprintf+0x5f4>
    20b6:	5d 18       	sub	r5, r13
    20b8:	01 c0       	rjmp	.+2      	; 0x20bc <vfprintf+0x5f6>
    20ba:	51 2c       	mov	r5, r1
    20bc:	04 ff       	sbrs	r16, 4
    20be:	10 c0       	rjmp	.+32     	; 0x20e0 <vfprintf+0x61a>
    20c0:	b7 01       	movw	r22, r14
    20c2:	80 e3       	ldi	r24, 0x30	; 48
    20c4:	90 e0       	ldi	r25, 0x00	; 0
    20c6:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    20ca:	02 ff       	sbrs	r16, 2
    20cc:	17 c0       	rjmp	.+46     	; 0x20fc <vfprintf+0x636>
    20ce:	01 fd       	sbrc	r16, 1
    20d0:	03 c0       	rjmp	.+6      	; 0x20d8 <vfprintf+0x612>
    20d2:	88 e7       	ldi	r24, 0x78	; 120
    20d4:	90 e0       	ldi	r25, 0x00	; 0
    20d6:	02 c0       	rjmp	.+4      	; 0x20dc <vfprintf+0x616>
    20d8:	88 e5       	ldi	r24, 0x58	; 88
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	b7 01       	movw	r22, r14
    20de:	0c c0       	rjmp	.+24     	; 0x20f8 <vfprintf+0x632>
    20e0:	80 2f       	mov	r24, r16
    20e2:	86 78       	andi	r24, 0x86	; 134
    20e4:	59 f0       	breq	.+22     	; 0x20fc <vfprintf+0x636>
    20e6:	01 ff       	sbrs	r16, 1
    20e8:	02 c0       	rjmp	.+4      	; 0x20ee <vfprintf+0x628>
    20ea:	8b e2       	ldi	r24, 0x2B	; 43
    20ec:	01 c0       	rjmp	.+2      	; 0x20f0 <vfprintf+0x62a>
    20ee:	80 e2       	ldi	r24, 0x20	; 32
    20f0:	07 fd       	sbrc	r16, 7
    20f2:	8d e2       	ldi	r24, 0x2D	; 45
    20f4:	b7 01       	movw	r22, r14
    20f6:	90 e0       	ldi	r25, 0x00	; 0
    20f8:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    20fc:	c1 16       	cp	r12, r17
    20fe:	38 f4       	brcc	.+14     	; 0x210e <vfprintf+0x648>
    2100:	b7 01       	movw	r22, r14
    2102:	80 e3       	ldi	r24, 0x30	; 48
    2104:	90 e0       	ldi	r25, 0x00	; 0
    2106:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    210a:	11 50       	subi	r17, 0x01	; 1
    210c:	f7 cf       	rjmp	.-18     	; 0x20fc <vfprintf+0x636>
    210e:	ca 94       	dec	r12
    2110:	f3 01       	movw	r30, r6
    2112:	ec 0d       	add	r30, r12
    2114:	f1 1d       	adc	r31, r1
    2116:	80 81       	ld	r24, Z
    2118:	b7 01       	movw	r22, r14
    211a:	90 e0       	ldi	r25, 0x00	; 0
    211c:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    2120:	c1 10       	cpse	r12, r1
    2122:	f5 cf       	rjmp	.-22     	; 0x210e <vfprintf+0x648>
    2124:	15 c0       	rjmp	.+42     	; 0x2150 <vfprintf+0x68a>
    2126:	f4 e0       	ldi	r31, 0x04	; 4
    2128:	f5 15       	cp	r31, r5
    212a:	60 f5       	brcc	.+88     	; 0x2184 <vfprintf+0x6be>
    212c:	84 e0       	ldi	r24, 0x04	; 4
    212e:	58 1a       	sub	r5, r24
    2130:	93 fe       	sbrs	r9, 3
    2132:	1f c0       	rjmp	.+62     	; 0x2172 <vfprintf+0x6ac>
    2134:	01 11       	cpse	r16, r1
    2136:	27 c0       	rjmp	.+78     	; 0x2186 <vfprintf+0x6c0>
    2138:	2c 85       	ldd	r18, Y+12	; 0x0c
    213a:	23 ff       	sbrs	r18, 3
    213c:	2a c0       	rjmp	.+84     	; 0x2192 <vfprintf+0x6cc>
    213e:	08 e6       	ldi	r16, 0x68	; 104
    2140:	10 e0       	ldi	r17, 0x00	; 0
    2142:	39 2d       	mov	r19, r9
    2144:	30 71       	andi	r19, 0x10	; 16
    2146:	93 2e       	mov	r9, r19
    2148:	f8 01       	movw	r30, r16
    214a:	84 91       	lpm	r24, Z
    214c:	81 11       	cpse	r24, r1
    214e:	24 c0       	rjmp	.+72     	; 0x2198 <vfprintf+0x6d2>
    2150:	55 20       	and	r5, r5
    2152:	09 f4       	brne	.+2      	; 0x2156 <vfprintf+0x690>
    2154:	e4 cc       	rjmp	.-1592   	; 0x1b1e <vfprintf+0x58>
    2156:	b7 01       	movw	r22, r14
    2158:	80 e2       	ldi	r24, 0x20	; 32
    215a:	90 e0       	ldi	r25, 0x00	; 0
    215c:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    2160:	5a 94       	dec	r5
    2162:	f6 cf       	rjmp	.-20     	; 0x2150 <vfprintf+0x68a>
    2164:	f7 01       	movw	r30, r14
    2166:	86 81       	ldd	r24, Z+6	; 0x06
    2168:	97 81       	ldd	r25, Z+7	; 0x07
    216a:	26 c0       	rjmp	.+76     	; 0x21b8 <vfprintf+0x6f2>
    216c:	8f ef       	ldi	r24, 0xFF	; 255
    216e:	9f ef       	ldi	r25, 0xFF	; 255
    2170:	23 c0       	rjmp	.+70     	; 0x21b8 <vfprintf+0x6f2>
    2172:	b7 01       	movw	r22, r14
    2174:	80 e2       	ldi	r24, 0x20	; 32
    2176:	90 e0       	ldi	r25, 0x00	; 0
    2178:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    217c:	5a 94       	dec	r5
    217e:	51 10       	cpse	r5, r1
    2180:	f8 cf       	rjmp	.-16     	; 0x2172 <vfprintf+0x6ac>
    2182:	d8 cf       	rjmp	.-80     	; 0x2134 <vfprintf+0x66e>
    2184:	51 2c       	mov	r5, r1
    2186:	b7 01       	movw	r22, r14
    2188:	80 2f       	mov	r24, r16
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    2190:	d3 cf       	rjmp	.-90     	; 0x2138 <vfprintf+0x672>
    2192:	0c e6       	ldi	r16, 0x6C	; 108
    2194:	10 e0       	ldi	r17, 0x00	; 0
    2196:	d5 cf       	rjmp	.-86     	; 0x2142 <vfprintf+0x67c>
    2198:	91 10       	cpse	r9, r1
    219a:	80 52       	subi	r24, 0x20	; 32
    219c:	b7 01       	movw	r22, r14
    219e:	90 e0       	ldi	r25, 0x00	; 0
    21a0:	0e 94 05 13 	call	0x260a	; 0x260a <fputc>
    21a4:	0f 5f       	subi	r16, 0xFF	; 255
    21a6:	1f 4f       	sbci	r17, 0xFF	; 255
    21a8:	cf cf       	rjmp	.-98     	; 0x2148 <vfprintf+0x682>
    21aa:	23 e0       	ldi	r18, 0x03	; 3
    21ac:	25 15       	cp	r18, r5
    21ae:	10 f4       	brcc	.+4      	; 0x21b4 <vfprintf+0x6ee>
    21b0:	83 e0       	ldi	r24, 0x03	; 3
    21b2:	bd cf       	rjmp	.-134    	; 0x212e <vfprintf+0x668>
    21b4:	51 2c       	mov	r5, r1
    21b6:	c0 cf       	rjmp	.-128    	; 0x2138 <vfprintf+0x672>
    21b8:	60 96       	adiw	r28, 0x10	; 16
    21ba:	e2 e1       	ldi	r30, 0x12	; 18
    21bc:	0c 94 8c 11 	jmp	0x2318	; 0x2318 <__epilogue_restores__>

000021c0 <__udivmodsi4>:
    21c0:	a1 e2       	ldi	r26, 0x21	; 33
    21c2:	1a 2e       	mov	r1, r26
    21c4:	aa 1b       	sub	r26, r26
    21c6:	bb 1b       	sub	r27, r27
    21c8:	fd 01       	movw	r30, r26
    21ca:	0d c0       	rjmp	.+26     	; 0x21e6 <__udivmodsi4_ep>

000021cc <__udivmodsi4_loop>:
    21cc:	aa 1f       	adc	r26, r26
    21ce:	bb 1f       	adc	r27, r27
    21d0:	ee 1f       	adc	r30, r30
    21d2:	ff 1f       	adc	r31, r31
    21d4:	a2 17       	cp	r26, r18
    21d6:	b3 07       	cpc	r27, r19
    21d8:	e4 07       	cpc	r30, r20
    21da:	f5 07       	cpc	r31, r21
    21dc:	20 f0       	brcs	.+8      	; 0x21e6 <__udivmodsi4_ep>
    21de:	a2 1b       	sub	r26, r18
    21e0:	b3 0b       	sbc	r27, r19
    21e2:	e4 0b       	sbc	r30, r20
    21e4:	f5 0b       	sbc	r31, r21

000021e6 <__udivmodsi4_ep>:
    21e6:	66 1f       	adc	r22, r22
    21e8:	77 1f       	adc	r23, r23
    21ea:	88 1f       	adc	r24, r24
    21ec:	99 1f       	adc	r25, r25
    21ee:	1a 94       	dec	r1
    21f0:	69 f7       	brne	.-38     	; 0x21cc <__udivmodsi4_loop>
    21f2:	60 95       	com	r22
    21f4:	70 95       	com	r23
    21f6:	80 95       	com	r24
    21f8:	90 95       	com	r25
    21fa:	9b 01       	movw	r18, r22
    21fc:	ac 01       	movw	r20, r24
    21fe:	bd 01       	movw	r22, r26
    2200:	cf 01       	movw	r24, r30
    2202:	08 95       	ret

00002204 <__umulhisi3>:
    2204:	a2 9f       	mul	r26, r18
    2206:	b0 01       	movw	r22, r0
    2208:	b3 9f       	mul	r27, r19
    220a:	c0 01       	movw	r24, r0
    220c:	a3 9f       	mul	r26, r19
    220e:	70 0d       	add	r23, r0
    2210:	81 1d       	adc	r24, r1
    2212:	11 24       	eor	r1, r1
    2214:	91 1d       	adc	r25, r1
    2216:	b2 9f       	mul	r27, r18
    2218:	70 0d       	add	r23, r0
    221a:	81 1d       	adc	r24, r1
    221c:	11 24       	eor	r1, r1
    221e:	91 1d       	adc	r25, r1
    2220:	08 95       	ret

00002222 <__umoddi3>:
    2222:	68 94       	set
    2224:	01 c0       	rjmp	.+2      	; 0x2228 <__udivdi3_umoddi3>

00002226 <__udivdi3>:
    2226:	e8 94       	clt

00002228 <__udivdi3_umoddi3>:
    2228:	8f 92       	push	r8
    222a:	9f 92       	push	r9
    222c:	cf 93       	push	r28
    222e:	df 93       	push	r29
    2230:	0e 94 1f 11 	call	0x223e	; 0x223e <__udivmod64>
    2234:	df 91       	pop	r29
    2236:	cf 91       	pop	r28
    2238:	9f 90       	pop	r9
    223a:	8f 90       	pop	r8
    223c:	08 95       	ret

0000223e <__udivmod64>:
    223e:	88 24       	eor	r8, r8
    2240:	99 24       	eor	r9, r9
    2242:	f4 01       	movw	r30, r8
    2244:	e4 01       	movw	r28, r8
    2246:	b0 e4       	ldi	r27, 0x40	; 64
    2248:	9f 93       	push	r25
    224a:	aa 27       	eor	r26, r26
    224c:	9a 15       	cp	r25, r10
    224e:	8b 04       	cpc	r8, r11
    2250:	9c 04       	cpc	r9, r12
    2252:	ed 05       	cpc	r30, r13
    2254:	fe 05       	cpc	r31, r14
    2256:	cf 05       	cpc	r28, r15
    2258:	d0 07       	cpc	r29, r16
    225a:	a1 07       	cpc	r26, r17
    225c:	98 f4       	brcc	.+38     	; 0x2284 <__udivmod64+0x46>
    225e:	ad 2f       	mov	r26, r29
    2260:	dc 2f       	mov	r29, r28
    2262:	cf 2f       	mov	r28, r31
    2264:	fe 2f       	mov	r31, r30
    2266:	e9 2d       	mov	r30, r9
    2268:	98 2c       	mov	r9, r8
    226a:	89 2e       	mov	r8, r25
    226c:	98 2f       	mov	r25, r24
    226e:	87 2f       	mov	r24, r23
    2270:	76 2f       	mov	r23, r22
    2272:	65 2f       	mov	r22, r21
    2274:	54 2f       	mov	r21, r20
    2276:	43 2f       	mov	r20, r19
    2278:	32 2f       	mov	r19, r18
    227a:	22 27       	eor	r18, r18
    227c:	b8 50       	subi	r27, 0x08	; 8
    227e:	31 f7       	brne	.-52     	; 0x224c <__udivmod64+0xe>
    2280:	bf 91       	pop	r27
    2282:	27 c0       	rjmp	.+78     	; 0x22d2 <__udivmod64+0x94>
    2284:	1b 2e       	mov	r1, r27
    2286:	bf 91       	pop	r27
    2288:	bb 27       	eor	r27, r27
    228a:	22 0f       	add	r18, r18
    228c:	33 1f       	adc	r19, r19
    228e:	44 1f       	adc	r20, r20
    2290:	55 1f       	adc	r21, r21
    2292:	66 1f       	adc	r22, r22
    2294:	77 1f       	adc	r23, r23
    2296:	88 1f       	adc	r24, r24
    2298:	99 1f       	adc	r25, r25
    229a:	88 1c       	adc	r8, r8
    229c:	99 1c       	adc	r9, r9
    229e:	ee 1f       	adc	r30, r30
    22a0:	ff 1f       	adc	r31, r31
    22a2:	cc 1f       	adc	r28, r28
    22a4:	dd 1f       	adc	r29, r29
    22a6:	aa 1f       	adc	r26, r26
    22a8:	bb 1f       	adc	r27, r27
    22aa:	8a 14       	cp	r8, r10
    22ac:	9b 04       	cpc	r9, r11
    22ae:	ec 05       	cpc	r30, r12
    22b0:	fd 05       	cpc	r31, r13
    22b2:	ce 05       	cpc	r28, r14
    22b4:	df 05       	cpc	r29, r15
    22b6:	a0 07       	cpc	r26, r16
    22b8:	b1 07       	cpc	r27, r17
    22ba:	48 f0       	brcs	.+18     	; 0x22ce <__udivmod64+0x90>
    22bc:	8a 18       	sub	r8, r10
    22be:	9b 08       	sbc	r9, r11
    22c0:	ec 09       	sbc	r30, r12
    22c2:	fd 09       	sbc	r31, r13
    22c4:	ce 09       	sbc	r28, r14
    22c6:	df 09       	sbc	r29, r15
    22c8:	a0 0b       	sbc	r26, r16
    22ca:	b1 0b       	sbc	r27, r17
    22cc:	21 60       	ori	r18, 0x01	; 1
    22ce:	1a 94       	dec	r1
    22d0:	e1 f6       	brne	.-72     	; 0x228a <__udivmod64+0x4c>
    22d2:	2e f4       	brtc	.+10     	; 0x22de <__udivmod64+0xa0>
    22d4:	94 01       	movw	r18, r8
    22d6:	af 01       	movw	r20, r30
    22d8:	be 01       	movw	r22, r28
    22da:	cd 01       	movw	r24, r26
    22dc:	00 0c       	add	r0, r0
    22de:	08 95       	ret

000022e0 <__prologue_saves__>:
    22e0:	2f 92       	push	r2
    22e2:	3f 92       	push	r3
    22e4:	4f 92       	push	r4
    22e6:	5f 92       	push	r5
    22e8:	6f 92       	push	r6
    22ea:	7f 92       	push	r7
    22ec:	8f 92       	push	r8
    22ee:	9f 92       	push	r9
    22f0:	af 92       	push	r10
    22f2:	bf 92       	push	r11
    22f4:	cf 92       	push	r12
    22f6:	df 92       	push	r13
    22f8:	ef 92       	push	r14
    22fa:	ff 92       	push	r15
    22fc:	0f 93       	push	r16
    22fe:	1f 93       	push	r17
    2300:	cf 93       	push	r28
    2302:	df 93       	push	r29
    2304:	cd b7       	in	r28, 0x3d	; 61
    2306:	de b7       	in	r29, 0x3e	; 62
    2308:	ca 1b       	sub	r28, r26
    230a:	db 0b       	sbc	r29, r27
    230c:	0f b6       	in	r0, 0x3f	; 63
    230e:	f8 94       	cli
    2310:	de bf       	out	0x3e, r29	; 62
    2312:	0f be       	out	0x3f, r0	; 63
    2314:	cd bf       	out	0x3d, r28	; 61
    2316:	09 94       	ijmp

00002318 <__epilogue_restores__>:
    2318:	2a 88       	ldd	r2, Y+18	; 0x12
    231a:	39 88       	ldd	r3, Y+17	; 0x11
    231c:	48 88       	ldd	r4, Y+16	; 0x10
    231e:	5f 84       	ldd	r5, Y+15	; 0x0f
    2320:	6e 84       	ldd	r6, Y+14	; 0x0e
    2322:	7d 84       	ldd	r7, Y+13	; 0x0d
    2324:	8c 84       	ldd	r8, Y+12	; 0x0c
    2326:	9b 84       	ldd	r9, Y+11	; 0x0b
    2328:	aa 84       	ldd	r10, Y+10	; 0x0a
    232a:	b9 84       	ldd	r11, Y+9	; 0x09
    232c:	c8 84       	ldd	r12, Y+8	; 0x08
    232e:	df 80       	ldd	r13, Y+7	; 0x07
    2330:	ee 80       	ldd	r14, Y+6	; 0x06
    2332:	fd 80       	ldd	r15, Y+5	; 0x05
    2334:	0c 81       	ldd	r16, Y+4	; 0x04
    2336:	1b 81       	ldd	r17, Y+3	; 0x03
    2338:	aa 81       	ldd	r26, Y+2	; 0x02
    233a:	b9 81       	ldd	r27, Y+1	; 0x01
    233c:	ce 0f       	add	r28, r30
    233e:	d1 1d       	adc	r29, r1
    2340:	0f b6       	in	r0, 0x3f	; 63
    2342:	f8 94       	cli
    2344:	de bf       	out	0x3e, r29	; 62
    2346:	0f be       	out	0x3f, r0	; 63
    2348:	cd bf       	out	0x3d, r28	; 61
    234a:	ed 01       	movw	r28, r26
    234c:	08 95       	ret

0000234e <__ashldi3>:
    234e:	0f 93       	push	r16
    2350:	08 30       	cpi	r16, 0x08	; 8
    2352:	90 f0       	brcs	.+36     	; 0x2378 <__ashldi3+0x2a>
    2354:	98 2f       	mov	r25, r24
    2356:	87 2f       	mov	r24, r23
    2358:	76 2f       	mov	r23, r22
    235a:	65 2f       	mov	r22, r21
    235c:	54 2f       	mov	r21, r20
    235e:	43 2f       	mov	r20, r19
    2360:	32 2f       	mov	r19, r18
    2362:	22 27       	eor	r18, r18
    2364:	08 50       	subi	r16, 0x08	; 8
    2366:	f4 cf       	rjmp	.-24     	; 0x2350 <__ashldi3+0x2>
    2368:	22 0f       	add	r18, r18
    236a:	33 1f       	adc	r19, r19
    236c:	44 1f       	adc	r20, r20
    236e:	55 1f       	adc	r21, r21
    2370:	66 1f       	adc	r22, r22
    2372:	77 1f       	adc	r23, r23
    2374:	88 1f       	adc	r24, r24
    2376:	99 1f       	adc	r25, r25
    2378:	0a 95       	dec	r16
    237a:	b2 f7       	brpl	.-20     	; 0x2368 <__ashldi3+0x1a>
    237c:	0f 91       	pop	r16
    237e:	08 95       	ret

00002380 <__ashrdi3>:
    2380:	97 fb       	bst	r25, 7
    2382:	10 f8       	bld	r1, 0

00002384 <__lshrdi3>:
    2384:	16 94       	lsr	r1
    2386:	00 08       	sbc	r0, r0
    2388:	0f 93       	push	r16
    238a:	08 30       	cpi	r16, 0x08	; 8
    238c:	98 f0       	brcs	.+38     	; 0x23b4 <__lshrdi3+0x30>
    238e:	08 50       	subi	r16, 0x08	; 8
    2390:	23 2f       	mov	r18, r19
    2392:	34 2f       	mov	r19, r20
    2394:	45 2f       	mov	r20, r21
    2396:	56 2f       	mov	r21, r22
    2398:	67 2f       	mov	r22, r23
    239a:	78 2f       	mov	r23, r24
    239c:	89 2f       	mov	r24, r25
    239e:	90 2d       	mov	r25, r0
    23a0:	f4 cf       	rjmp	.-24     	; 0x238a <__lshrdi3+0x6>
    23a2:	05 94       	asr	r0
    23a4:	97 95       	ror	r25
    23a6:	87 95       	ror	r24
    23a8:	77 95       	ror	r23
    23aa:	67 95       	ror	r22
    23ac:	57 95       	ror	r21
    23ae:	47 95       	ror	r20
    23b0:	37 95       	ror	r19
    23b2:	27 95       	ror	r18
    23b4:	0a 95       	dec	r16
    23b6:	aa f7       	brpl	.-22     	; 0x23a2 <__lshrdi3+0x1e>
    23b8:	0f 91       	pop	r16
    23ba:	08 95       	ret

000023bc <__rotldi3>:
    23bc:	0f 93       	push	r16
    23be:	08 30       	cpi	r16, 0x08	; 8
    23c0:	a0 f0       	brcs	.+40     	; 0x23ea <__rotldi3+0x2e>
    23c2:	08 50       	subi	r16, 0x08	; 8
    23c4:	09 2e       	mov	r0, r25
    23c6:	98 2f       	mov	r25, r24
    23c8:	87 2f       	mov	r24, r23
    23ca:	76 2f       	mov	r23, r22
    23cc:	65 2f       	mov	r22, r21
    23ce:	54 2f       	mov	r21, r20
    23d0:	43 2f       	mov	r20, r19
    23d2:	32 2f       	mov	r19, r18
    23d4:	20 2d       	mov	r18, r0
    23d6:	f3 cf       	rjmp	.-26     	; 0x23be <__rotldi3+0x2>
    23d8:	22 0f       	add	r18, r18
    23da:	33 1f       	adc	r19, r19
    23dc:	44 1f       	adc	r20, r20
    23de:	55 1f       	adc	r21, r21
    23e0:	66 1f       	adc	r22, r22
    23e2:	77 1f       	adc	r23, r23
    23e4:	88 1f       	adc	r24, r24
    23e6:	99 1f       	adc	r25, r25
    23e8:	21 1d       	adc	r18, r1
    23ea:	0a 95       	dec	r16
    23ec:	aa f7       	brpl	.-22     	; 0x23d8 <__rotldi3+0x1c>
    23ee:	0f 91       	pop	r16
    23f0:	08 95       	ret

000023f2 <__adddi3>:
    23f2:	2a 0d       	add	r18, r10
    23f4:	3b 1d       	adc	r19, r11
    23f6:	4c 1d       	adc	r20, r12
    23f8:	5d 1d       	adc	r21, r13
    23fa:	6e 1d       	adc	r22, r14
    23fc:	7f 1d       	adc	r23, r15
    23fe:	80 1f       	adc	r24, r16
    2400:	91 1f       	adc	r25, r17
    2402:	08 95       	ret

00002404 <__cmpdi2_s8>:
    2404:	00 24       	eor	r0, r0
    2406:	a7 fd       	sbrc	r26, 7
    2408:	00 94       	com	r0
    240a:	2a 17       	cp	r18, r26
    240c:	30 05       	cpc	r19, r0
    240e:	40 05       	cpc	r20, r0
    2410:	50 05       	cpc	r21, r0
    2412:	60 05       	cpc	r22, r0
    2414:	70 05       	cpc	r23, r0
    2416:	80 05       	cpc	r24, r0
    2418:	90 05       	cpc	r25, r0
    241a:	08 95       	ret

0000241c <__ftoa_engine>:
    241c:	28 30       	cpi	r18, 0x08	; 8
    241e:	08 f0       	brcs	.+2      	; 0x2422 <__ftoa_engine+0x6>
    2420:	27 e0       	ldi	r18, 0x07	; 7
    2422:	33 27       	eor	r19, r19
    2424:	da 01       	movw	r26, r20
    2426:	99 0f       	add	r25, r25
    2428:	31 1d       	adc	r19, r1
    242a:	87 fd       	sbrc	r24, 7
    242c:	91 60       	ori	r25, 0x01	; 1
    242e:	00 96       	adiw	r24, 0x00	; 0
    2430:	61 05       	cpc	r22, r1
    2432:	71 05       	cpc	r23, r1
    2434:	39 f4       	brne	.+14     	; 0x2444 <__ftoa_engine+0x28>
    2436:	32 60       	ori	r19, 0x02	; 2
    2438:	2e 5f       	subi	r18, 0xFE	; 254
    243a:	3d 93       	st	X+, r19
    243c:	30 e3       	ldi	r19, 0x30	; 48
    243e:	2a 95       	dec	r18
    2440:	e1 f7       	brne	.-8      	; 0x243a <__ftoa_engine+0x1e>
    2442:	08 95       	ret
    2444:	9f 3f       	cpi	r25, 0xFF	; 255
    2446:	30 f0       	brcs	.+12     	; 0x2454 <__ftoa_engine+0x38>
    2448:	80 38       	cpi	r24, 0x80	; 128
    244a:	71 05       	cpc	r23, r1
    244c:	61 05       	cpc	r22, r1
    244e:	09 f0       	breq	.+2      	; 0x2452 <__ftoa_engine+0x36>
    2450:	3c 5f       	subi	r19, 0xFC	; 252
    2452:	3c 5f       	subi	r19, 0xFC	; 252
    2454:	3d 93       	st	X+, r19
    2456:	91 30       	cpi	r25, 0x01	; 1
    2458:	08 f0       	brcs	.+2      	; 0x245c <__ftoa_engine+0x40>
    245a:	80 68       	ori	r24, 0x80	; 128
    245c:	91 1d       	adc	r25, r1
    245e:	df 93       	push	r29
    2460:	cf 93       	push	r28
    2462:	1f 93       	push	r17
    2464:	0f 93       	push	r16
    2466:	ff 92       	push	r15
    2468:	ef 92       	push	r14
    246a:	19 2f       	mov	r17, r25
    246c:	98 7f       	andi	r25, 0xF8	; 248
    246e:	96 95       	lsr	r25
    2470:	e9 2f       	mov	r30, r25
    2472:	96 95       	lsr	r25
    2474:	96 95       	lsr	r25
    2476:	e9 0f       	add	r30, r25
    2478:	ff 27       	eor	r31, r31
    247a:	e6 53       	subi	r30, 0x36	; 54
    247c:	ff 4f       	sbci	r31, 0xFF	; 255
    247e:	99 27       	eor	r25, r25
    2480:	33 27       	eor	r19, r19
    2482:	ee 24       	eor	r14, r14
    2484:	ff 24       	eor	r15, r15
    2486:	a7 01       	movw	r20, r14
    2488:	e7 01       	movw	r28, r14
    248a:	05 90       	lpm	r0, Z+
    248c:	08 94       	sec
    248e:	07 94       	ror	r0
    2490:	28 f4       	brcc	.+10     	; 0x249c <__ftoa_engine+0x80>
    2492:	36 0f       	add	r19, r22
    2494:	e7 1e       	adc	r14, r23
    2496:	f8 1e       	adc	r15, r24
    2498:	49 1f       	adc	r20, r25
    249a:	51 1d       	adc	r21, r1
    249c:	66 0f       	add	r22, r22
    249e:	77 1f       	adc	r23, r23
    24a0:	88 1f       	adc	r24, r24
    24a2:	99 1f       	adc	r25, r25
    24a4:	06 94       	lsr	r0
    24a6:	a1 f7       	brne	.-24     	; 0x2490 <__ftoa_engine+0x74>
    24a8:	05 90       	lpm	r0, Z+
    24aa:	07 94       	ror	r0
    24ac:	28 f4       	brcc	.+10     	; 0x24b8 <__ftoa_engine+0x9c>
    24ae:	e7 0e       	add	r14, r23
    24b0:	f8 1e       	adc	r15, r24
    24b2:	49 1f       	adc	r20, r25
    24b4:	56 1f       	adc	r21, r22
    24b6:	c1 1d       	adc	r28, r1
    24b8:	77 0f       	add	r23, r23
    24ba:	88 1f       	adc	r24, r24
    24bc:	99 1f       	adc	r25, r25
    24be:	66 1f       	adc	r22, r22
    24c0:	06 94       	lsr	r0
    24c2:	a1 f7       	brne	.-24     	; 0x24ac <__ftoa_engine+0x90>
    24c4:	05 90       	lpm	r0, Z+
    24c6:	07 94       	ror	r0
    24c8:	28 f4       	brcc	.+10     	; 0x24d4 <__ftoa_engine+0xb8>
    24ca:	f8 0e       	add	r15, r24
    24cc:	49 1f       	adc	r20, r25
    24ce:	56 1f       	adc	r21, r22
    24d0:	c7 1f       	adc	r28, r23
    24d2:	d1 1d       	adc	r29, r1
    24d4:	88 0f       	add	r24, r24
    24d6:	99 1f       	adc	r25, r25
    24d8:	66 1f       	adc	r22, r22
    24da:	77 1f       	adc	r23, r23
    24dc:	06 94       	lsr	r0
    24de:	a1 f7       	brne	.-24     	; 0x24c8 <__ftoa_engine+0xac>
    24e0:	05 90       	lpm	r0, Z+
    24e2:	07 94       	ror	r0
    24e4:	20 f4       	brcc	.+8      	; 0x24ee <__ftoa_engine+0xd2>
    24e6:	49 0f       	add	r20, r25
    24e8:	56 1f       	adc	r21, r22
    24ea:	c7 1f       	adc	r28, r23
    24ec:	d8 1f       	adc	r29, r24
    24ee:	99 0f       	add	r25, r25
    24f0:	66 1f       	adc	r22, r22
    24f2:	77 1f       	adc	r23, r23
    24f4:	88 1f       	adc	r24, r24
    24f6:	06 94       	lsr	r0
    24f8:	a9 f7       	brne	.-22     	; 0x24e4 <__ftoa_engine+0xc8>
    24fa:	84 91       	lpm	r24, Z
    24fc:	10 95       	com	r17
    24fe:	17 70       	andi	r17, 0x07	; 7
    2500:	41 f0       	breq	.+16     	; 0x2512 <__ftoa_engine+0xf6>
    2502:	d6 95       	lsr	r29
    2504:	c7 95       	ror	r28
    2506:	57 95       	ror	r21
    2508:	47 95       	ror	r20
    250a:	f7 94       	ror	r15
    250c:	e7 94       	ror	r14
    250e:	1a 95       	dec	r17
    2510:	c1 f7       	brne	.-16     	; 0x2502 <__ftoa_engine+0xe6>
    2512:	e0 e7       	ldi	r30, 0x70	; 112
    2514:	f0 e0       	ldi	r31, 0x00	; 0
    2516:	68 94       	set
    2518:	15 90       	lpm	r1, Z+
    251a:	15 91       	lpm	r17, Z+
    251c:	35 91       	lpm	r19, Z+
    251e:	65 91       	lpm	r22, Z+
    2520:	95 91       	lpm	r25, Z+
    2522:	05 90       	lpm	r0, Z+
    2524:	7f e2       	ldi	r23, 0x2F	; 47
    2526:	73 95       	inc	r23
    2528:	e1 18       	sub	r14, r1
    252a:	f1 0a       	sbc	r15, r17
    252c:	43 0b       	sbc	r20, r19
    252e:	56 0b       	sbc	r21, r22
    2530:	c9 0b       	sbc	r28, r25
    2532:	d0 09       	sbc	r29, r0
    2534:	c0 f7       	brcc	.-16     	; 0x2526 <__ftoa_engine+0x10a>
    2536:	e1 0c       	add	r14, r1
    2538:	f1 1e       	adc	r15, r17
    253a:	43 1f       	adc	r20, r19
    253c:	56 1f       	adc	r21, r22
    253e:	c9 1f       	adc	r28, r25
    2540:	d0 1d       	adc	r29, r0
    2542:	7e f4       	brtc	.+30     	; 0x2562 <__ftoa_engine+0x146>
    2544:	70 33       	cpi	r23, 0x30	; 48
    2546:	11 f4       	brne	.+4      	; 0x254c <__ftoa_engine+0x130>
    2548:	8a 95       	dec	r24
    254a:	e6 cf       	rjmp	.-52     	; 0x2518 <__ftoa_engine+0xfc>
    254c:	e8 94       	clt
    254e:	01 50       	subi	r16, 0x01	; 1
    2550:	30 f0       	brcs	.+12     	; 0x255e <__ftoa_engine+0x142>
    2552:	08 0f       	add	r16, r24
    2554:	0a f4       	brpl	.+2      	; 0x2558 <__ftoa_engine+0x13c>
    2556:	00 27       	eor	r16, r16
    2558:	02 17       	cp	r16, r18
    255a:	08 f4       	brcc	.+2      	; 0x255e <__ftoa_engine+0x142>
    255c:	20 2f       	mov	r18, r16
    255e:	23 95       	inc	r18
    2560:	02 2f       	mov	r16, r18
    2562:	7a 33       	cpi	r23, 0x3A	; 58
    2564:	28 f0       	brcs	.+10     	; 0x2570 <__ftoa_engine+0x154>
    2566:	79 e3       	ldi	r23, 0x39	; 57
    2568:	7d 93       	st	X+, r23
    256a:	2a 95       	dec	r18
    256c:	e9 f7       	brne	.-6      	; 0x2568 <__ftoa_engine+0x14c>
    256e:	10 c0       	rjmp	.+32     	; 0x2590 <__ftoa_engine+0x174>
    2570:	7d 93       	st	X+, r23
    2572:	2a 95       	dec	r18
    2574:	89 f6       	brne	.-94     	; 0x2518 <__ftoa_engine+0xfc>
    2576:	06 94       	lsr	r0
    2578:	97 95       	ror	r25
    257a:	67 95       	ror	r22
    257c:	37 95       	ror	r19
    257e:	17 95       	ror	r17
    2580:	17 94       	ror	r1
    2582:	e1 18       	sub	r14, r1
    2584:	f1 0a       	sbc	r15, r17
    2586:	43 0b       	sbc	r20, r19
    2588:	56 0b       	sbc	r21, r22
    258a:	c9 0b       	sbc	r28, r25
    258c:	d0 09       	sbc	r29, r0
    258e:	98 f0       	brcs	.+38     	; 0x25b6 <__ftoa_engine+0x19a>
    2590:	23 95       	inc	r18
    2592:	7e 91       	ld	r23, -X
    2594:	73 95       	inc	r23
    2596:	7a 33       	cpi	r23, 0x3A	; 58
    2598:	08 f0       	brcs	.+2      	; 0x259c <__ftoa_engine+0x180>
    259a:	70 e3       	ldi	r23, 0x30	; 48
    259c:	7c 93       	st	X, r23
    259e:	20 13       	cpse	r18, r16
    25a0:	b8 f7       	brcc	.-18     	; 0x2590 <__ftoa_engine+0x174>
    25a2:	7e 91       	ld	r23, -X
    25a4:	70 61       	ori	r23, 0x10	; 16
    25a6:	7d 93       	st	X+, r23
    25a8:	30 f0       	brcs	.+12     	; 0x25b6 <__ftoa_engine+0x19a>
    25aa:	83 95       	inc	r24
    25ac:	71 e3       	ldi	r23, 0x31	; 49
    25ae:	7d 93       	st	X+, r23
    25b0:	70 e3       	ldi	r23, 0x30	; 48
    25b2:	2a 95       	dec	r18
    25b4:	e1 f7       	brne	.-8      	; 0x25ae <__ftoa_engine+0x192>
    25b6:	11 24       	eor	r1, r1
    25b8:	ef 90       	pop	r14
    25ba:	ff 90       	pop	r15
    25bc:	0f 91       	pop	r16
    25be:	1f 91       	pop	r17
    25c0:	cf 91       	pop	r28
    25c2:	df 91       	pop	r29
    25c4:	99 27       	eor	r25, r25
    25c6:	87 fd       	sbrc	r24, 7
    25c8:	90 95       	com	r25
    25ca:	08 95       	ret

000025cc <strnlen_P>:
    25cc:	fc 01       	movw	r30, r24
    25ce:	05 90       	lpm	r0, Z+
    25d0:	61 50       	subi	r22, 0x01	; 1
    25d2:	70 40       	sbci	r23, 0x00	; 0
    25d4:	01 10       	cpse	r0, r1
    25d6:	d8 f7       	brcc	.-10     	; 0x25ce <strnlen_P+0x2>
    25d8:	80 95       	com	r24
    25da:	90 95       	com	r25
    25dc:	8e 0f       	add	r24, r30
    25de:	9f 1f       	adc	r25, r31
    25e0:	08 95       	ret

000025e2 <memcpy>:
    25e2:	fb 01       	movw	r30, r22
    25e4:	dc 01       	movw	r26, r24
    25e6:	02 c0       	rjmp	.+4      	; 0x25ec <memcpy+0xa>
    25e8:	01 90       	ld	r0, Z+
    25ea:	0d 92       	st	X+, r0
    25ec:	41 50       	subi	r20, 0x01	; 1
    25ee:	50 40       	sbci	r21, 0x00	; 0
    25f0:	d8 f7       	brcc	.-10     	; 0x25e8 <memcpy+0x6>
    25f2:	08 95       	ret

000025f4 <strnlen>:
    25f4:	fc 01       	movw	r30, r24
    25f6:	61 50       	subi	r22, 0x01	; 1
    25f8:	70 40       	sbci	r23, 0x00	; 0
    25fa:	01 90       	ld	r0, Z+
    25fc:	01 10       	cpse	r0, r1
    25fe:	d8 f7       	brcc	.-10     	; 0x25f6 <strnlen+0x2>
    2600:	80 95       	com	r24
    2602:	90 95       	com	r25
    2604:	8e 0f       	add	r24, r30
    2606:	9f 1f       	adc	r25, r31
    2608:	08 95       	ret

0000260a <fputc>:
    260a:	0f 93       	push	r16
    260c:	1f 93       	push	r17
    260e:	cf 93       	push	r28
    2610:	df 93       	push	r29
    2612:	fb 01       	movw	r30, r22
    2614:	23 81       	ldd	r18, Z+3	; 0x03
    2616:	21 fd       	sbrc	r18, 1
    2618:	03 c0       	rjmp	.+6      	; 0x2620 <fputc+0x16>
    261a:	8f ef       	ldi	r24, 0xFF	; 255
    261c:	9f ef       	ldi	r25, 0xFF	; 255
    261e:	2c c0       	rjmp	.+88     	; 0x2678 <fputc+0x6e>
    2620:	22 ff       	sbrs	r18, 2
    2622:	16 c0       	rjmp	.+44     	; 0x2650 <fputc+0x46>
    2624:	46 81       	ldd	r20, Z+6	; 0x06
    2626:	57 81       	ldd	r21, Z+7	; 0x07
    2628:	24 81       	ldd	r18, Z+4	; 0x04
    262a:	35 81       	ldd	r19, Z+5	; 0x05
    262c:	42 17       	cp	r20, r18
    262e:	53 07       	cpc	r21, r19
    2630:	44 f4       	brge	.+16     	; 0x2642 <fputc+0x38>
    2632:	a0 81       	ld	r26, Z
    2634:	b1 81       	ldd	r27, Z+1	; 0x01
    2636:	9d 01       	movw	r18, r26
    2638:	2f 5f       	subi	r18, 0xFF	; 255
    263a:	3f 4f       	sbci	r19, 0xFF	; 255
    263c:	31 83       	std	Z+1, r19	; 0x01
    263e:	20 83       	st	Z, r18
    2640:	8c 93       	st	X, r24
    2642:	26 81       	ldd	r18, Z+6	; 0x06
    2644:	37 81       	ldd	r19, Z+7	; 0x07
    2646:	2f 5f       	subi	r18, 0xFF	; 255
    2648:	3f 4f       	sbci	r19, 0xFF	; 255
    264a:	37 83       	std	Z+7, r19	; 0x07
    264c:	26 83       	std	Z+6, r18	; 0x06
    264e:	14 c0       	rjmp	.+40     	; 0x2678 <fputc+0x6e>
    2650:	8b 01       	movw	r16, r22
    2652:	ec 01       	movw	r28, r24
    2654:	fb 01       	movw	r30, r22
    2656:	00 84       	ldd	r0, Z+8	; 0x08
    2658:	f1 85       	ldd	r31, Z+9	; 0x09
    265a:	e0 2d       	mov	r30, r0
    265c:	09 95       	icall
    265e:	89 2b       	or	r24, r25
    2660:	e1 f6       	brne	.-72     	; 0x261a <fputc+0x10>
    2662:	d8 01       	movw	r26, r16
    2664:	16 96       	adiw	r26, 0x06	; 6
    2666:	8d 91       	ld	r24, X+
    2668:	9c 91       	ld	r25, X
    266a:	17 97       	sbiw	r26, 0x07	; 7
    266c:	01 96       	adiw	r24, 0x01	; 1
    266e:	17 96       	adiw	r26, 0x07	; 7
    2670:	9c 93       	st	X, r25
    2672:	8e 93       	st	-X, r24
    2674:	16 97       	sbiw	r26, 0x06	; 6
    2676:	ce 01       	movw	r24, r28
    2678:	df 91       	pop	r29
    267a:	cf 91       	pop	r28
    267c:	1f 91       	pop	r17
    267e:	0f 91       	pop	r16
    2680:	08 95       	ret

00002682 <sprintf>:
    2682:	ae e0       	ldi	r26, 0x0E	; 14
    2684:	b0 e0       	ldi	r27, 0x00	; 0
    2686:	e7 e4       	ldi	r30, 0x47	; 71
    2688:	f3 e1       	ldi	r31, 0x13	; 19
    268a:	0c 94 7e 11 	jmp	0x22fc	; 0x22fc <__prologue_saves__+0x1c>
    268e:	0d 89       	ldd	r16, Y+21	; 0x15
    2690:	1e 89       	ldd	r17, Y+22	; 0x16
    2692:	86 e0       	ldi	r24, 0x06	; 6
    2694:	8c 83       	std	Y+4, r24	; 0x04
    2696:	1a 83       	std	Y+2, r17	; 0x02
    2698:	09 83       	std	Y+1, r16	; 0x01
    269a:	8f ef       	ldi	r24, 0xFF	; 255
    269c:	9f e7       	ldi	r25, 0x7F	; 127
    269e:	9e 83       	std	Y+6, r25	; 0x06
    26a0:	8d 83       	std	Y+5, r24	; 0x05
    26a2:	ae 01       	movw	r20, r28
    26a4:	47 5e       	subi	r20, 0xE7	; 231
    26a6:	5f 4f       	sbci	r21, 0xFF	; 255
    26a8:	6f 89       	ldd	r22, Y+23	; 0x17
    26aa:	78 8d       	ldd	r23, Y+24	; 0x18
    26ac:	ce 01       	movw	r24, r28
    26ae:	01 96       	adiw	r24, 0x01	; 1
    26b0:	0e 94 63 0d 	call	0x1ac6	; 0x1ac6 <vfprintf>
    26b4:	ef 81       	ldd	r30, Y+7	; 0x07
    26b6:	f8 85       	ldd	r31, Y+8	; 0x08
    26b8:	e0 0f       	add	r30, r16
    26ba:	f1 1f       	adc	r31, r17
    26bc:	10 82       	st	Z, r1
    26be:	2e 96       	adiw	r28, 0x0e	; 14
    26c0:	e4 e0       	ldi	r30, 0x04	; 4
    26c2:	0c 94 9a 11 	jmp	0x2334	; 0x2334 <__epilogue_restores__+0x1c>

000026c6 <__ultoa_invert>:
    26c6:	fa 01       	movw	r30, r20
    26c8:	aa 27       	eor	r26, r26
    26ca:	28 30       	cpi	r18, 0x08	; 8
    26cc:	51 f1       	breq	.+84     	; 0x2722 <__ultoa_invert+0x5c>
    26ce:	20 31       	cpi	r18, 0x10	; 16
    26d0:	81 f1       	breq	.+96     	; 0x2732 <__ultoa_invert+0x6c>
    26d2:	e8 94       	clt
    26d4:	6f 93       	push	r22
    26d6:	6e 7f       	andi	r22, 0xFE	; 254
    26d8:	6e 5f       	subi	r22, 0xFE	; 254
    26da:	7f 4f       	sbci	r23, 0xFF	; 255
    26dc:	8f 4f       	sbci	r24, 0xFF	; 255
    26de:	9f 4f       	sbci	r25, 0xFF	; 255
    26e0:	af 4f       	sbci	r26, 0xFF	; 255
    26e2:	b1 e0       	ldi	r27, 0x01	; 1
    26e4:	3e d0       	rcall	.+124    	; 0x2762 <__ultoa_invert+0x9c>
    26e6:	b4 e0       	ldi	r27, 0x04	; 4
    26e8:	3c d0       	rcall	.+120    	; 0x2762 <__ultoa_invert+0x9c>
    26ea:	67 0f       	add	r22, r23
    26ec:	78 1f       	adc	r23, r24
    26ee:	89 1f       	adc	r24, r25
    26f0:	9a 1f       	adc	r25, r26
    26f2:	a1 1d       	adc	r26, r1
    26f4:	68 0f       	add	r22, r24
    26f6:	79 1f       	adc	r23, r25
    26f8:	8a 1f       	adc	r24, r26
    26fa:	91 1d       	adc	r25, r1
    26fc:	a1 1d       	adc	r26, r1
    26fe:	6a 0f       	add	r22, r26
    2700:	71 1d       	adc	r23, r1
    2702:	81 1d       	adc	r24, r1
    2704:	91 1d       	adc	r25, r1
    2706:	a1 1d       	adc	r26, r1
    2708:	20 d0       	rcall	.+64     	; 0x274a <__ultoa_invert+0x84>
    270a:	09 f4       	brne	.+2      	; 0x270e <__ultoa_invert+0x48>
    270c:	68 94       	set
    270e:	3f 91       	pop	r19
    2710:	2a e0       	ldi	r18, 0x0A	; 10
    2712:	26 9f       	mul	r18, r22
    2714:	11 24       	eor	r1, r1
    2716:	30 19       	sub	r19, r0
    2718:	30 5d       	subi	r19, 0xD0	; 208
    271a:	31 93       	st	Z+, r19
    271c:	de f6       	brtc	.-74     	; 0x26d4 <__ultoa_invert+0xe>
    271e:	cf 01       	movw	r24, r30
    2720:	08 95       	ret
    2722:	46 2f       	mov	r20, r22
    2724:	47 70       	andi	r20, 0x07	; 7
    2726:	40 5d       	subi	r20, 0xD0	; 208
    2728:	41 93       	st	Z+, r20
    272a:	b3 e0       	ldi	r27, 0x03	; 3
    272c:	0f d0       	rcall	.+30     	; 0x274c <__ultoa_invert+0x86>
    272e:	c9 f7       	brne	.-14     	; 0x2722 <__ultoa_invert+0x5c>
    2730:	f6 cf       	rjmp	.-20     	; 0x271e <__ultoa_invert+0x58>
    2732:	46 2f       	mov	r20, r22
    2734:	4f 70       	andi	r20, 0x0F	; 15
    2736:	40 5d       	subi	r20, 0xD0	; 208
    2738:	4a 33       	cpi	r20, 0x3A	; 58
    273a:	18 f0       	brcs	.+6      	; 0x2742 <__ultoa_invert+0x7c>
    273c:	49 5d       	subi	r20, 0xD9	; 217
    273e:	31 fd       	sbrc	r19, 1
    2740:	40 52       	subi	r20, 0x20	; 32
    2742:	41 93       	st	Z+, r20
    2744:	02 d0       	rcall	.+4      	; 0x274a <__ultoa_invert+0x84>
    2746:	a9 f7       	brne	.-22     	; 0x2732 <__ultoa_invert+0x6c>
    2748:	ea cf       	rjmp	.-44     	; 0x271e <__ultoa_invert+0x58>
    274a:	b4 e0       	ldi	r27, 0x04	; 4
    274c:	a6 95       	lsr	r26
    274e:	97 95       	ror	r25
    2750:	87 95       	ror	r24
    2752:	77 95       	ror	r23
    2754:	67 95       	ror	r22
    2756:	ba 95       	dec	r27
    2758:	c9 f7       	brne	.-14     	; 0x274c <__ultoa_invert+0x86>
    275a:	00 97       	sbiw	r24, 0x00	; 0
    275c:	61 05       	cpc	r22, r1
    275e:	71 05       	cpc	r23, r1
    2760:	08 95       	ret
    2762:	9b 01       	movw	r18, r22
    2764:	ac 01       	movw	r20, r24
    2766:	0a 2e       	mov	r0, r26
    2768:	06 94       	lsr	r0
    276a:	57 95       	ror	r21
    276c:	47 95       	ror	r20
    276e:	37 95       	ror	r19
    2770:	27 95       	ror	r18
    2772:	ba 95       	dec	r27
    2774:	c9 f7       	brne	.-14     	; 0x2768 <__ultoa_invert+0xa2>
    2776:	62 0f       	add	r22, r18
    2778:	73 1f       	adc	r23, r19
    277a:	84 1f       	adc	r24, r20
    277c:	95 1f       	adc	r25, r21
    277e:	a0 1d       	adc	r26, r0
    2780:	08 95       	ret

00002782 <eeprom_read_block>:
    2782:	dc 01       	movw	r26, r24
    2784:	cb 01       	movw	r24, r22

00002786 <eeprom_read_blraw>:
    2786:	fc 01       	movw	r30, r24
    2788:	f9 99       	sbic	0x1f, 1	; 31
    278a:	fe cf       	rjmp	.-4      	; 0x2788 <eeprom_read_blraw+0x2>
    278c:	06 c0       	rjmp	.+12     	; 0x279a <eeprom_read_blraw+0x14>
    278e:	f2 bd       	out	0x22, r31	; 34
    2790:	e1 bd       	out	0x21, r30	; 33
    2792:	f8 9a       	sbi	0x1f, 0	; 31
    2794:	31 96       	adiw	r30, 0x01	; 1
    2796:	00 b4       	in	r0, 0x20	; 32
    2798:	0d 92       	st	X+, r0
    279a:	41 50       	subi	r20, 0x01	; 1
    279c:	50 40       	sbci	r21, 0x00	; 0
    279e:	b8 f7       	brcc	.-18     	; 0x278e <eeprom_read_blraw+0x8>
    27a0:	08 95       	ret

000027a2 <eeprom_read_byte>:
    27a2:	f9 99       	sbic	0x1f, 1	; 31
    27a4:	fe cf       	rjmp	.-4      	; 0x27a2 <eeprom_read_byte>
    27a6:	92 bd       	out	0x22, r25	; 34
    27a8:	81 bd       	out	0x21, r24	; 33
    27aa:	f8 9a       	sbi	0x1f, 0	; 31
    27ac:	99 27       	eor	r25, r25
    27ae:	80 b5       	in	r24, 0x20	; 32
    27b0:	08 95       	ret

000027b2 <eeprom_read_word>:
    27b2:	a8 e1       	ldi	r26, 0x18	; 24
    27b4:	b0 e0       	ldi	r27, 0x00	; 0
    27b6:	42 e0       	ldi	r20, 0x02	; 2
    27b8:	50 e0       	ldi	r21, 0x00	; 0
    27ba:	0c 94 c3 13 	jmp	0x2786	; 0x2786 <eeprom_read_blraw>

000027be <eeprom_update_block>:
    27be:	dc 01       	movw	r26, r24
    27c0:	a4 0f       	add	r26, r20
    27c2:	b5 1f       	adc	r27, r21
    27c4:	41 50       	subi	r20, 0x01	; 1
    27c6:	50 40       	sbci	r21, 0x00	; 0
    27c8:	48 f0       	brcs	.+18     	; 0x27dc <eeprom_update_block+0x1e>
    27ca:	cb 01       	movw	r24, r22
    27cc:	84 0f       	add	r24, r20
    27ce:	95 1f       	adc	r25, r21
    27d0:	2e 91       	ld	r18, -X
    27d2:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <eeprom_update_r18>
    27d6:	41 50       	subi	r20, 0x01	; 1
    27d8:	50 40       	sbci	r21, 0x00	; 0
    27da:	d0 f7       	brcc	.-12     	; 0x27d0 <eeprom_update_block+0x12>
    27dc:	08 95       	ret

000027de <eeprom_update_byte>:
    27de:	26 2f       	mov	r18, r22

000027e0 <eeprom_update_r18>:
    27e0:	f9 99       	sbic	0x1f, 1	; 31
    27e2:	fe cf       	rjmp	.-4      	; 0x27e0 <eeprom_update_r18>
    27e4:	92 bd       	out	0x22, r25	; 34
    27e6:	81 bd       	out	0x21, r24	; 33
    27e8:	f8 9a       	sbi	0x1f, 0	; 31
    27ea:	01 97       	sbiw	r24, 0x01	; 1
    27ec:	00 b4       	in	r0, 0x20	; 32
    27ee:	02 16       	cp	r0, r18
    27f0:	39 f0       	breq	.+14     	; 0x2800 <eeprom_update_r18+0x20>
    27f2:	1f ba       	out	0x1f, r1	; 31
    27f4:	20 bd       	out	0x20, r18	; 32
    27f6:	0f b6       	in	r0, 0x3f	; 63
    27f8:	f8 94       	cli
    27fa:	fa 9a       	sbi	0x1f, 2	; 31
    27fc:	f9 9a       	sbi	0x1f, 1	; 31
    27fe:	0f be       	out	0x3f, r0	; 63
    2800:	08 95       	ret

00002802 <eeprom_update_word>:
    2802:	01 96       	adiw	r24, 0x01	; 1
    2804:	27 2f       	mov	r18, r23
    2806:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <eeprom_update_r18>
    280a:	0c 94 ef 13 	jmp	0x27de	; 0x27de <eeprom_update_byte>

0000280e <_exit>:
    280e:	f8 94       	cli

00002810 <__stop_program>:
    2810:	ff cf       	rjmp	.-2      	; 0x2810 <__stop_program>
