

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_92_278'
================================================================
* Date:           Tue Feb  8 11:02:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_2  |        1|        3|         1|          1|          1|  1 ~ 3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     200|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     200|     139|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U978  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln93_7_fu_205_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln93_fu_187_p2    |         +|   0|  0|   9|           2|           1|
    |ap_condition_194      |       and|   0|  0|   2|           1|           1|
    |ap_condition_198      |       and|   0|  0|   2|           1|           1|
    |ap_condition_201      |       and|   0|  0|   2|           1|           1|
    |icmp_ln92_fu_182_p2   |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  35|          11|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |b5_num_1_1_fu_64         |   9|          2|   32|         64|
    |b5_num_1_2_fu_68         |   9|          2|   32|         64|
    |b5_num_1_3_fu_72         |   9|          2|   32|         64|
    |b5_num_1_4_fu_76         |   9|          2|   32|         64|
    |b5_num_1_5_fu_80         |   9|          2|   32|         64|
    |b5_num_1_fu_60           |   9|          2|   32|         64|
    |base_fu_52               |   9|          2|    2|          4|
    |idx_47_fu_56             |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|  199|        398|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |b5_num_1_1_fu_64         |  32|   0|   32|          0|
    |b5_num_1_2_fu_68         |  32|   0|   32|          0|
    |b5_num_1_3_fu_72         |  32|   0|   32|          0|
    |b5_num_1_4_fu_76         |  32|   0|   32|          0|
    |b5_num_1_5_fu_80         |  32|   0|   32|          0|
    |b5_num_1_fu_60           |  32|   0|   32|          0|
    |base_fu_52               |   2|   0|    2|          0|
    |idx_47_fu_56             |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 200|   0|  200|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_278|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_278|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_278|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_278|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_278|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_92_278|  return value|
|tmp_316                      |   in|   32|     ap_none|                          tmp_316|        scalar|
|tmp_315                      |   in|   32|     ap_none|                          tmp_315|        scalar|
|tmp_314                      |   in|   32|     ap_none|                          tmp_314|        scalar|
|zext_ln92_3                  |   in|    2|     ap_none|                      zext_ln92_3|        scalar|
|xor_ln92_3                   |   in|    2|     ap_none|                       xor_ln92_3|        scalar|
|b5_num_load_7987_out         |  out|   32|      ap_vld|             b5_num_load_7987_out|       pointer|
|b5_num_load_7987_out_ap_vld  |  out|    1|      ap_vld|             b5_num_load_7987_out|       pointer|
|b5_num_load_6981_out         |  out|   32|      ap_vld|             b5_num_load_6981_out|       pointer|
|b5_num_load_6981_out_ap_vld  |  out|    1|      ap_vld|             b5_num_load_6981_out|       pointer|
|b5_num_load_5975_out         |  out|   32|      ap_vld|             b5_num_load_5975_out|       pointer|
|b5_num_load_5975_out_ap_vld  |  out|    1|      ap_vld|             b5_num_load_5975_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------+--------------+

