
#ifndef _HW_MON_OUT_H_
#define _HW_MON_OUT_H_

#include "x_hal_5381.h"

#define IO_MON_OUT_BASE (IO_VIRT+ 0x25000)

//Page MON_3D22D
#define MON_3D22D_00 (IO_MON_OUT_BASE + 0xFD8)
    #define MON_3D22D_00_R_UIIMGWIDTH_M Fld(12,20,AC_MSKW32)//[31:20]
    #define MON_3D22D_00_R_UIIMGHEIGHT_M Fld(12,8,AC_MSKW21)//[19:8]
    #define MON_3D22D_00_R_B3D22D_EN_M Fld(1,7,AC_MSKB0)//[7:7]
    #define MON_3D22D_00_R_BMASKSEL_M Fld(1,4,AC_MSKB0)//[4:4]
    #define MON_3D22D_00_PRE_3D22D_DBUF_M Fld(1,2,AC_MSKB0)//[2:2]
    #define MON_3D22D_00_R_UI3DMODESEL_M Fld(2,0,AC_MSKB0)//[1:0]
#define MON_3D22D_01 (IO_MON_OUT_BASE + 0xFDC)
    #define MON_3D22D_01_R_UIINKWIDTH_M Fld(12,20,AC_MSKW32)//[31:20]
    #define MON_3D22D_01_R_UIINKHEIGHT_M Fld(12,8,AC_MSKW21)//[19:8]
    #define MON_3D22D_01_MON_3D22D_ATPG_CT Fld(1,6,AC_MSKB0)//[6:6]
    #define MON_3D22D_01_MON_3D22D_ATPG_OB Fld(1,5,AC_MSKB0)//[5:5]
    #define MON_3D22D_01_R_INKEN_M Fld(1,4,AC_MSKB0)//[4:4]
    #define MON_3D22D_01_R_3D22D_SET_RES_CLEAR_O_M Fld(1,3,AC_MSKB0)//[3:3]
    #define MON_3D22D_01_R_3D22D_SET_RES_FINISHED_O_M Fld(1,2,AC_MSKB0)//[2:2]
    #define MON_3D22D_01_R_3D22D_SET_RES_CLEAR_I_M Fld(1,1,AC_MSKB0)//[1:1]
    #define MON_3D22D_01_R_3D22D_SET_RES_FINISHED_I_M Fld(1,0,AC_MSKB0)//[0:0]

//Page MON_CTRL
#define MON_CTRL_00 (IO_MON_OUT_BASE + 0xEDC)
    #define MON_CTRL_00_SC_DRAM_W_WIDTH_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_CTRL_00_SC_DRAM_W_HEIGHT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_CTRL_01 (IO_MON_OUT_BASE + 0xEE0)
    #define MON_CTRL_01_SC_WR_DRAM_H_PITCH_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_CTRL_01_SC_WR_DRAM_V_PITCH_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_CTRL_02 (IO_MON_OUT_BASE + 0xEE4)
    #define MON_CTRL_02_SC_DRAM_WR_10B_SEL_1 Fld(1,31,AC_MSKB3)//[31:31]
    #define MON_CTRL_02_SC_DRAM_W_FREEZE_1 Fld(1,30,AC_MSKB3)//[30:30]
    #define MON_CTRL_02_SC_DRAM_W_444_1 Fld(1,29,AC_MSKB3)//[29:29]
    #define MON_CTRL_02_MON_CTRL_ATPG_OB Fld(1,28,AC_MSKB3)//[28:28]
    #define MON_CTRL_02_MON_CTRL_ATPG_CT Fld(1,27,AC_MSKB3)//[27:27]
    #define MON_CTRL_02_MON_DRAM_RST_W Fld(1,26,AC_MSKB3)//[26:26]
    #define MON_CTRL_02_MON_USE_INTL_CKEN Fld(1,25,AC_MSKB3)//[25:25]
    #define MON_CTRL_02_MON_OCLK_CLKEN Fld(1,24,AC_MSKB3)//[24:24]
    #define MON_CTRL_02_MON_OCLK_TVE_CLKEN Fld(1,23,AC_MSKB2)//[23:23]
    #define MON_CTRL_02_MON_MCLK_CLKEN Fld(1,22,AC_MSKB2)//[22:22]
    #define MON_CTRL_02_MON_OCLK_SWRST Fld(1,21,AC_MSKB2)//[21:21]
    #define MON_CTRL_02_MON_OCLK_TVE_SWRST Fld(1,20,AC_MSKB2)//[20:20]
    #define MON_CTRL_02_MON_MCLK_SWRST Fld(1,19,AC_MSKB2)//[19:19]
    #define MON_CTRL_02_SC_FIX_DRAM_RPTR_EN_1 Fld(1,18,AC_MSKB2)//[18:18]
    #define MON_CTRL_02_SC_FIX_DRAM_RPTR_1 Fld(4,14,AC_MSKW21)//[17:14]
#define MON_CTRL_03 (IO_MON_OUT_BASE + 0xEE8)
    #define MON_CTRL_03_SC_RPT_GEN_VCNT_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_CTRL_03_MON_RGB2YUV_BYPASS Fld(1,15,AC_MSKB1)//[15:15]
    #define MON_CTRL_03_MON_DEBUG_SEL Fld(8,7,AC_MSKW10)//[14:7]
    #define MON_CTRL_03_MON_H_ACT_SEL Fld(1,6,AC_MSKB0)//[6:6]
    #define MON_CTRL_03_MON_CEN_SEL Fld(1,5,AC_MSKB0)//[5:5]

//Page MON_DRAM
#define DRAM_MON_00 (IO_MON_OUT_BASE + 0xF80)
    #define DRAM_MON_00_DA_DRAM_LINE_PITCH Fld(4,16,AC_MSKB2)//[19:16]
    #define DRAM_MON_00_DA_OVERFLOW_CLR Fld(1,13,AC_MSKB1)//[13:13]
    #define DRAM_MON_00_DA_STATUS_CLR Fld(1,12,AC_MSKB1)//[12:12]
    #define DRAM_MON_00_DA_FRAME_NUM Fld(4,8,AC_MSKB1)//[11:8]
    #define DRAM_MON_00_DA_WRITE_EN_RELATCH Fld(1,6,AC_MSKB0)//[6:6]
    #define DRAM_MON_00_DA_MIRROR_CHROMA_INV Fld(1,5,AC_MSKB0)//[5:5]
    #define DRAM_MON_00_DA_SNAKE_MAPPING Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAM_MON_00_DA_DISPLAY_MODE Fld(2,2,AC_MSKB0)//[3:2]
    #define DRAM_MON_00_DA_READ_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define DRAM_MON_00_DA_WRITE_ENABLE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAM_MON_01 (IO_MON_OUT_BASE + 0xF84)
    #define DRAM_MON_01_DA_READ_REQ_SPACING Fld(8,24,AC_FULLB3)//[31:24]
    #define DRAM_MON_01_DA_READ_LINE_START Fld(12,8,AC_MSKW21)//[19:8]
    #define DRAM_MON_01_DA_READ_LINE_OFFSET Fld(3,0,AC_MSKB0)//[2:0]
#define DRAM_MON_02 (IO_MON_OUT_BASE + 0xF88)
    #define DRAM_MON_02_STA_RD_MAX_RESPONSE Fld(8,24,AC_FULLB3)//[31:24]
    #define DRAM_MON_02_STA_WR_MAX_RESPONSE Fld(8,8,AC_FULLB1)//[15:8]
    #define DRAM_MON_02_STA_WRITE_OOB Fld(1,3,AC_MSKB0)//[3:3]
    #define DRAM_MON_02_STA_OVERFLOW Fld(1,0,AC_MSKB0)//[0:0]
#define DRAM_MON_03 (IO_MON_OUT_BASE + 0xF8C)
    #define DRAM_MON_03_DA_FRAME_DROP_N Fld(8,16,AC_FULLB2)//[23:16]
    #define DRAM_MON_03_DA_FRAME_DROP_M Fld(8,8,AC_FULLB1)//[15:8]
    #define DRAM_MON_03_DA_WRITE_FRAME_DROP_EN Fld(1,0,AC_MSKB0)//[0:0]
#define DRAM_MON_04 (IO_MON_OUT_BASE + 0xF90)
    #define DRAM_MON_04_DA_ADDR_BASE_MSB_Y Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_05 (IO_MON_OUT_BASE + 0xF94)
    #define DRAM_MON_05_DA_ADDR_BASE_LSB_Y Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_06 (IO_MON_OUT_BASE + 0xF98)
    #define DRAM_MON_06_DA_ADDR_BASE_MSB_U Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_07 (IO_MON_OUT_BASE + 0xF9C)
    #define DRAM_MON_07_DA_ADDR_BASE_LSB_U Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_08 (IO_MON_OUT_BASE + 0xFA0)
    #define DRAM_MON_08_DA_ADDR_BASE_MSB_V Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_09 (IO_MON_OUT_BASE + 0xFA4)
    #define DRAM_MON_09_DA_ADDR_BASE_LSB_V Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_0A (IO_MON_OUT_BASE + 0xFA8)
    #define DRAM_MON_0A_DA_WADDR_HI_LIMIT Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_0B (IO_MON_OUT_BASE + 0xFAC)
    #define DRAM_MON_0B_DA_WADDR_LO_LIMIT Fld(20,11,AC_MSKDW)//[30:11]
#define DRAM_MON_0C (IO_MON_OUT_BASE + 0xFB0)
    #define DRAM_MON_0C_DA_3D_FP_LR_SWAP Fld(1,15,AC_MSKB1)//[15:15]
#define DRAM_MON_0D (IO_MON_OUT_BASE + 0xFB4)
    #define DRAM_MON_0D_STA_RD_CRC_READY Fld(1,24,AC_MSKB3)//[24:24]
    #define DRAM_MON_0D_DA_RD_CRC_CLR Fld(1,20,AC_MSKB2)//[20:20]
    #define DRAM_MON_0D_DA_RD_CRC_MODE Fld(1,16,AC_MSKB2)//[16:16]
    #define DRAM_MON_0D_STA_WR_CRC_READY Fld(1,8,AC_MSKB1)//[8:8]
    #define DRAM_MON_0D_DA_WR_CRC_CLR Fld(1,4,AC_MSKB0)//[4:4]
    #define DRAM_MON_0D_DA_WR_CRC_MODE Fld(1,0,AC_MSKB0)//[0:0]
#define DRAM_MON_0E (IO_MON_OUT_BASE + 0xFB8)
    #define DRAM_MON_0E_DA_WR_CRC_V_MASK Fld(10,20,AC_MSKW32)//[29:20]
    #define DRAM_MON_0E_DA_WR_CRC_U_MASK Fld(10,10,AC_MSKW21)//[19:10]
    #define DRAM_MON_0E_DA_WR_CRC_Y_MASK Fld(10,0,AC_MSKW10)//[9:0]
#define DRAM_MON_0F (IO_MON_OUT_BASE + 0xFBC)
    #define DRAM_MON_0F_DA_RD_CRC_V_MASK Fld(10,20,AC_MSKW32)//[29:20]
    #define DRAM_MON_0F_DA_RD_CRC_U_MASK Fld(10,10,AC_MSKW21)//[19:10]
    #define DRAM_MON_0F_DA_RD_CRC_Y_MASK Fld(10,0,AC_MSKW10)//[9:0]
#define DRAM_MON_10 (IO_MON_OUT_BASE + 0xFC0)
    #define DRAM_MON_10_STA_WR_CRC_OUT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAM_MON_11 (IO_MON_OUT_BASE + 0xFC4)
    #define DRAM_MON_11_STA_RD_CRC_OUT Fld(32,0,AC_FULLDW)//[31:0]
#define DRAM_MON_12 (IO_MON_OUT_BASE + 0xFC8)
    #define DRAM_MON_12_DA_GFX_OVERSCAN_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define DRAM_MON_12_DA_WRITE_OVERSCAN_EN Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAM_MON_12_DA_OVERSCAN_DN Fld(11,16,AC_MSKW32)//[26:16]
    #define DRAM_MON_12_DA_OVERSCAN_UP Fld(11,0,AC_MSKW10)//[10:0]
#define DRAM_MON_13 (IO_MON_OUT_BASE + 0xFCC)
    #define DRAM_MON_13_DA_OVERSCAN_RT Fld(11,16,AC_MSKW32)//[26:16]
    #define DRAM_MON_13_DA_OVERSCAN_LF Fld(11,0,AC_MSKW10)//[10:0]
#define DRAM_MON_14 (IO_MON_OUT_BASE + 0xFD0)
    #define DRAM_MON_14_MON_DRAM_IMPORT_EN Fld(1,31,AC_MSKB3)//[31:31]
    #define DRAM_MON_14_MON_DRAM_ATPG_OB Fld(1,30,AC_MSKB3)//[30:30]
    #define DRAM_MON_14_MON_DRAM_ATPG_CT Fld(1,29,AC_MSKB3)//[29:29]
    #define DRAM_MON_14_DA_WR_OFFSET_Y Fld(12,16,AC_MSKW32)//[27:16]
    #define DRAM_MON_14_DA_WR_OFFSET_X Fld(8,4,AC_MSKW10)//[11:4]
#define DRAM_MON_15 (IO_MON_OUT_BASE + 0xFD4)
    #define DRAM_MON_15_DA_ECO_RSV Fld(32,0,AC_FULLDW)//[31:0]

//Page MON_PREDS
#define MON_PRE_DS_00 (IO_MON_OUT_BASE + 0xFE0)
    #define MON_PRE_DS_00_PRE_DSCALE_H_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_00_PRE_DSCALER_V_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_PRE_DS_01 (IO_MON_OUT_BASE + 0xFE4)
    #define MON_PRE_DS_01_PRE_DSCALE_H_INIT_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_01_PRE_DSCALE_V_INIT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_PRE_DS_02 (IO_MON_OUT_BASE + 0xFE8)
    #define MON_PRE_DS_02_PRE_DSCALE_H_INIT_RIGHT_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_02_PRE_DSCALE_V_INIT_RIGHT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_PRE_DS_03 (IO_MON_OUT_BASE + 0xFEC)
    #define MON_PRE_DS_03_PREDS_MAIN_OUT_H Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_03_PREDS_MAIN_OUT_V Fld(16,0,AC_FULLW10)//[15:0]
#define MON_PRE_DS_04 (IO_MON_OUT_BASE + 0xFF0)
    #define MON_PRE_DS_04_PREDS_MAIN_IN_H Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_04_PREDS_MAIN_IN_V Fld(16,0,AC_FULLW10)//[15:0]
#define MON_PRE_DS_05 (IO_MON_OUT_BASE + 0xFF4)
    #define MON_PRE_DS_05_MON_PREDS_ATPG_CT Fld(1,31,AC_MSKB3)//[31:31]
    #define MON_PRE_DS_05_MON_PREDS_ATPG_OB Fld(1,30,AC_MSKB3)//[30:30]
    #define MON_PRE_DS_05_MAIN_SET_RES_CLEAR_O Fld(1,27,AC_MSKB3)//[27:27]
    #define MON_PRE_DS_05_MAIN_SET_RES_CLEAR_I Fld(1,26,AC_MSKB3)//[26:26]
    #define MON_PRE_DS_05_MAIN_SET_RES_FINISH_O Fld(1,25,AC_MSKB3)//[25:25]
    #define MON_PRE_DS_05_MAIN_SET_RES_FINISH_I Fld(1,24,AC_MSKB3)//[24:24]
    #define MON_PRE_DS_05_MAIN_SETRES_ACT_LINE Fld(8,16,AC_FULLB2)//[23:16]
    #define MON_PRE_DS_05_MAIN_SEL_HVCNT Fld(1,15,AC_MSKB1)//[15:15]
    #define MON_PRE_DS_05_MAIN_CLR_HVCNT Fld(1,14,AC_MSKB1)//[14:14]
    #define MON_PRE_DS_05_MAIN_VCEN_ACT_AT_SYNC Fld(1,13,AC_MSKB1)//[13:13]
    #define MON_PRE_DS_05_MAIN_HCEN_ACT_AT_SYNC Fld(1,12,AC_MSKB1)//[12:12]
    #define MON_PRE_DS_05_PREDS_3DTV_MODE_1 Fld(4,8,AC_MSKB1)//[11:8]
    #define MON_PRE_DS_05_PREDS_LR_PAIR_CTRL Fld(2,6,AC_MSKB0)//[7:6]
    #define MON_PRE_DS_05_PREDS_3DTV_INV Fld(1,5,AC_MSKB0)//[5:5]
    #define MON_PRE_DS_05_PREDS_MAIN_SETRES Fld(1,4,AC_MSKB0)//[4:4]
    #define MON_PRE_DS_05_PREDS_M_INV_VSYNC Fld(1,3,AC_MSKB0)//[3:3]
    #define MON_PRE_DS_05_PREDS_MAIN_SETRES_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define MON_PRE_DS_05_PRE_DSCALE_H_BYPASS_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define MON_PRE_DS_05_PRE_DSCALE_V_BYPASS_1 Fld(1,0,AC_MSKB0)//[0:0]
#define MON_PRE_DS_06 (IO_MON_OUT_BASE + 0xFF8)
    #define MON_PRE_DS_06_MAIN_H_ACTIVE Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_06_MAIN_H_TOTAL Fld(16,0,AC_FULLW10)//[15:0]
#define MON_PRE_DS_07 (IO_MON_OUT_BASE + 0xFFC)
    #define MON_PRE_DS_07_MAIN_V_ACTIVE Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_PRE_DS_07_MAIN_V_TOTAL Fld(16,0,AC_FULLW10)//[15:0]

//Page MON_REGEN
#define MON_REGEN_00 (IO_MON_OUT_BASE + 0xEC0)
    #define MON_REGEN_00_MON_REGEN_ATPG_OB Fld(1,31,AC_MSKB3)//[31:31]
    #define MON_REGEN_00_MON_REGEN_ATPG_CT Fld(1,30,AC_MSKB3)//[30:30]
    #define MON_REGEN_00_RG_M_SET_RES_FINISHED_O Fld(1,29,AC_MSKB3)//[29:29]
    #define MON_REGEN_00_RG_M_SET_RES_FINISHED_I Fld(1,28,AC_MSKB3)//[28:28]
    #define MON_REGEN_00_RG_M_SET_RES_CLEAR_O Fld(1,27,AC_MSKB3)//[27:27]
    #define MON_REGEN_00_RG_M_SET_RES_CLEAR_I Fld(1,26,AC_MSKB3)//[26:26]
    #define MON_REGEN_00_RG_M_SET_RES_ACTIVE Fld(1,25,AC_MSKB3)//[25:25]
    #define MON_REGEN_00_RG_M_IN_FORMAT Fld(4,12,AC_MSKB1)//[15:12]
    #define MON_REGEN_00_RG_M_BYPASS_SET_RES_DB Fld(1,11,AC_MSKB1)//[11:11]
    #define MON_REGEN_00_RG_M_IN_DISP_R_SEL Fld(1,10,AC_MSKB1)//[10:10]
    #define MON_REGEN_00_RG_M_LR_PAIR_CTRL Fld(2,8,AC_MSKB1)//[9:8]
    #define MON_REGEN_00_RG_M_SET_RES_FROM_PREV_MODULE Fld(1,6,AC_MSKB0)//[6:6]
    #define MON_REGEN_00_RG_M_SET_RES_IN_TRIG_SEL Fld(1,5,AC_MSKB0)//[5:5]
    #define MON_REGEN_00_RG_M_EVEN_ONLY Fld(1,4,AC_MSKB0)//[4:4]
    #define MON_REGEN_00_RG_M_ODD_ONLY Fld(1,3,AC_MSKB0)//[3:3]
    #define MON_REGEN_00_RG_M_CLIP_EN Fld(1,2,AC_MSKB0)//[2:2]
    #define MON_REGEN_00_RG_M_REGEN_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define MON_REGEN_00_RG_M_REGEN_BYPASS Fld(1,0,AC_MSKB0)//[0:0]
#define MON_REGEN_01 (IO_MON_OUT_BASE + 0xEC4)
    #define MON_REGEN_01_RG_M_IN_ACTIVE_HEIGHT Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_REGEN_01_RG_M_IN_ACTIVE_WIDTH Fld(16,0,AC_FULLW10)//[15:0]
#define MON_REGEN_02 (IO_MON_OUT_BASE + 0xEC8)
    #define MON_REGEN_02_RG_M_OUT_ACTIVE_HEIGHT Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_REGEN_02_RG_M_OUT_ACTIVE_WIDTH Fld(16,0,AC_FULLW10)//[15:0]
#define MON_REGEN_03 (IO_MON_OUT_BASE + 0xECC)
    #define MON_REGEN_03_RG_M_V_START_L Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_REGEN_03_RG_M_H_START_L Fld(16,0,AC_FULLW10)//[15:0]
#define MON_REGEN_04 (IO_MON_OUT_BASE + 0xED0)
    #define MON_REGEN_04_RG_M_V_START_R Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_REGEN_04_RG_M_H_START_R Fld(16,0,AC_FULLW10)//[15:0]
#define MON_REGEN_05 (IO_MON_OUT_BASE + 0xED4)
    #define MON_REGEN_05_RG_M_IN_HEIGHT_MEASURE Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_REGEN_05_RG_M_IN_WIDTH_MEASURE Fld(16,0,AC_FULLW10)//[15:0]
#define MON_REGEN_06 (IO_MON_OUT_BASE + 0xED8)
    #define MON_REGEN_06_RG_M_OUT_HEIGHT_MEASURE Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_REGEN_06_RG_M_OUT_WIDTH_MEASURE Fld(16,0,AC_FULLW10)//[15:0]

//Page MON_TVE
#define MON_TVE_01 (IO_MON_OUT_BASE + 0xEEC)
    #define MON_TVE_01_SC_TVE_SET_TOGGLE Fld(1,31,AC_MSKB3)//[31:31]
    #define MON_TVE_01_SC_SET_DATA Fld(1,30,AC_MSKB3)//[30:30]
    #define MON_TVE_01_SC_CLR_INPUT_MEASURE_2 Fld(1,29,AC_MSKB3)//[29:29]
    #define MON_TVE_01_SC_CLR_INPUT_MEASURE_1 Fld(1,28,AC_MSKB3)//[28:28]
    #define MON_TVE_01_SC_STA_P_TG_UNDERFLOW Fld(1,27,AC_MSKB3)//[27:27]
    #define MON_TVE_01_SC_CLR_PTG_UDFL_FLG Fld(1,26,AC_MSKB3)//[26:26]
    #define MON_TVE_01_SC_LINESYNC_MODE Fld(1,23,AC_MSKB2)//[23:23]
    #define MON_TVE_01_SC_SCALER_DISP_MODE Fld(1,22,AC_MSKB2)//[22:22]
    #define MON_TVE_01_SC_CLR_MTG_UDFL_FLG Fld(1,21,AC_MSKB2)//[21:21]
    #define MON_TVE_01_SC_STA_M_TG_UNDERFLOW Fld(1,20,AC_MSKB2)//[20:20]
    #define MON_TVE_01_SC_TG_DISP_R_FREERUN_EN Fld(1,18,AC_MSKB2)//[18:18]
    #define MON_TVE_01_SC_TG_TVE_IMPORT_ENABLE Fld(1,17,AC_MSKB2)//[17:17]
    #define MON_TVE_01_SC_TG_IMPORT_ENABLE Fld(1,16,AC_MSKB2)//[16:16]
    #define MON_TVE_01_SC_TG_IMPORT_VCNT Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_02 (IO_MON_OUT_BASE + 0xEF0)
    #define MON_TVE_02_SC_PNL_WIDTH Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_02_SC_PNL_HEIGHT Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_03 (IO_MON_OUT_BASE + 0xEF4)
    #define MON_TVE_03_SC_PNL_HTOTAL Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_03_SC_PNL_VTOTAL Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_04 (IO_MON_OUT_BASE + 0xEF8)
    #define MON_TVE_04_SC_PNL_FRNT_HPORCH Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_04_SC_PNL_BACK_HPORCH Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_05 (IO_MON_OUT_BASE + 0xEFC)
    #define MON_TVE_05_SC_PNL_FRNT_VPORCH Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_05_SC_PNL_BACK_VPORCH Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_06 (IO_MON_OUT_BASE + 0xF00)
    #define MON_TVE_06_SC_DRAM_RDREQ_DLY_2 Fld(4,28,AC_MSKB3)//[31:28]
    #define MON_TVE_06_SC_DRAM_RDREQ_DLY_1 Fld(4,24,AC_MSKB3)//[27:24]
    #define MON_TVE_06_SC_OSD_TVE_HLEN Fld(10,14,AC_MSKW21)//[23:14]
    #define MON_TVE_06_SC_OSD_TVE_VLEN Fld(10,4,AC_MSKW10)//[13:4]
    #define MON_TVE_06_SC_PIP2TVE_ENABLE Fld(1,3,AC_MSKB0)//[3:3]
    #define MON_TVE_06_SC_INV_TVE_VSYNC Fld(1,2,AC_MSKB0)//[2:2]
    #define MON_TVE_06_SC_INV_TVE_HDE Fld(1,1,AC_MSKB0)//[1:1]
#define MON_TVE_07 (IO_MON_OUT_BASE + 0xF04)
    #define MON_TVE_07_SC_VMSK_END_CROP_1 Fld(8,24,AC_FULLB3)//[31:24]
    #define MON_TVE_07_SC_VMSK_STR_CROP_1 Fld(8,16,AC_FULLB2)//[23:16]
    #define MON_TVE_07_SC_HMSK_END_CROP_1 Fld(8,8,AC_FULLB1)//[15:8]
    #define MON_TVE_07_SC_HMSK_STR_CROP_1 Fld(8,0,AC_FULLB0)//[7:0]
#define MON_TVE_08 (IO_MON_OUT_BASE + 0xF08)
    #define MON_TVE_08_SC_VMSK_END_CROP_2 Fld(8,24,AC_FULLB3)//[31:24]
    #define MON_TVE_08_SC_VMSK_STR_CROP_2 Fld(8,16,AC_FULLB2)//[23:16]
    #define MON_TVE_08_SC_HMSK_END_CROP_2 Fld(8,8,AC_FULLB1)//[15:8]
    #define MON_TVE_08_SC_HMSK_STR_CROP_2 Fld(8,0,AC_FULLB0)//[7:0]
#define MON_TVE_09 (IO_MON_OUT_BASE + 0xF0C)
    #define MON_TVE_09_SC_INOUT_VSYNC_DIST_2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_09_SC_INOUT_VSYNC_DIST_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_0A (IO_MON_OUT_BASE + 0xF10)
    #define MON_TVE_0A_SC_STA_FRM_VSYNC_OUT_EARLY Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_0A_SC_P_HMSK_DLY Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_0B (IO_MON_OUT_BASE + 0xF14)
    #define MON_TVE_0B_SC_TVE_VTOTAL Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_0B_SC_TVE_HTOTAL Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_0C (IO_MON_OUT_BASE + 0xF18)
    #define MON_TVE_0C_SC_TVE_HEIGHT Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_0C_SC_TVE_WIDTH Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_0D (IO_MON_OUT_BASE + 0xF1C)
    #define MON_TVE_0D_SC_TVE_FRNT_HPORCH Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_0D_SC_TVE_BACK_HPORCH Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_0E (IO_MON_OUT_BASE + 0xF20)
    #define MON_TVE_0E_SC_OUTPUT_WIDTH_1 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_0E_SC_OUTPUT_HEIGHT_1 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_0F (IO_MON_OUT_BASE + 0xF24)
    #define MON_TVE_0F_SC_OSD_VSYNC_SEL Fld(1,31,AC_MSKB3)//[31:31]
    #define MON_TVE_0F_SC_OSD_TVE_VSYNC_SEL Fld(1,30,AC_MSKB3)//[30:30]
    #define MON_TVE_0F_SC_VMSK_STR_OFST_1 Fld(17,13,AC_MSKDW)//[29:13]
#define MON_TVE_10 (IO_MON_OUT_BASE + 0xF28)
    #define MON_TVE_10_SC_HMSK_STR_OFST_2 Fld(17,15,AC_MSKDW)//[31:15]
#define MON_TVE_11 (IO_MON_OUT_BASE + 0xF2C)
    #define MON_TVE_11_SC_OUTPUT_WIDTH_2 Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_11_SC_OUTPUT_HEIGHT_2 Fld(16,0,AC_FULLW10)//[15:0]
#define MON_TVE_12 (IO_MON_OUT_BASE + 0xF30)
    #define MON_TVE_12_SC_P_VMSK_DLY Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_12_SC_OSD_TVE_VSYNC_DLY Fld(8,8,AC_FULLB1)//[15:8]
    #define MON_TVE_12_SC_OSD_VSYNC_DLY Fld(8,0,AC_FULLB0)//[7:0]
#define MON_TVE_13 (IO_MON_OUT_BASE + 0xF34)
    #define MON_TVE_13_SC_VMSK_STR_OFST_2 Fld(17,15,AC_MSKDW)//[31:15]
    #define MON_TVE_13_SC_TG_DAT_RATIO Fld(10,5,AC_MSKW10)//[14:5]
    #define MON_TVE_13_SC_PIP_RST_VCNT Fld(4,1,AC_MSKB0)//[4:1]
#define MON_TVE_14 (IO_MON_OUT_BASE + 0xF38)
    #define MON_TVE_14_SC_HMSK_STR_OFST_1 Fld(17,15,AC_MSKDW)//[31:15]
    #define MON_TVE_14_MON_TVE_ATPG_OB Fld(1,14,AC_MSKB1)//[14:14]
    #define MON_TVE_14_MON_TVE_ATPG_CT Fld(1,13,AC_MSKB1)//[13:13]
    #define MON_TVE_14_SC_INV_TVE_HSYNC Fld(1,12,AC_MSKB1)//[12:12]
    #define MON_TVE_14_SC_INV_TVE_VDE Fld(1,11,AC_MSKB1)//[11:11]
#define MON_TVE_15 (IO_MON_OUT_BASE + 0xF3C)
    #define MON_TVE_15_SC_TVE_FRNT_VPORCH Fld(16,16,AC_FULLW32)//[31:16]
    #define MON_TVE_15_SC_TVE_BACK_VPORCH Fld(16,0,AC_FULLW10)//[15:0]
 #endif

