

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 11:54:14 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       pipeline_dot_product
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.663 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.536 us | 0.536 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop_dot_product_loop  |       65|       65|         3|          1|          1|    64|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %M) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_In) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !18"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.75ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln7, %ifFalse ]" [matrix_vector_base.c:7]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %select_ln11_2, %ifFalse ]" [matrix_vector_base.c:11]   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %0 ], [ %j, %ifFalse ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %0 ], [ %sum, %ifFalse ]"   --->   Operation 14 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln7 = icmp eq i7 %indvar_flatten, -64" [matrix_vector_base.c:7]   --->   Operation 15 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.89ns)   --->   "%add_ln7 = add i7 %indvar_flatten, 1" [matrix_vector_base.c:7]   --->   Operation 16 'add' 'add_ln7' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %2, label %dot_product_loop" [matrix_vector_base.c:7]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [matrix_vector_base.c:7]   --->   Operation 18 'add' 'i' <Predicate = (!icmp_ln7)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln10 = icmp eq i4 %j_0, -8" [matrix_vector_base.c:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.45ns)   --->   "%select_ln11 = select i1 %icmp_ln10, i4 0, i4 %j_0" [matrix_vector_base.c:11]   --->   Operation 20 'select' 'select_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln11_2 = select i1 %icmp_ln10, i4 %i, i4 %i_0" [matrix_vector_base.c:11]   --->   Operation 21 'select' 'select_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln11_2, i3 0)" [matrix_vector_base.c:11]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %tmp to i8" [matrix_vector_base.c:10]   --->   Operation 23 'zext' 'zext_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln11_2 = zext i4 %select_ln11 to i8" [matrix_vector_base.c:11]   --->   Operation 24 'zext' 'zext_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln11 = add i8 %zext_ln11_2, %zext_ln10" [matrix_vector_base.c:11]   --->   Operation 25 'add' 'add_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln11_3 = zext i8 %add_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 26 'zext' 'zext_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%M_addr = getelementptr [64 x i32]* %M, i64 0, i64 %zext_ln11_3" [matrix_vector_base.c:11]   --->   Operation 27 'getelementptr' 'M_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 28 'load' 'M_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.86ns)   --->   "%j = add i4 %select_ln11, 1" [matrix_vector_base.c:10]   --->   Operation 29 'add' 'j' <Predicate = (!icmp_ln7)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i4 %select_ln11 to i64" [matrix_vector_base.c:11]   --->   Operation 30 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%V_In_addr = getelementptr [8 x i32]* %V_In, i64 0, i64 %zext_ln11_1" [matrix_vector_base.c:11]   --->   Operation 31 'getelementptr' 'V_In_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 32 'load' 'V_In_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 33 [1/2] (1.35ns)   --->   "%M_load = load i32* %M_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 33 'load' 'M_load' <Predicate = (!icmp_ln7)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln10_1 = icmp eq i4 %j, -8" [matrix_vector_base.c:10]   --->   Operation 34 'icmp' 'icmp_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10_1, label %ifTrue, label %ifFalse" [matrix_vector_base.c:10]   --->   Operation 35 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.66>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @data_loop_dot_produc)"   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%select_ln11_1 = select i1 %icmp_ln10, i32 0, i32 %sum_0" [matrix_vector_base.c:11]   --->   Operation 38 'select' 'select_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %select_ln11_2 to i64" [matrix_vector_base.c:11]   --->   Operation 39 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1) nounwind" [matrix_vector_base.c:10]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1) nounwind" [matrix_vector_base.c:10]   --->   Operation 41 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [matrix_vector_base.c:11]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.79ns)   --->   "%V_In_load = load i32* %V_In_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 43 'load' 'V_In_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 44 [1/1] (3.88ns)   --->   "%mul_ln11 = mul nsw i32 %V_In_load, %M_load" [matrix_vector_base.c:11]   --->   Operation 44 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.20ns) (out node of the LUT)   --->   "%sum = add nsw i32 %mul_ln11, %select_ln11_1" [matrix_vector_base.c:11]   --->   Operation 45 'add' 'sum' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1, i32 %tmp_1) nounwind" [matrix_vector_base.c:12]   --->   Operation 46 'specregionend' 'empty_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %zext_ln11" [matrix_vector_base.c:13]   --->   Operation 47 'getelementptr' 'V_Out_addr' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.79ns)   --->   "store i32 %sum, i32* %V_Out_addr, align 4" [matrix_vector_base.c:13]   --->   Operation 48 'store' <Predicate = (icmp_ln10_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 49 'br' <Predicate = (icmp_ln10_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 50 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [matrix_vector_base.c:15]   --->   Operation 51 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
br_ln7            (br               ) [ 011110]
indvar_flatten    (phi              ) [ 001000]
i_0               (phi              ) [ 001000]
j_0               (phi              ) [ 001000]
sum_0             (phi              ) [ 001110]
icmp_ln7          (icmp             ) [ 001110]
add_ln7           (add              ) [ 011110]
br_ln7            (br               ) [ 000000]
i                 (add              ) [ 000000]
icmp_ln10         (icmp             ) [ 001110]
select_ln11       (select           ) [ 001100]
select_ln11_2     (select           ) [ 011110]
tmp               (bitconcatenate   ) [ 000000]
zext_ln10         (zext             ) [ 000000]
zext_ln11_2       (zext             ) [ 000000]
add_ln11          (add              ) [ 000000]
zext_ln11_3       (zext             ) [ 000000]
M_addr            (getelementptr    ) [ 001100]
j                 (add              ) [ 011110]
zext_ln11_1       (zext             ) [ 000000]
V_In_addr         (getelementptr    ) [ 001010]
M_load            (load             ) [ 001010]
icmp_ln10_1       (icmp             ) [ 001010]
br_ln10           (br               ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
empty             (speclooptripcount) [ 000000]
select_ln11_1     (select           ) [ 000000]
zext_ln11         (zext             ) [ 000000]
specloopname_ln10 (specloopname     ) [ 000000]
tmp_1             (specregionbegin  ) [ 000000]
specpipeline_ln11 (specpipeline     ) [ 000000]
V_In_load         (load             ) [ 000000]
mul_ln11          (mul              ) [ 000000]
sum               (add              ) [ 011110]
empty_2           (specregionend    ) [ 000000]
V_Out_addr        (getelementptr    ) [ 000000]
store_ln13        (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
br_ln0            (br               ) [ 011110]
ret_ln15          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_In">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_Out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_loop_dot_produc"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="M_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="0"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_load/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="V_In_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_In_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_In_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="V_Out_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln13_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="indvar_flatten_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="1"/>
<pin id="95" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_0_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="1"/>
<pin id="106" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_0_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="1"/>
<pin id="117" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="sum_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln7_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln7_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln10_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln11_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln11_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_2/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln10_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln11_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln11_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_3/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln11_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11_1/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln10_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10_1/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="select_ln11_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="2"/>
<pin id="224" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln11_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="2"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mul_ln11_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sum_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln7_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln7_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln10_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2"/>
<pin id="254" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="257" class="1005" name="select_ln11_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="1"/>
<pin id="259" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="262" class="1005" name="select_ln11_2_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln11_2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="M_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="1"/>
<pin id="270" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="M_addr "/>
</bind>
</comp>

<comp id="273" class="1005" name="j_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="279" class="1005" name="V_In_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="V_In_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="M_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="icmp_ln10_1_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="sum_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="97" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="97" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="108" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="119" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="119" pin="4"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="156" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="150" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="108" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="170" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="162" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="209"><net_src comp="162" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="126" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="235"><net_src comp="74" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="220" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="236" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="246"><net_src comp="138" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="144" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="255"><net_src comp="156" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="260"><net_src comp="162" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="265"><net_src comp="170" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="271"><net_src comp="54" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="276"><net_src comp="205" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="282"><net_src comp="67" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="287"><net_src comp="61" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="292"><net_src comp="215" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="236" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {4 }
 - Input state : 
	Port: matrix_vector : M | {2 3 }
	Port: matrix_vector : V_In | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		add_ln7 : 1
		br_ln7 : 2
		i : 1
		icmp_ln10 : 1
		select_ln11 : 2
		select_ln11_2 : 2
		tmp : 3
		zext_ln10 : 4
		zext_ln11_2 : 3
		add_ln11 : 5
		zext_ln11_3 : 6
		M_addr : 7
		M_load : 8
		j : 3
	State 3
		V_In_addr : 1
		V_In_load : 2
		br_ln10 : 1
	State 4
		mul_ln11 : 1
		sum : 2
		empty_2 : 1
		V_Out_addr : 1
		store_ln13 : 3
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln7_fu_144    |    0    |    0    |    15   |
|          |       i_fu_150       |    0    |    0    |    12   |
|    add   |    add_ln11_fu_194   |    0    |    0    |    15   |
|          |       j_fu_205       |    0    |    0    |    12   |
|          |      sum_fu_236      |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln11_fu_162  |    0    |    0    |    4    |
|  select  | select_ln11_2_fu_170 |    0    |    0    |    4    |
|          | select_ln11_1_fu_220 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln7_fu_138   |    0    |    0    |    11   |
|   icmp   |   icmp_ln10_fu_156   |    0    |    0    |    9    |
|          |  icmp_ln10_1_fu_215  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln11_fu_231   |    3    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_178      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln10_fu_186   |    0    |    0    |    0    |
|          |  zext_ln11_2_fu_190  |    0    |    0    |    0    |
|   zext   |  zext_ln11_3_fu_200  |    0    |    0    |    0    |
|          |  zext_ln11_1_fu_211  |    0    |    0    |    0    |
|          |   zext_ln11_fu_227   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   182   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    M_addr_reg_268   |    6   |
|    M_load_reg_284   |   32   |
|  V_In_addr_reg_279  |    3   |
|   add_ln7_reg_247   |    7   |
|     i_0_reg_104     |    4   |
| icmp_ln10_1_reg_289 |    1   |
|  icmp_ln10_reg_252  |    1   |
|   icmp_ln7_reg_243  |    1   |
|indvar_flatten_reg_93|    7   |
|     j_0_reg_115     |    4   |
|      j_reg_273      |    4   |
|select_ln11_2_reg_262|    4   |
| select_ln11_reg_257 |    4   |
|    sum_0_reg_126    |   32   |
|     sum_reg_293     |   32   |
+---------------------+--------+
|        Total        |   142  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_61 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   3  |    6   ||    9    |
|   sum_0_reg_126  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   82   ||  2.265  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   182  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   142  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   142  |   209  |
+-----------+--------+--------+--------+--------+
