{"&cites=8480175872187677987&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design":[{"title":"Input transient protection for complementary insulated gate field effect transistor integrated circuit device","url":"https://patents.google.com/patent/US3673428A/en","authors":["TG Athanas"],"year":1972,"numCitations":34,"pdf":"https://patentimages.storage.googleapis.com/37/90/7b/49f06fafa1e223/US3673428.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12026471609833459457&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:AY9xzTWc5qYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12026471609833459457&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents","p":1,"exp":1596906118114},{"title":"Method of making CMOS structure with retarded electric field for minimum latch-up","url":"https://patents.google.com/patent/US4161417A/en","authors":["EW Yim","EW Yim PGG VanLoon"],"year":1979,"numCitations":31,"pdf":"https://patentimages.storage.googleapis.com/pdfs/US4161417.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3887937747978897534&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:fkgdWci69DUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3887937747978897534&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Epitaxial outdiffusion technique for integrated bipolar and field effect transistors","url":"https://patents.google.com/patent/US4032372A/en","authors":["MB Vora"],"year":1977,"numCitations":29,"pdf":"https://patentimages.storage.googleapis.com/9b/f9/dd/fcb8c9c84182de/US4032372.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5500332533908913001&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:aTsqLkwbVUwJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5500332533908913001&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Negative-resistance semiconductor device","url":"https://patents.google.com/patent/US4064525A/en","authors":["G Kano","G Kano N Tsuda","G Kano N Tsuda H Iwasa"],"year":1977,"numCitations":24,"pdf":"https://patentimages.storage.googleapis.com/16/be/5a/5cb9f925c27b41/US4064525.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11032244345551715723&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:i_3r68dnGpkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11032244345551715723&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Semiconductor device with internal channel stopper","url":"https://patents.google.com/patent/US3748545A/en","authors":["J Beale"],"year":1973,"numCitations":19,"pdf":"https://patentimages.storage.googleapis.com/a9/d1/86/42ee7e5075370b/US3748545.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12669153207509270434&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:oj-X2rff0a8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12669153207509270434&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Complementary enhancement and depletion mosfets with common gate and channel region, the depletion mosfet also being a jfet","url":"https://patents.google.com/patent/US3639813A/en","authors":["M Kamoshida","M Kamoshida S Nakanuma"],"year":1972,"numCitations":18,"pdf":"https://patentimages.storage.googleapis.com/d1/ec/75/e1cc31cbdee545/US3639813.pdf","citationUrl":"http://scholar.google.com/scholar?cites=17492380246979771921&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Ef5J8SdrwfIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=17492380246979771921&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Process for a self-isolation monolithic device and pedestal transistor structure","url":"https://patents.google.com/patent/US3802968A/en","authors":["H Ghosh","H Ghosh E Wajda"],"year":1974,"numCitations":13,"pdf":"https://patentimages.storage.googleapis.com/40/26/87/40f3a80b407feb/US3802968.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9715884937106614970&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:uurOkt_B1YYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9715884937106614970&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Double epitaxial method for fabricating complementary integrated circuit","url":"https://patents.google.com/patent/US3767486A/en","authors":["I Imaizumi"],"year":1973,"numCitations":10,"pdf":"https://patentimages.storage.googleapis.com/89/0c/25/2db21651982069/US3767486.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7762212587974396532&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:dIpHCTnruGsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7762212587974396532&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"CMOS structure and method utilizing retarded electric field for minimum latch-up","url":"https://patents.google.com/patent/US4203126A/en","authors":["EW Yim","EW Yim PGG VanLoon"],"year":1980,"numCitations":10,"pdf":"https://patentimages.storage.googleapis.com/bd/b2/f7/88ed0c79da70f7/US4203126.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3687281163313491546&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:Wi5Klq7aKzMJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3687281163313491546&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"},{"title":"Method for diffusion of acceptor impurities into semiconductors","url":"https://patents.google.com/patent/US3615938A/en","authors":["JC Tsai"],"year":1971,"numCitations":8,"pdf":"https://patentimages.storage.googleapis.com/b9/d6/80/c5ced32b8e3609/US3615938.pdf","citationUrl":"http://scholar.google.com/scholar?cites=16128580568561744155&as_sdt=2005&sciodt=0,5&hl=en&scioq=vlsi+design","relatedUrl":"http://scholar.google.com/scholar?q=related:G_ljAJM61N8J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16128580568561744155&hl=en&as_sdt=2005&sciodt=0,5&scioq=vlsi+design","publication":"Google Patents"}]}