# comp-arch
This project includes includes the full verilog format for a state machine that functions to recognize a 1001 4-bit digit sequence 
