import os
import random
import struct
import sys
import traceback

from riscv_definitions import *
from word import *


ADDR_WIDTH = 64
MAX_ADDR = (1 << ADDR_WIDTH) - 1
PAGE_SIZE = 4096
MAX_USER_ADDR = (1 << 48) - 1  # 用户空间最大地址


def generate_random_address_for_store_load() -> int:
    """生成用于存储/加载指令的随机内存地址，聚焦高危内存区域

    返回:
        64位内存地址，重点覆盖：
        - NULL指针附近(0-4KB)
        - 内存页边界
        - 高地址区域(内核空间)
        - 未对齐地址
        - 栈/堆附近
        - 热点页内地址（新增）
        - 跨Bitmap行地址（新增）
    """
    # 初始化函数属性（热点页和跨行页）
    if not hasattr(generate_random_address_for_store_load, "hot_page_base"):
        generate_random_address_for_store_load.hot_page_base = random.randrange(
            0, MAX_ADDR, PAGE_SIZE
        )
    if not hasattr(generate_random_address_for_store_load, "cross_line_page_base"):
        generate_random_address_for_store_load.cross_line_page_base = random.randrange(
            0, MAX_USER_ADDR, PAGE_SIZE
        )

    # 选择高风险地址模式（权重调整为整数）
    match random.choices([0, 1, 2, 3, 4, 5, 6], weights=[36, 54, 27, 45, 18, 20, 20])[
        0
    ]:
        case 0:  # NULL指针附近 (18%)
            return random.randint(0, PAGE_SIZE // 2)

        case 1:  # 页边界区域 (27%)
            base = random.randrange(0, MAX_ADDR, PAGE_SIZE)
            offset = random.choice([0, PAGE_SIZE - 1, PAGE_SIZE, PAGE_SIZE + 1])
            return base + offset

        case 2:  # 高地址区域 (13.5%)
            return MAX_ADDR - random.randint(0, 10 * PAGE_SIZE)

        case 3:  # 未对齐地址 (22.5%)
            val = random.randrange(0, MAX_ADDR) | random.randint(1, 7)
            if random.random() < 0.7:
                val = val | 0xFFF
            return val

        case 4:  # 栈/堆附近 (9%)
            ref_point = id(random.random())  # 使用真实对象地址作为参考
            return ref_point + random.randint(-2 * 1024 * 1024, 2 * 1024 * 1024)

        case 5:  # 热点页内地址 (10%)
            # 10%概率更新热点页
            if random.random() < 0.1:
                generate_random_address_for_store_load.hot_page_base = random.randrange(
                    0, MAX_ADDR, PAGE_SIZE
                )

            # 50%概率生成普通偏移，50%概率生成Bitmap边界偏移
            if random.random() < 0.5:
                offset = random.randint(0, PAGE_SIZE - 1)
            else:
                # 生成跨Bitmap子页的偏移（64B边界-4）
                k = random.randint(0, (PAGE_SIZE - 8 - 60) // 64)
                offset = 60 + 64 * k
            return generate_random_address_for_store_load.hot_page_base + offset

        case 6:  # 跨Bitmap行地址 (10%)
            # 固定使用跨行页，生成跨两个Bitmap cache line的地址
            base = generate_random_address_for_store_load.cross_line_page_base
            # 偏移量覆盖两个相邻的64B子页（0x40和0x80）
            offset = random.choice([0x40 - 4, 0x80 - 4, 0xC0 - 4])
            return base + offset


def generate_random_address_for_jump() -> int:
    """生成用于跳转指令(JALR)的随机目标地址，聚焦控制流劫持

    返回:
        64位跳转地址，重点覆盖：
        - 代码段区域
        - 数据段区域
        - 非法指令模式
        - 页边界
        - 未对齐地址
    """
    # 选择高风险跳转目标
    match random.choices([0, 1, 2, 3], weights=[35, 5, 15, 15])[0]:
        case 0:  # 代码段区域 (35%)
            # 获取当前函数的地址作为代码参考点
            func_addr = 0x80000000
            return func_addr + random.randint(-65536, 65536)

        case 1:  # 数据段区域 (25%)
            try:
                # 创建临时对象获取数据区域参考
                data_ref = id([0] * 16)
                return data_ref + random.randint(-PAGE_SIZE, PAGE_SIZE)
            except:
                # 回退策略：堆典型地址范围
                return random.randint(0x8000000, 0x20000000)

        case 2:  # 页边界 (15%)
            base = random.randrange(0x80000000, 0x80010000, PAGE_SIZE)
            return base + random.choice([0, PAGE_SIZE - 4, PAGE_SIZE])

        case 3:  # 未对齐地址 (10%)
            addr = random.randrange(0x80000000, 0x90000000)
            addr = addr | random.randint(1, 3)  # 小偏移确保在指令边界内
            if random.random() < 0.7:
                addr = addr | 0xFFF
            return addr


""" rvInstGenerator
Generates syntactically, semantically desirable unit of instructions

Properties
 2. Compilable
 1. Guarantee forward progress and end (No loop)
"""


class BaseInstGenerator:
    def __init__(self, isa="RV64G"):
        self.isa = isa
        self.rv_isas = self._get_isas(isa)

        self.opcodes_map = {}
        for isa in self.rv_isas:
            self.opcodes_map.update(rv_opcodes[isa])
        self.opcodes = list(self.opcodes_map.keys())

        self._reset_state()
        self.xNums = list(range(32))
        self.fNums = list(range(32))

    def _get_isas(self, isa):
        isas = ["trap_ret"]
        extensions = {
            "I": "rv32i",
            "M": "rv32m",
            "A": "rv32a",
            "F": "rv32f",
            "D": "rv32d",
            "Q": "rv32q",
            "zifencei": "rv_zifencei",
            # "zicsr": "rv_zicsr",
        }

        for key, ext in extensions.items():
            if key in isa:
                isas.append(ext)

        if "G" in isa:
            isas += ["rv32i", "rv32a", "rv32f", "rv_zifencei", "rv_zicsr"]

        if "RV64" in isa:
            isas = self._extend_isas(isas)

        return isas

    def _extend_isas(self, isas):
        extended_isas = []
        for isa in isas:
            extended_isas.append(isa)
            if "32" in isa:
                extended_isas.append(isa.replace("32", "64"))
        return extended_isas

    def _reset_state(self):
        self._p_num = 0
        self._l_num = 0
        self._s_num = 0
        self.used_xNums = set()
        self.used_fNums = set()
        self.used_imms = set()

    def reset(self):
        self._reset_state()

    def _get_xregs(self, region=(0, 31), no_zero=False, thres=0.2):
        if region == (0, 31) and self.used_xNums and random.random() < thres:
            xNum = random.choice(list(self.used_xNums))
        else:
            xNum = random.choice(self.xNums[region[0] : region[1]])
            self.used_xNums.add(xNum)

        if no_zero and xNum == 0:
            xNum = random.choice(self.xNums[1:])

        return f"x{xNum}"

    def _get_fregs(self, thres=0.2):
        if self.used_fNums and random.random() < thres:
            fNum = random.choice(list(self.used_fNums))
        else:
            fNum = random.choice(self.fNums)
            self.used_fNums.add(fNum)
        return f"f{fNum}"

    def _get_int(self):
        imm_addr_sl = generate_random_address_for_store_load()
        imm_addr_j = generate_random_address_for_jump()
        seeds = [
            0x0,
            0x1,
            0x2,
            0x3,
            0x4,
            0x8,
            0x0F,
            0x10,
            0x1F,
            0x7F,
            0x300,
            0x305,
            0x7FF,
            0x555,
            0xAAA,
            0x800,
            0xFFF,
            0xFFE,
            0xFFC,
            0x1000,
            0x7FFFF,
            0xFFE00,
            0x1234_5678,
            0x7FFF_FFFF,
            0x7F80_0000,
            0xFF80_0000,
            0x7FC0_0000,
            0x7F7F_FFFF,
            0x8000_0000,
            0xFFFF_FFFF,
            0xFFF8_0000,
        ]
        seeds.append(imm_addr_sl)
        seeds.append(imm_addr_j)
        imm = random.choice(seeds)
        return imm

    def _get_imm(self, iName, align, thres=0.2, zfthres=0.3, alignthres=1):
        assert align & (align - 1) == 0, "align must be power of 2"

        is_unsigned = "uimm" in iName
        prefix = "" if is_unsigned else random.choice(["", "-"])
        width = int(iName[4:] if is_unsigned else iName[3:]) - (0 if is_unsigned else 1)

        mask = (1 << width) - 1
        use_alignment = random.random() < alignthres
        mask = mask & ~(align - 1) if use_alignment else mask

        rand_val = random.random()
        if self.used_imms and rand_val < thres:
            imm = random.choice(list(self.used_imms))
        elif rand_val < thres + zfthres:
            imm = self._get_int()
            self.used_imms.add(imm)
        else:
            imm = random.randint(0, mask)
            self.used_imms.add(imm)

        return f"{prefix}{mask & imm}"

    def _get_symbol(self, inst_type, current_label, max_label, part):
        if inst_type == MEM_W:
            section = random.randint(0, 5)
            offset = random.randint(0, 27)
            return f"d_{section}_{offset}"

        if inst_type == MEM_R:
            return (
                f"{part}{random.randint(0, max_label)}"
                if random.random() < 0.2
                else f"d_{random.randint(0, 5)}_{random.randint(0, 27)}"
            )

        if inst_type in (CF_J, CF_RET):
            target = random.randint(current_label + 1, max_label)
            return f"{part}{target}"

        return f"{part}{random.randint(current_label + 1, max_label)}"

    def populate_word(self, word: Word, max_label: int, part: str):
        if word.populated:
            return

        region = (10, 15) if part == PREFIX else (0, 31)
        opvals = {}

        for xreg in word.xregs:
            opvals[xreg] = self._get_xregs(region, word.tpe != NONE)

        for freg in word.fregs:
            opvals[freg] = self._get_fregs()

        for imm, align in word.imms:
            opvals[imm] = self._get_imm(imm, align)

        for symbol in word.symbols:
            opvals[symbol] = self._get_symbol(word.tpe, word.label, max_label, part)

        word.populate(opvals, part)

    def get_word(self, part: str) -> Word:
        label_num = getattr(self, f"{part}_num")
        setattr(self, f"{part}_num", label_num + 1)

        opcode = self._select_opcode(part)
        if opcode in list(hv_instructions.keys()):
            syntax, xregs, fregs, imms, symbols = hv_instructions[opcode]
        elif opcode in list(cbo_instructions.keys()):
            syntax, xregs, fregs, imms, symbols = cbo_instructions[opcode]
        elif opcode in list(rv_vector.keys()):
            syntax, xregs, fregs, imms, symbols = rv_vector[opcode]
        else:
            syntax, xregs, fregs, imms, symbols = self.opcodes_map[opcode]

        xregs = list(xregs)
        fregs = list(fregs)
        imms = list(imms)
        symbols = list(symbols)
        inst_type, insts = self._process_opcode(
            opcode,
            syntax,
            xregs,
            fregs,
            imms,
            symbols,
        )
        return Word(
            label_num,
            insts,
            inst_type,
            xregs,
            fregs,
            imms,
            symbols,
        )

    def _select_opcode(self, part: str) -> str:
        if part == PREFIX:
            return random.choice(list(rv_zicsr.keys()))
        return random.choice(self.opcodes)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):
        inst_type = NONE
        insts = [syntax]

        for key, (opcodes_set, handler) in opcodes_words.items():
            if opcode in opcodes_set:
                inst_type, insts = handler(opcode, syntax, xregs, fregs, imms, symbols)
                break

        return inst_type, insts


class RandomInstGenerator(BaseInstGenerator):
    """Default generator using random instruction selection"""

    templates = [0, 1, 2]
    pass


# 测试从用户模式（U-mode）切换到超级模式（S-mode）或机器模式（M-mode）
class IllLow2highGenerator(BaseInstGenerator):
    templates = [2]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.4) and (part == MAIN or part == SUFFIX):
            # Prioritize privileged instructions
            dice = random.randint(0, 100)
            if dice < 20:
                opcode = random.choice(["sret", "mret", "sfence.vma", "csrrw"])
            elif dice >= 20 and dice < 30:
                opcode = "ecall"
            else:
                opcode = random.choice(["csrrs", "csrrc", "csrrw"])
            return opcode
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csr_r(opcode, syntax, xregs, fregs, imms, symbols):
            csr = random.choice(["sstatus", "mstatus", "sepc", "mepc"])
            tpe = CSR
            insts = ["xor xreg1, xreg1, xreg1"]
            for i in range(random.randint(0, 3)):
                set_bits = random.choice([1, 3])
                offset = random.randint(0, 31)
                insts = insts + [
                    "addi xreg{}, zero, {}".format(i + 2, set_bits),
                    "slli xreg{}, xreg{}, {}".format(i + 2, i + 2, offset),
                    "add xreg1, xreg1, xreg{}".format(i + 2),
                ]
                xregs.append("xreg{}".format(i + 2))
            insts.append(syntax.format(csr))

            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrw", "csrrs", "csrrc"]:
            inst_type, insts = _word_csr_r(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


# 验证从 M-mode 到 S-mode 的合法切换是否正常。
class M2SLegalSwitchGenerator(BaseInstGenerator):
    templates = [0]

    def _select_opcode(self, part: str) -> str:
        if random.random() < 0.3 and part == MAIN:
            return "csrrw"
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csrrw(opcode, syntax, xregs, fregs, imms, symbols):
            csr = random.choice(["mepc", "mstatus"])
            tpe = CSR
            if csr == "mepc":
                insts = [
                    "auipc xreg1, 0",
                    "addi  xreg1, xreg1, 16",
                ]
            elif csr == "mstatus":
                i = random.randint(0, 3)
                insts = [
                    "csrr xreg1, mstatus",
                    "li  xreg{}, {}".format(i + 3, ~(3 << 11)),
                    "and xreg1, xreg1, xreg{}".format(i + 3),
                    "ori xreg1, xreg1, -2048",
                ]
                xregs.append("xreg{}".format(i + 3))
            insts.append(syntax.format(csr))
            insts.append("mret")

            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrw"]:
            inst_type, insts = _word_csrrw(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


# 从 S-mode 到 U-mode 的合法切换是否正常。
class S2ULegalSwitchGenerator(BaseInstGenerator):
    templates = [1]

    def _select_opcode(self, part: str) -> str:
        if random.random() < 0.2 and part == MAIN:
            return "csrrw"
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csrrw(opcode, syntax, xregs, fregs, imms, symbols):
            csr = random.choice(["sepc", "sstatus"])
            tpe = CSR
            if csr == "sepc":
                insts = [
                    "auipc xreg1, 0",
                    "addi  xreg1, xreg1, 16",
                ]
                insts.append(syntax.format(csr))
            elif csr == "sstatus":
                i = random.randint(0, 3)
                insts = [
                    "csrr xreg1, sstatus",
                    "li  xreg{}, {}".format(i + 3, ~(3 << 8)),
                    "and xreg1, xreg1, xreg{}".format(i + 3),
                ]
                xregs.append("xreg{}".format(i + 3))
                insts.append(syntax.format(csr))
                insts.append("sret")

            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrw"]:
            inst_type, insts = _word_csrrw(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


class RandSwitchGenerator(BaseInstGenerator):
    templates = [0, 1, 2]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.2) and (part == MAIN or part == SUFFIX):
            return random.choice(
                list(rv_zicsr.keys())
                + list(rv_zifencei.keys())
                + ["fence", "ecall", "ebreak", "mret", "sret"]
            )
        return super()._select_opcode(part)


class InterruptGenerator(BaseInstGenerator):
    templates = [0, 1, 2]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.3) and (part == MAIN):
            return "csrrs"
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csrrs(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = CSR
            offset = random.randint(0, 16)
            insts = ["li xreg1, {}".format(1 << offset), "csrs mip, xreg1"]
            insts.append(syntax.format("mie"))

            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrs"]:
            inst_type, insts = _word_csrrs(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


class ExceptionGenerator(BaseInstGenerator):
    templates = [0, 1, 2]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.2) and (part == MAIN or part == SUFFIX):
            return random.choices(
                ["jalr", "ebreak", "lw", "sw", "ecall"], weights=[1, 2, 10, 10, 2]
            )[0]
            # return random.choice(["jalr", "ebreak", "lw", "sw", "ecall"])
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_jalr(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = CF_J

            insts = ["li xreg1, {}".format(generate_random_address_for_jump()), syntax]

            return (tpe, insts)

        def _word_mem(opcode, syntax, xregs, fregs, imms, symbols):
            if opcode == "sw":
                tpe = MEM_W
            elif opcode == "lw":
                tpe = MEM_R
            addr = generate_random_address_for_store_load()
            insts = ["li xreg1, {}".format(addr), syntax]
            return (tpe, insts)

        def _word_ecall(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE
            if random.random() < 0.7:
                v = random.choice([0x1 << 11, 0])
                insts = ["li xreg0, {}".format(v), "csrw mstatus, xreg0", syntax]
                xregs.append("xreg0")
            else:
                insts = [syntax]
            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["jalr"]:
            inst_type, insts = _word_jalr(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["lw", "sw"]:
            inst_type, insts = _word_mem(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["ecall"]:
            inst_type, insts = _word_ecall(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        if random.random() < 0.05 and len(insts) > 2:
            random_position = random.randint(0, len(insts))
            insts.insert(
                random_position, ".word 0x{:X}".format(random.randint(0x0, 0xFFFF))
            )
        return inst_type, insts


class CounterTimerGenerator(BaseInstGenerator):
    templates = [0, 1, 2]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.3) and (part == MAIN or part == SUFFIX):
            return random.choice(["csrrw", "csrrs", "csrrc"])
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):
        def _word_csr(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = CSR
            reg = random.choice(counter_timers + csr_names)
            if reg == "time":
                insts = [
                    "csrr xreg1, {}".format(reg),
                    "addi xreg1, xreg1, {}".format(
                        random.choice([0x1, 0x2, 0x100, -2048, 2047, -1, 0x80])
                    ),
                ]
            else:
                k = random.randint(0, 10)
                insts = []
                while k > 0:
                    insts.append(syntax.format(reg))
                    k -= 1
            insts.append(syntax.format(reg))

            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrw", "csrrs", "csrrc"]:
            inst_type, insts = _word_csr(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


class HyperviserGenerator(BaseInstGenerator):
    templates = [3]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.7) and (part == MAIN or part == SUFFIX):
            return random.choice(
                list(rv_zicsr.keys())
                + list(hv_instructions.keys())
                + list(rv32i_stype.keys())
                + list(rv32i_itype.keys())
                + list(rv32i_jtype.keys())
            )
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csr(opcode, syntax, xregs, fregs, imms, symbols):
            return word_csr_csrs(
                opcode, syntax, xregs, fregs, imms, symbols, csr_names + hv_csrs
            )

        def _word_sfence(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE

            imms += [("uimm1", 1), ("uimm6", 8)]
            insts = [
                "li xreg0, uimm1",
                "addi xreg1, xreg0, uimm6",
            ] + [syntax]

            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["sfence.vma"]:
            inst_type, insts = _word_sfence(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["csrrw", "csrrs", "csrrc", "csrrwi", "csrrsi", "csrrci"]:
            inst_type, insts = _word_csr(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


# 3，4级页表， sv48
class BitmaprGenerator(BaseInstGenerator):
    templates = [4]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.7) and (part == MAIN or part == SUFFIX):
            return random.choice(
                list(rv_zicsr.keys())
                + list(rv32i_stype.keys())
                + list(rv32i_itype.keys())
            )
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csr(opcode, syntax, xregs, fregs, imms, symbols):
            csrs_list = random.sample(csr_names, 3)
            csrs_list += csr_bitmap
            return word_csr_csrs(opcode, syntax, xregs, fregs, imms, symbols, csrs_list)

        def _word_sfence(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE

            imms += [("uimm1", 1), ("uimm6", 8)]
            insts = [
                "li xreg0, uimm1",
                "addi xreg1, xreg0, uimm6",
            ] + [syntax]

            return (tpe, insts)

        def _word_mem(opcode, syntax, xregs, fregs, imms, symbols):
            if opcode == "sw":
                tpe = MEM_W
            elif opcode == "lw":
                tpe = MEM_R
            addr = generate_random_address_for_store_load()
            insts = ["li xreg1, {}".format(addr), syntax]
            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrw", "csrrs", "csrrc", "csrrwi", "csrrsi", "csrrci"]:
            inst_type, insts = _word_csr(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["sfence.vma"]:
            inst_type, insts = _word_sfence(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["lw", "sw"]:
            inst_type, insts = _word_mem(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


class MptGenerator(BaseInstGenerator):
    templates = [4]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.7) and (part == MAIN or part == SUFFIX):
            return random.choice(
                list(rv_zicsr.keys())
                + list(rv32i_stype.keys())
                + list(rv32i_itype.keys())
            )
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csr(opcode, syntax, xregs, fregs, imms, symbols):
            csrs_list = random.sample(csr_names, 3)
            csrs_list += csr_mpt
            return word_csr_csrs(opcode, syntax, xregs, fregs, imms, symbols, csrs_list)

        def _word_sfence(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE

            imms += [("uimm1", 1), ("uimm6", 8)]
            insts = [
                "li xreg0, uimm1",
                "addi xreg1, xreg0, uimm6",
            ] + [syntax]

            return (tpe, insts)

        def _word_jalr(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = CF_J

            insts = ["li xreg1, {}".format(generate_random_address_for_jump()), syntax]

            return (tpe, insts)

        def _word_mem(opcode, syntax, xregs, fregs, imms, symbols):
            if opcode == "sw":
                tpe = MEM_W
            elif opcode == "lw":
                tpe = MEM_R
            addr = generate_random_address_for_store_load()
            if random.random() < 0.3:
                addr |= 0xFFF
            insts = ["li xreg1, {}".format(addr), syntax]
            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in ["csrrw", "csrrs", "csrrc", "csrrwi", "csrrsi", "csrrci"]:
            inst_type, insts = _word_csr(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["sfence.vma"]:
            inst_type, insts = _word_sfence(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["jalr"]:
            inst_type, insts = _word_jalr(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in [
            "lw",
            "sw",
            "lb",
            "lh",
            "ld",
            "lbu",
            "lhu",
            "lwu",
            "flw",
            "fld",
            "flq",
            "sb",
            "sh",
            "sd",
            "fsw",
            "fsd",
            "fsq",
        ]:
            inst_type, insts = _word_mem(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


class CBOGenerator(BaseInstGenerator):
    templates = [0]

    def _select_opcode(self, part: str) -> str:
        if (random.random() < 0.5) and (part == MAIN or part == SUFFIX):
            return random.choice(list(cbo_instructions.keys()))
        return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csr(opcode, syntax, xregs, fregs, imms, symbols):
            csrs_list = random.sample(csr_names, 3)
            csrs_list += csrs_cbo
            return word_csr_csrs(opcode, syntax, xregs, fregs, imms, symbols, csrs_list)

        def _word_cbo_m(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = MEM_R
            addr = generate_random_address_for_store_load()
            insts = ["li xreg1, {}".format(addr), syntax]
            return (tpe, insts)

        def _word_cbo_i(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = CF_J
            insts = ["li xreg1, {}".format(generate_random_address_for_jump()), syntax]
            return (tpe, insts)

        def _word_sfence(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE
            insts = [syntax]
            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]
        cbo_list = list(cbo_instructions.keys())
        cbo_list.remove("prefetch.i")

        if opcode in cbo_list:
            inst_type, insts = _word_cbo_m(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["prefetch.i"]:
            inst_type, insts = _word_cbo_i(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["csrrw", "csrrs", "csrrc", "csrrwi", "csrrsi", "csrrci"]:
            inst_type, insts = _word_csr(opcode, syntax, xregs, fregs, imms, symbols)
        elif opcode in ["sfence.vma"]:
            inst_type, insts = _word_sfence(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


# TODO
# vector 扩展补全
class VectorGenerator(BaseInstGenerator):
    templates = [0]

    def _select_opcode(self, part: str) -> str:
        if part == PREFIX:
            return "vsetvli"
        elif (random.random() < 0.5) and (part == MAIN or part == SUFFIX):
            return random.choice(list(rv_vector.keys()))
        else:
            return super()._select_opcode(part)

    def _process_opcode(self, opcode, syntax, xregs, fregs, imms, symbols):

        def _word_csr(opcode, syntax, xregs, fregs, imms, symbols):
            csrs_list = random.sample(csr_names, 3)
            csrs_list += csrs_vector
            return word_csr_csrs(opcode, syntax, xregs, fregs, imms, symbols, csrs_list)

        def _word_vec_config(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE
            if opcode == "vsetvli":
                vtypei = random.choice(["e8", "e16", "e32", "e64"])
                if random.random() < 0.5:
                    vtypei += random.choice(
                        [",m1", ",m2", ",m4", ",m8", ",mf8", ",mf4", ",mf2"]
                    )
                vtypei += ", ta, ma"
                # if random.random() < 0.5:
                #     vtypei += random.choice([",d1", ",d2", ",d4", ",d8"])
                insts = [syntax.format(vtypei)]
                return (tpe, insts)
            else:
                insts = [syntax]
                return (tpe, insts)

        def _word_vec_load_store(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE
            insts = [syntax.format(random.choice(vreg_names))]
            return (tpe, insts)

        def _word_vec_indexed(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE
            vreg_names_l = list(vreg_names)
            vreg1 = random.choice(vreg_names_l)
            vreg_names_l.remove(vreg1)
            vreg2 = random.choice(vreg_names_l)
            insts = [syntax.format(vreg1, vreg2)]
            return (tpe, insts)

        def _word_vec_seg(opcode, syntax, xregs, fregs, imms, symbols):
            tpe = NONE
            nf = random.randint(2, 9)
            vreg = random.choice(vreg_names)
            s = random.choice(["b", "h", "w", "e"])
            if opcode == "vlseg":
                if s != "e" and random.random() < 0.5:
                    s += "u"
                # if random.random() < 0.5:
                #     s += "ff"
                insts = [syntax.format(nf, s, vreg)]
            elif opcode == "vsseg":
                insts = [syntax.format(nf, s, vreg)]
            return (tpe, insts)

        inst_type = NONE
        insts = [syntax]

        if opcode in list(vector_configuration_setting_instructions.keys()):
            inst_type, insts = _word_vec_config(
                opcode, syntax, xregs, fregs, imms, symbols
            )
        elif opcode in list(vector_load_store_instructions.keys()):
            inst_type, insts = _word_vec_load_store(
                opcode, syntax, xregs, fregs, imms, symbols
            )
        elif opcode in list(vector_indexed_instructions.keys()):
            inst_type, insts = _word_vec_indexed(
                opcode, syntax, xregs, fregs, imms, symbols
            )
        elif opcode in list(vector_segment_loads_and_stores.keys()):
            inst_type, insts = _word_vec_seg(
                opcode, syntax, xregs, fregs, imms, symbols
            )
        elif opcode in ["csrrw", "csrrs", "csrrc", "csrrwi", "csrrsi", "csrrci"]:
            inst_type, insts = _word_csr(opcode, syntax, xregs, fregs, imms, symbols)
        else:
            for key, (opcodes_set, handler) in opcodes_words.items():
                if opcode in opcodes_set:
                    inst_type, insts = handler(
                        opcode, syntax, xregs, fregs, imms, symbols
                    )
                    break

        return inst_type, insts


# 使用示例
# generator = PrivilegedInstGenerator(isa="RV64G")
# word = generator.get_word(part=MAIN)
