Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 09/02/99 10:46:25

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


BB1_CONTROLLER_IF


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

bb1_controller_if
      EPF6016AQC208-3      13       38       0   38          2  %

User Pins:                 13       38       0  



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6016AQC208-3 are preliminary


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

***** Logic for device 'bb1_controller_if' compiled without errors.




Device: EPF6016AQC208-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF
    MultiVolt I/O                              = OFF

                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                           b                                                                                                  
                                           b                                                                                                  
                                           1                                                                                                  
                                           _                                                                                                  
                                           p                                                                                                  
                                           g                                                                                                  
                                           a                         R                                                                        
                                           1       R     R   R       e                                                         R   R R        
                                           _       e     e   e       g       R                                                 e   e e        
                                           l     R g     g R g   R R _ R R   e R R                                 R           g   g g R R R  
                                           o R   e _     _ e _   e e b e e   g e e                                 e           _   _ _ e e e  
                                           a e R g b     b g b R g g b g g   _ g g R                               g   R       b   b b g g g  
                                           d g e _ b     b _ b e _ _ 1 _ _   b _ _ e                               _   e       b   b b _ _ _  
                                           _ _ g b 1     1 b 1 g b b _ b b   b b b g                               b   g       1   1 1 b b b  
                                           G b _ b _     _ b _ _ b b H b b R 1 b b _                               b   _       _   _ _ b b b  
                                           _ b b 1 H     H 1 H b 1 1 p 1 1 e _ 1 1 b                               1   b       H   H H 1 1 1  
                                     R R R M 1 b _ p     p _ p b _ _ h _ _ g B _ _ b                               _   b       p   p p _ _ _  
                                     e e e _ _ 1 B h     h H h 1 H H a H H _ u H B 1                               B   1       h   h h B B B  
                                     g g g T T _ u a     a p a _ p p s p p b r p u _                               u   _       a   a a u u u  
                                     _ _ _ C C T r s     s h s L h h e h h b s h r L                               r   L       s   s s r r r  
                                     b b b o _ C s e     e a e i a a C a a 1 t a s i         R R R R R R R R R R R s R i     R e R e e s s s  
                                     b b b n r _ t C     C s C n s s o s s _ P s t n         E E E E E E E E E E E t E n     E C E C C t t t  
                                     1 1 1 _ d o P o     o e o e e e a e e S h e P e       ^ S S S S S S S S S S S P S e     S o S o o P P P  
                                     _ _ _ T y n h a V   a F a T F F r F F y a F h T ^ V   D E E E E E E E E E E E h E T V   E a E a a h h h  
                                     d d d C _ _ a r C   r i r y i i s i i s s i a y D C   A R R R R R R R R R R R a R y C   R r R r r a a a  
                                     i i i r o o s s C G s n s p n n e n n t e n s p C C G T V V V V V V V V V V V s V p C G V s V s s s s s  
                                     o o o d f f e e I N e e e e e e 1 e e e 1 e e e L I N A E E E E E E E E E E E e E e I N E e E e e e e e  
                                     7 6 0 y f f 0 8 O D 7 6 9 5 1 7 0 0 2 m 0 5 9 6 K O D 0 D D D D D D D D D D D 8 D 7 O D D 6 D 5 2 1 2 5  
                                   ----------------------------------------------------------------------------------------------------------_ 
                                  / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
                                 /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
                   Reg_bb1_dio1 |  1                                                                                                         156 | Reg_bb1_BurstPhase6 
                   Reg_bb1_dio5 |  2                                                                                                         155 | Reg_bb1_BurstPhase7 
                   Reg_bb1_dio2 |  3                                                                                                         154 | Reg_bb1_HphaseCoarse0 
                   Reg_bb1_dio4 |  4                                                                                                         153 | Reg_bb1_HphaseCoarse1 
                   Reg_bb1_dio3 |  5                                                                                                         152 | Reg_bb1_HphaseCoarse4 
                           ^nCE |  6                                                                                                         151 | Reg_bb1_HphaseCoarse3 
                            GND |  7                                                                                                         150 | ^CONF_DONE 
                         VCCINT |  8                                                                                                         149 | VCCIO 
                          VCCIO |  9                                                                                                         148 | VCCINT 
            Reg_bb1_BurstPhase4 | 10                                                                                                         147 | GND 
              Reg_bb1_LineType4 | 11                                                                                                         146 | RESERVED 
                 Reg_bb1_PedOff | 12                                                                                                         145 | RESERVED 
            Reg_bb1_HphaseFine4 | 13                                                                                                         144 | RESERVED 
            Reg_bb1_HphaseFine3 | 14                                                                                                         143 | RESERVED 
            Reg_bb1_BurstPhase3 | 15                                                                                                         142 | RESERVED 
                       RESERVED | 16                                                                                                         141 | RESERVED 
                       RESERVED | 17                                                                                                         140 | RESERVED 
                       RESERVED | 18                                                                                                         139 | RESERVED 
                       RESERVED | 19                                                                                                         138 | RESERVED 
                       RESERVED | 20                                                                                                         137 | RESERVED 
                       RESERVED | 21                                                                                                         136 | RESERVED 
                       RESERVED | 22                                                                                                         135 | RESERVED 
                       RESERVED | 23                                                                                                         134 | RESERVED 
             bb1_pga1_load_b7_0 | 24                                                                                                         133 | RESERVED 
                            GND | 25                                                                                                         132 | bb1_pga1_load_ltype_poff_hc10_8 
                         VCCINT | 26                                                                                                         131 | VCCIO 
                          VCCIO | 27                                             EPF6016AQC208-3                                             130 | VCCINT 
            bb1_pga1_load_hc7_0 | 28                                                                                                         129 | GND 
                       RESERVED | 29                                                                                                         128 | bb1_pga1_load_hf7_0 
                       RESERVED | 30                                                                                                         127 | RESERVED 
                       RESERVED | 31                                                                                                         126 | RESERVED 
                       RESERVED | 32                                                                                                         125 | RESERVED 
                       RESERVED | 33                                                                                                         124 | RESERVED 
                       RESERVED | 34                                                                                                         123 | RESERVED 
                       RESERVED | 35                                                                                                         122 | RESERVED 
                       RESERVED | 36                                                                                                         121 | RESERVED 
                       RESERVED | 37                                                                                                         120 | RESERVED 
                       RESERVED | 38                                                                                                         119 | RESERVED 
                       RESERVED | 39                                                                                                         118 | RESERVED 
                       RESERVED | 40                                                                                                         117 | RESERVED 
                       RESERVED | 41                                                                                                         116 | RESERVED 
                       RESERVED | 42                                                                                                         115 | RESERVED 
                            GND | 43                                                                                                         114 | RESERVED 
                         VCCINT | 44                                                                                                         113 | RESERVED 
                          VCCIO | 45                                                                                                         112 | VCCIO 
                          ^MSEL | 46                                                                                                         111 | VCCINT 
                       RESERVED | 47                                                                                                         110 | GND 
                       RESERVED | 48                                                                                                         109 | RESERVED 
                       RESERVED | 49                                                                                                         108 | RESERVED 
                       RESERVED | 50                                                                                                         107 | RESERVED 
                       RESERVED | 51                                                                                                         106 | RESERVED 
                       RESERVED | 52                                                                                                         105 | RESERVED 
                                |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
                                 \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
                                  \----------------------------------------------------------------------------------------------------------- 
                                     R R R R R R R R R G V R R R R R R R R R R R R R ^ G V ^ R R R R R R R R R R R R R R G V R R R R R R R R  
                                     E E E E E E E E E N C E E E E E E E E E E E E E n N C n E E E E E E E E E E E E E E N C E E E E E E E E  
                                     S S S S S S S S S D C S S S S S S S S S S S S S C D C S S S S S S S S S S S S S S S D C S S S S S S S S  
                                     E E E E E E E E E   I E E E E E E E E E E E E E O   I T E E E E E E E E E E E E E E   I E E E E E E E E  
                                     R R R R R R R R R   O R R R R R R R R R R R R R N   O A R R R R R R R R R R R R R R   O R R R R R R R R  
                                     V V V V V V V V V     V V V V V V V V V V V V V F     T V V V V V V V V V V V V V V     V V V V V V V V  
                                     E E E E E E E E E     E E E E E E E E E E E E E I     U E E E E E E E E E E E E E E     E E E E E E E E  
                                     D D D D D D D D D     D D D D D D D D D D D D D G     S D D D D D D D D D D D D D D     D D D D D D D D  
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              
                                                                                                                                              


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    3/22( 13%)      1/4
A2       2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      0/22(  0%)    1/22(  4%)      0/4
A3       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A4       2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
A5       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A6       2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
A7       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    1/22(  4%)      0/4
A8       2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      0/4
A9       2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
A10      2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A11      2/10( 20%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
B2       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4
B4       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      0/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            47/167    ( 28%)
Total logic cells used:                         38/1320   (  2%)
Average fan-in:                                 1.00/4    ( 25%)
Total fan-in:                                  38/5280    (  0%)

Total input pins required:                      13
Total output pins required:                     38
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     38
Total flipflops required:                       38
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         0/1320   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      4   2   4   2   4   2   4   2   2   2   2   0   0   0   0   0   0   0   0   0   0   0     30
 B:      0   4   0   4   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      8
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:   4   6   4   6   4   2   4   2   2   2   2   0   0   0   0   0   0   0   0   0   0   0     38



Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  24      -    -    --      INPUT  G            0    0    0    0  bb1_pga1_load_b7_0
 205      -    A    --      INPUT               0    0    0    6  bb1_pga1_load_G_M_TCon_TCrdy
  28      -    -    --      INPUT  G            0    0    0    0  bb1_pga1_load_hc7_0
 128      -    -    --      INPUT  G            0    0    0    0  bb1_pga1_load_hf7_0
 132      -    -    --      INPUT  G            0    0    0    0  bb1_pga1_load_ltype_poff_hc10_8
 206      -    A    --      INPUT               0    0    0    5  Reg_bb1_dio0
   1      -    A    --      INPUT               0    0    0    5  Reg_bb1_dio1
   3      -    A    --      INPUT               0    0    0    5  Reg_bb1_dio2
   5      -    B    --      INPUT               0    0    0    4  Reg_bb1_dio3
   4      -    B    --      INPUT               0    0    0    4  Reg_bb1_dio4
   2      -    A    --      INPUT               0    0    0    5  Reg_bb1_dio5
 207      -    A    --      INPUT               0    0    0    5  Reg_bb1_dio6
 208      -    A    --      INPUT               0    0    0    5  Reg_bb1_dio7


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
 202      -    -    02     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase0
 159      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase1
 158      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase2
  15      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase3
  10      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase4
 157      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase5
 156      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase6
 155      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase7
 169      -    -    18     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase8
 186      -    -    11     OUTPUT               0    1    0    0  Reg_bb1_BurstPhase9
 188      -    -    09     OUTPUT           $   0    1    0    0  Reg_bb1_BurstPhase10
 154      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse0
 153      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse1
 160      -    A    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse2
 151      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse3
 152      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse4
 161      -    -    22     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse5
 163      -    -    20     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse6
 198      -    -    04     OUTPUT               0    1    0    0  Reg_bb1_HphaseCoarse7
 201      -    -    03     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseCoarse8
 196      -    -    05     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseCoarse9
 192      -    -    07     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseCoarse10
 191      -    -    07     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseFine0
 194      -    -    06     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseFine1
 190      -    -    08     OUTPUT               0    1    0    0  Reg_bb1_HphaseFine2
  14      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseFine3
  13      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_HphaseFine4
 187      -    -    10     OUTPUT               0    1    0    0  Reg_bb1_HphaseFine5
 197      -    -    04     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseFine6
 193      -    -    06     OUTPUT           $   0    1    0    0  Reg_bb1_HphaseFine7
  11      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_LineType4
 195      -    -    05     OUTPUT           $   0    1    0    0  Reg_bb1_LineType5
 185      -    -    11     OUTPUT           $   0    1    0    0  Reg_bb1_LineType6
 167      -    -    19     OUTPUT               0    1    0    0  Reg_bb1_LineType7
  12      -    B    --     OUTPUT               0    1    0    0  Reg_bb1_PedOff
 189      -    -    09     OUTPUT           $   0    1    0    0  Reg_bb1_System
 203      -    -    02     OUTPUT           $   0    1    0    0  Reg_bb1_TC_on_off
 204      -    -    01     OUTPUT           $   0    1    0    0  Reg_bb1_TC_rdy_off


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2    A    06        DFF   +          1    0    1    0  :14
   -      1    A    11        DFF   +          1    0    1    0  :16
   -      1    A    05        DFF   +          1    0    1    0  :18
   -      2    B    02        DFF   +          1    0    1    0  :20
   -      1    B    02        DFF   +          1    0    1    0  :22
   -      7    A    07        DFF   +          1    0    1    0  :46
   -      6    A    05        DFF   +          1    0    1    0  :48
   -      3    A    05        DFF   +          1    0    1    0  :50
   -      3    B    02        DFF   +          1    0    1    0  :52
   -      4    B    02        DFF   +          1    0    1    0  :54
   -      2    A    07        DFF   +          1    0    1    0  :56
   -      2    A    05        DFF   +          1    0    1    0  :58
   -      1    A    07        DFF   +          1    0    1    0  :60
   -      6    A    09        DFF              2    0    1    0  :62
   -      1    A    01        DFF              2    0    1    0  :64
   -      2    A    01        DFF              2    0    1    0  :66
   -      6    A    07        DFF   +          1    0    1    0  vec_H_hi10 (:68)
   -      1    A    04        DFF   +          1    0    1    0  vec_H_hi9 (:69)
   -      1    A    02        DFF   +          1    0    1    0  vec_H_hi8 (:70)
   -      2    A    08        DFF   +          1    0    1    0  vec_H_low7 (:79)
   -      4    A    03        DFF   +          1    0    1    0  vec_H_low6 (:80)
   -      4    A    01        DFF   +          1    0    1    0  vec_H_low5 (:81)
   -      4    B    04        DFF   +          1    0    1    0  vec_H_low4 (:82)
   -      3    B    04        DFF   +          1    0    1    0  vec_H_low3 (:83)
   -      3    A    01        DFF   +          1    0    1    0  vec_H_low2 (:84)
   -      1    A    08        DFF   +          1    0    1    0  vec_H_low1 (:85)
   -      2    A    02        DFF   +          1    0    1    0  vec_H_low0 (:86)
   -      3    A    03        DFF   +          1    0    1    0  vec_Burst_low7 (:87)
   -      1    A    03        DFF   +          1    0    1    0  vec_Burst_low6 (:88)
   -      2    A    03        DFF   +          1    0    1    0  vec_Burst_low5 (:89)
   -      2    B    04        DFF   +          1    0    1    0  vec_Burst_low4 (:90)
   -      1    B    04        DFF   +          1    0    1    0  vec_Burst_low3 (:91)
   -      1    A    10        DFF   +          1    0    1    0  vec_Burst_low2 (:92)
   -      1    A    09        DFF   +          1    0    1    0  vec_Burst_low1 (:93)
   -      5    A    04        DFF   +          1    0    1    0  vec_Burst_low0 (:94)
   -      6    A    10        DFF              2    0    1    0  vec_Burst_hi10 (:95)
   -      4    A    06        DFF              2    0    1    0  vec_Burst_hi9 (:96)
   -      2    A    11        DFF              2    0    1    0  vec_Burst_hi8 (:97)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:      12/ 96( 12%)    12/ 48( 25%)     0/ 48(  0%)    7/20( 35%)      8/20( 40%)     0/20(  0%)
B:       2/ 96(  2%)     8/ 48( 16%)     0/ 48(  0%)    2/20( 10%)      8/20( 40%)     0/20(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
E:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
F:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
02:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
03:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
07:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT        8         bb1_pga1_load_b7_0
INPUT        8         bb1_pga1_load_hc7_0
INPUT        8         bb1_pga1_load_hf7_0
INPUT        8         bb1_pga1_load_ltype_poff_hc10_8
INPUT        6         bb1_pga1_load_G_M_TCon_TCrdy


Device-Specific Information:c:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt
bb1_controller_if

** EQUATIONS **

bb1_pga1_load_b7_0 : INPUT;
bb1_pga1_load_G_M_TCon_TCrdy : INPUT;
bb1_pga1_load_hc7_0 : INPUT;
bb1_pga1_load_hf7_0 : INPUT;
bb1_pga1_load_ltype_poff_hc10_8 : INPUT;
Reg_bb1_dio0 : INPUT;
Reg_bb1_dio1 : INPUT;
Reg_bb1_dio2 : INPUT;
Reg_bb1_dio3 : INPUT;
Reg_bb1_dio4 : INPUT;
Reg_bb1_dio5 : INPUT;
Reg_bb1_dio6 : INPUT;
Reg_bb1_dio7 : INPUT;

-- Node name is 'Reg_bb1_BurstPhase0' 
-- Equation name is 'Reg_bb1_BurstPhase0', type is output 
Reg_bb1_BurstPhase0 =  vec_Burst_low0;

-- Node name is 'Reg_bb1_BurstPhase1' 
-- Equation name is 'Reg_bb1_BurstPhase1', type is output 
Reg_bb1_BurstPhase1 =  vec_Burst_low1;

-- Node name is 'Reg_bb1_BurstPhase2' 
-- Equation name is 'Reg_bb1_BurstPhase2', type is output 
Reg_bb1_BurstPhase2 =  vec_Burst_low2;

-- Node name is 'Reg_bb1_BurstPhase3' 
-- Equation name is 'Reg_bb1_BurstPhase3', type is output 
Reg_bb1_BurstPhase3 =  vec_Burst_low3;

-- Node name is 'Reg_bb1_BurstPhase4' 
-- Equation name is 'Reg_bb1_BurstPhase4', type is output 
Reg_bb1_BurstPhase4 =  vec_Burst_low4;

-- Node name is 'Reg_bb1_BurstPhase5' 
-- Equation name is 'Reg_bb1_BurstPhase5', type is output 
Reg_bb1_BurstPhase5 =  vec_Burst_low5;

-- Node name is 'Reg_bb1_BurstPhase6' 
-- Equation name is 'Reg_bb1_BurstPhase6', type is output 
Reg_bb1_BurstPhase6 =  vec_Burst_low6;

-- Node name is 'Reg_bb1_BurstPhase7' 
-- Equation name is 'Reg_bb1_BurstPhase7', type is output 
Reg_bb1_BurstPhase7 =  vec_Burst_low7;

-- Node name is 'Reg_bb1_BurstPhase8' 
-- Equation name is 'Reg_bb1_BurstPhase8', type is output 
Reg_bb1_BurstPhase8 =  vec_Burst_hi8;

-- Node name is 'Reg_bb1_BurstPhase9' 
-- Equation name is 'Reg_bb1_BurstPhase9', type is output 
Reg_bb1_BurstPhase9 =  vec_Burst_hi9;

-- Node name is 'Reg_bb1_BurstPhase10' 
-- Equation name is 'Reg_bb1_BurstPhase10', type is output 
Reg_bb1_BurstPhase10 =  vec_Burst_hi10;

-- Node name is 'Reg_bb1_HphaseCoarse0' 
-- Equation name is 'Reg_bb1_HphaseCoarse0', type is output 
Reg_bb1_HphaseCoarse0 =  vec_H_low0;

-- Node name is 'Reg_bb1_HphaseCoarse1' 
-- Equation name is 'Reg_bb1_HphaseCoarse1', type is output 
Reg_bb1_HphaseCoarse1 =  vec_H_low1;

-- Node name is 'Reg_bb1_HphaseCoarse2' 
-- Equation name is 'Reg_bb1_HphaseCoarse2', type is output 
Reg_bb1_HphaseCoarse2 =  vec_H_low2;

-- Node name is 'Reg_bb1_HphaseCoarse3' 
-- Equation name is 'Reg_bb1_HphaseCoarse3', type is output 
Reg_bb1_HphaseCoarse3 =  vec_H_low3;

-- Node name is 'Reg_bb1_HphaseCoarse4' 
-- Equation name is 'Reg_bb1_HphaseCoarse4', type is output 
Reg_bb1_HphaseCoarse4 =  vec_H_low4;

-- Node name is 'Reg_bb1_HphaseCoarse5' 
-- Equation name is 'Reg_bb1_HphaseCoarse5', type is output 
Reg_bb1_HphaseCoarse5 =  vec_H_low5;

-- Node name is 'Reg_bb1_HphaseCoarse6' 
-- Equation name is 'Reg_bb1_HphaseCoarse6', type is output 
Reg_bb1_HphaseCoarse6 =  vec_H_low6;

-- Node name is 'Reg_bb1_HphaseCoarse7' 
-- Equation name is 'Reg_bb1_HphaseCoarse7', type is output 
Reg_bb1_HphaseCoarse7 =  vec_H_low7;

-- Node name is 'Reg_bb1_HphaseCoarse8' 
-- Equation name is 'Reg_bb1_HphaseCoarse8', type is output 
Reg_bb1_HphaseCoarse8 =  vec_H_hi8;

-- Node name is 'Reg_bb1_HphaseCoarse9' 
-- Equation name is 'Reg_bb1_HphaseCoarse9', type is output 
Reg_bb1_HphaseCoarse9 =  vec_H_hi9;

-- Node name is 'Reg_bb1_HphaseCoarse10' 
-- Equation name is 'Reg_bb1_HphaseCoarse10', type is output 
Reg_bb1_HphaseCoarse10 =  vec_H_hi10;

-- Node name is 'Reg_bb1_HphaseFine0' 
-- Equation name is 'Reg_bb1_HphaseFine0', type is output 
Reg_bb1_HphaseFine0 =  _LC1_A7;

-- Node name is 'Reg_bb1_HphaseFine1' 
-- Equation name is 'Reg_bb1_HphaseFine1', type is output 
Reg_bb1_HphaseFine1 =  _LC2_A5;

-- Node name is 'Reg_bb1_HphaseFine2' 
-- Equation name is 'Reg_bb1_HphaseFine2', type is output 
Reg_bb1_HphaseFine2 =  _LC2_A7;

-- Node name is 'Reg_bb1_HphaseFine3' 
-- Equation name is 'Reg_bb1_HphaseFine3', type is output 
Reg_bb1_HphaseFine3 =  _LC4_B2;

-- Node name is 'Reg_bb1_HphaseFine4' 
-- Equation name is 'Reg_bb1_HphaseFine4', type is output 
Reg_bb1_HphaseFine4 =  _LC3_B2;

-- Node name is 'Reg_bb1_HphaseFine5' 
-- Equation name is 'Reg_bb1_HphaseFine5', type is output 
Reg_bb1_HphaseFine5 =  _LC3_A5;

-- Node name is 'Reg_bb1_HphaseFine6' 
-- Equation name is 'Reg_bb1_HphaseFine6', type is output 
Reg_bb1_HphaseFine6 =  _LC6_A5;

-- Node name is 'Reg_bb1_HphaseFine7' 
-- Equation name is 'Reg_bb1_HphaseFine7', type is output 
Reg_bb1_HphaseFine7 =  _LC7_A7;

-- Node name is 'Reg_bb1_LineType4' 
-- Equation name is 'Reg_bb1_LineType4', type is output 
Reg_bb1_LineType4 =  _LC2_B2;

-- Node name is 'Reg_bb1_LineType5' 
-- Equation name is 'Reg_bb1_LineType5', type is output 
Reg_bb1_LineType5 =  _LC1_A5;

-- Node name is 'Reg_bb1_LineType6' 
-- Equation name is 'Reg_bb1_LineType6', type is output 
Reg_bb1_LineType6 =  _LC1_A11;

-- Node name is 'Reg_bb1_LineType7' 
-- Equation name is 'Reg_bb1_LineType7', type is output 
Reg_bb1_LineType7 =  _LC2_A6;

-- Node name is 'Reg_bb1_PedOff' 
-- Equation name is 'Reg_bb1_PedOff', type is output 
Reg_bb1_PedOff =  _LC1_B2;

-- Node name is 'Reg_bb1_System' 
-- Equation name is 'Reg_bb1_System', type is output 
Reg_bb1_System =  _LC6_A9;

-- Node name is 'Reg_bb1_TC_on_off' 
-- Equation name is 'Reg_bb1_TC_on_off', type is output 
Reg_bb1_TC_on_off =  _LC1_A1;

-- Node name is 'Reg_bb1_TC_rdy_off' 
-- Equation name is 'Reg_bb1_TC_rdy_off', type is output 
Reg_bb1_TC_rdy_off =  _LC2_A1;

-- Node name is ':97' = 'vec_Burst_hi8' 
-- Equation name is 'vec_Burst_hi8', location is LC2_A11, type is buried.
vec_Burst_hi8 = DFF( Reg_bb1_dio0, !bb1_pga1_load_G_M_TCon_TCrdy,  VCC,  VCC);

-- Node name is ':96' = 'vec_Burst_hi9' 
-- Equation name is 'vec_Burst_hi9', location is LC4_A6, type is buried.
vec_Burst_hi9 = DFF( Reg_bb1_dio1, !bb1_pga1_load_G_M_TCon_TCrdy,  VCC,  VCC);

-- Node name is ':95' = 'vec_Burst_hi10' 
-- Equation name is 'vec_Burst_hi10', location is LC6_A10, type is buried.
vec_Burst_hi10 = DFF( Reg_bb1_dio2, !bb1_pga1_load_G_M_TCon_TCrdy,  VCC,  VCC);

-- Node name is ':94' = 'vec_Burst_low0' 
-- Equation name is 'vec_Burst_low0', location is LC5_A4, type is buried.
vec_Burst_low0 = DFF( Reg_bb1_dio0, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':93' = 'vec_Burst_low1' 
-- Equation name is 'vec_Burst_low1', location is LC1_A9, type is buried.
vec_Burst_low1 = DFF( Reg_bb1_dio1, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':92' = 'vec_Burst_low2' 
-- Equation name is 'vec_Burst_low2', location is LC1_A10, type is buried.
vec_Burst_low2 = DFF( Reg_bb1_dio2, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':91' = 'vec_Burst_low3' 
-- Equation name is 'vec_Burst_low3', location is LC1_B4, type is buried.
vec_Burst_low3 = DFF( Reg_bb1_dio3, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':90' = 'vec_Burst_low4' 
-- Equation name is 'vec_Burst_low4', location is LC2_B4, type is buried.
vec_Burst_low4 = DFF( Reg_bb1_dio4, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':89' = 'vec_Burst_low5' 
-- Equation name is 'vec_Burst_low5', location is LC2_A3, type is buried.
vec_Burst_low5 = DFF( Reg_bb1_dio5, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':88' = 'vec_Burst_low6' 
-- Equation name is 'vec_Burst_low6', location is LC1_A3, type is buried.
vec_Burst_low6 = DFF( Reg_bb1_dio6, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':87' = 'vec_Burst_low7' 
-- Equation name is 'vec_Burst_low7', location is LC3_A3, type is buried.
vec_Burst_low7 = DFF( Reg_bb1_dio7, GLOBAL(!bb1_pga1_load_b7_0),  VCC,  VCC);

-- Node name is ':70' = 'vec_H_hi8' 
-- Equation name is 'vec_H_hi8', location is LC1_A2, type is buried.
vec_H_hi8 = DFF( Reg_bb1_dio0, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':69' = 'vec_H_hi9' 
-- Equation name is 'vec_H_hi9', location is LC1_A4, type is buried.
vec_H_hi9 = DFF( Reg_bb1_dio1, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':68' = 'vec_H_hi10' 
-- Equation name is 'vec_H_hi10', location is LC6_A7, type is buried.
vec_H_hi10 = DFF( Reg_bb1_dio2, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':86' = 'vec_H_low0' 
-- Equation name is 'vec_H_low0', location is LC2_A2, type is buried.
vec_H_low0 = DFF( Reg_bb1_dio0, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':85' = 'vec_H_low1' 
-- Equation name is 'vec_H_low1', location is LC1_A8, type is buried.
vec_H_low1 = DFF( Reg_bb1_dio1, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':84' = 'vec_H_low2' 
-- Equation name is 'vec_H_low2', location is LC3_A1, type is buried.
vec_H_low2 = DFF( Reg_bb1_dio2, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':83' = 'vec_H_low3' 
-- Equation name is 'vec_H_low3', location is LC3_B4, type is buried.
vec_H_low3 = DFF( Reg_bb1_dio3, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':82' = 'vec_H_low4' 
-- Equation name is 'vec_H_low4', location is LC4_B4, type is buried.
vec_H_low4 = DFF( Reg_bb1_dio4, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':81' = 'vec_H_low5' 
-- Equation name is 'vec_H_low5', location is LC4_A1, type is buried.
vec_H_low5 = DFF( Reg_bb1_dio5, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':80' = 'vec_H_low6' 
-- Equation name is 'vec_H_low6', location is LC4_A3, type is buried.
vec_H_low6 = DFF( Reg_bb1_dio6, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':79' = 'vec_H_low7' 
-- Equation name is 'vec_H_low7', location is LC2_A8, type is buried.
vec_H_low7 = DFF( Reg_bb1_dio7, GLOBAL(!bb1_pga1_load_hc7_0),  VCC,  VCC);

-- Node name is ':14' 
-- Equation name is '_LC2_A6', type is buried 
_LC2_A6  = DFF( Reg_bb1_dio7, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':16' 
-- Equation name is '_LC1_A11', type is buried 
_LC1_A11 = DFF( Reg_bb1_dio6, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':18' 
-- Equation name is '_LC1_A5', type is buried 
_LC1_A5  = DFF( Reg_bb1_dio5, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':20' 
-- Equation name is '_LC2_B2', type is buried 
_LC2_B2  = DFF( Reg_bb1_dio4, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':22' 
-- Equation name is '_LC1_B2', type is buried 
_LC1_B2  = DFF( Reg_bb1_dio3, GLOBAL(!bb1_pga1_load_ltype_poff_hc10_8),  VCC,  VCC);

-- Node name is ':46' 
-- Equation name is '_LC7_A7', type is buried 
_LC7_A7  = DFF( Reg_bb1_dio7, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':48' 
-- Equation name is '_LC6_A5', type is buried 
_LC6_A5  = DFF( Reg_bb1_dio6, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':50' 
-- Equation name is '_LC3_A5', type is buried 
_LC3_A5  = DFF( Reg_bb1_dio5, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':52' 
-- Equation name is '_LC3_B2', type is buried 
_LC3_B2  = DFF( Reg_bb1_dio4, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':54' 
-- Equation name is '_LC4_B2', type is buried 
_LC4_B2  = DFF( Reg_bb1_dio3, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':56' 
-- Equation name is '_LC2_A7', type is buried 
_LC2_A7  = DFF( Reg_bb1_dio2, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':58' 
-- Equation name is '_LC2_A5', type is buried 
_LC2_A5  = DFF( Reg_bb1_dio1, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':60' 
-- Equation name is '_LC1_A7', type is buried 
_LC1_A7  = DFF( Reg_bb1_dio0, GLOBAL(!bb1_pga1_load_hf7_0),  VCC,  VCC);

-- Node name is ':62' 
-- Equation name is '_LC6_A9', type is buried 
_LC6_A9  = DFF( Reg_bb1_dio7, !bb1_pga1_load_G_M_TCon_TCrdy,  VCC,  VCC);

-- Node name is ':64' 
-- Equation name is '_LC1_A1', type is buried 
_LC1_A1  = DFF( Reg_bb1_dio6, !bb1_pga1_load_G_M_TCon_TCrdy,  VCC,  VCC);

-- Node name is ':66' 
-- Equation name is '_LC2_A1', type is buried 
_LC2_A1  = DFF( Reg_bb1_dio5, !bb1_pga1_load_G_M_TCon_TCrdy,  VCC,  VCC);



Project Informationc:\pt5220\blackburst\pgadesign\bb_pga1\bb1_controller_if.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:05
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:02
   Fitter                                 00:00:29
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:44


Memory Allocated
-----------------

Peak memory allocated during compilation  = 12,744K
