

================================================================
== Vitis HLS Report for 'activity_kernel'
================================================================
* Date:           Thu Apr 15 23:38:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        activity_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z100i-ffv900-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  59.969 ns|        0 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_15_2  |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_28_3  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 3, States = { 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.47>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 43 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hr"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %t"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %t, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %meanhr"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %meanhr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tpower"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tpower, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %stationarity"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stationarity, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %activity"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %activity, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %acmin"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %acmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hrmin"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hrmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %stmin"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tpmin"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tpmin, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmin0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmin0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmin1"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmin1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len" [activity_kernel.c:3]   --->   Operation 70 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %len_read, i32 31" [activity_kernel.c:3]   --->   Operation 71 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.89ns)   --->   "%p_neg = sub i32 0, i32 %len_read" [activity_kernel.c:3]   --->   Operation 72 'sub' 'p_neg' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31" [activity_kernel.c:3]   --->   Operation 73 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i31 %p_lshr" [activity_kernel.c:3]   --->   Operation 74 'zext' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.87ns)   --->   "%p_neg_t = sub i32 0, i32 %p_lshr_cast" [activity_kernel.c:3]   --->   Operation 75 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_lshr_f = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %len_read, i32 1, i32 31" [activity_kernel.c:3]   --->   Operation 76 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i31 %p_lshr_f" [activity_kernel.c:3]   --->   Operation 77 'zext' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%div = select i1 %tmp_10, i32 %p_neg_t, i32 %p_lshr_f_cast" [activity_kernel.c:3]   --->   Operation 78 'select' 'div' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %len_read, i32 1, i32 31" [activity_kernel.c:11]   --->   Operation 79 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.96ns)   --->   "%icmp_ln11 = icmp_sgt  i31 %tmp_11, i31 0" [activity_kernel.c:11]   --->   Operation 80 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%hr_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %hr" [activity_kernel.c:12]   --->   Operation 81 'read' 'hr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.29ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %._crit_edge16, void %.lr.ph15" [activity_kernel.c:11]   --->   Operation 82 'br' 'br_ln11' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %hr_read" [activity_kernel.c:12]   --->   Operation 83 'bitcast' 'bitcast_ln12' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.29ns)   --->   "%br_ln11 = br void" [activity_kernel.c:11]   --->   Operation 84 'br' 'br_ln11' <Predicate = (icmp_ln11)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 13.0>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln11, void %.split4, i32 0, void %.lr.ph15" [activity_kernel.c:11]   --->   Operation 85 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%meanhr0 = phi i64 %meanhr0_1, void %.split4, i64 0, void %.lr.ph15"   --->   Operation 86 'phi' 'meanhr0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.89ns)   --->   "%add_ln11 = add i32 %i, i32 1" [activity_kernel.c:11]   --->   Operation 87 'add' 'add_ln11' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.96ns)   --->   "%icmp_ln11_1 = icmp_eq  i32 %i, i32 %div" [activity_kernel.c:11]   --->   Operation 89 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11_1, void %.split4, void %._crit_edge16.loopexit" [activity_kernel.c:11]   --->   Operation 90 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.96ns)   --->   "%icmp_ln12 = icmp_eq  i32 %add_ln11, i32 %div" [activity_kernel.c:12]   --->   Operation 91 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln11_1)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [3/3] (9.16ns)   --->   "%meanhr0_1 = dacc i64 @_ssdm_op_DACC, i64 %bitcast_ln12, i1 %icmp_ln12" [activity_kernel.c:12]   --->   Operation 92 'dacc' 'meanhr0_1' <Predicate = (!icmp_ln11_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.16>
ST_3 : Operation 93 [2/3] (9.16ns)   --->   "%meanhr0_1 = dacc i64 @_ssdm_op_DACC, i64 %bitcast_ln12, i1 %icmp_ln12" [activity_kernel.c:12]   --->   Operation 93 'dacc' 'meanhr0_1' <Predicate = (!icmp_ln11_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.16>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [activity_kernel.c:5]   --->   Operation 94 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_4 : Operation 95 [1/3] (9.16ns)   --->   "%meanhr0_1 = dacc i64 @_ssdm_op_DACC, i64 %bitcast_ln12, i1 %icmp_ln12" [activity_kernel.c:12]   --->   Operation 95 'dacc' 'meanhr0_1' <Predicate = (!icmp_ln11_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.29>
ST_5 : Operation 97 [1/1] (1.29ns)   --->   "%br_ln0 = br void %._crit_edge16"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln11)> <Delay = 1.29>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%meanhr0_0_lcssa = phi i64 0, void, i64 %meanhr0, void %._crit_edge16.loopexit"   --->   Operation 98 'phi' 'meanhr0_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%i_1 = phi i32 0, void, i32 %div, void %._crit_edge16.loopexit" [activity_kernel.c:3]   --->   Operation 99 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %i_1" [activity_kernel.c:15]   --->   Operation 100 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%wide_trip_count21 = sext i32 %len_read" [activity_kernel.c:3]   --->   Operation 101 'sext' 'wide_trip_count21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %hr_read" [activity_kernel.c:16]   --->   Operation 102 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.29ns)   --->   "%br_ln15 = br void" [activity_kernel.c:15]   --->   Operation 103 'br' 'br_ln15' <Predicate = true> <Delay = 1.29>

State 6 <SV = 3> <Delay = 22.9>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%i_2 = phi i64 %add_ln15, void %.split2, i64 %sext_ln15, void %._crit_edge16" [activity_kernel.c:15]   --->   Operation 104 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%meanhr1 = phi i64 %meanhr1_1, void %.split2, i64 0, void %._crit_edge16"   --->   Operation 105 'phi' 'meanhr1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (2.26ns)   --->   "%icmp_ln15 = icmp_slt  i64 %i_2, i64 %wide_trip_count21" [activity_kernel.c:15]   --->   Operation 107 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %._crit_edge10.loopexit_ifconv, void %.split2" [activity_kernel.c:15]   --->   Operation 108 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (22.9ns)   --->   "%meanhr1_1 = dadd i64 %meanhr1, i64 %bitcast_ln16" [activity_kernel.c:16]   --->   Operation 109 'dadd' 'meanhr1_1' <Predicate = (icmp_ln15)> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.69ns)   --->   "%add_ln15 = add i64 %i_2, i64 1" [activity_kernel.c:15]   --->   Operation 110 'add' 'add_ln15' <Predicate = (icmp_ln15)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 45.8>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [activity_kernel.c:5]   --->   Operation 111 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 112 [1/2] (22.9ns)   --->   "%meanhr1_1 = dadd i64 %meanhr1, i64 %bitcast_ln16" [activity_kernel.c:16]   --->   Operation 112 'dadd' 'meanhr1_1' <Predicate = (icmp_ln15)> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 16.2>
ST_8 : Operation 114 [2/2] (16.2ns)   --->   "%conv = sitodp i32 %div" [activity_kernel.c:19]   --->   Operation 114 'sitodp' 'conv' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 5> <Delay = 16.2>
ST_9 : Operation 115 [1/2] (16.2ns)   --->   "%conv = sitodp i32 %div" [activity_kernel.c:19]   --->   Operation 115 'sitodp' 'conv' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 6> <Delay = 59.9>
ST_10 : Operation 116 [6/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 116 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [6/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 117 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 59.9>
ST_11 : Operation 118 [5/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 118 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [5/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 119 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 59.9>
ST_12 : Operation 120 [4/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 120 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [4/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 121 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 59.9>
ST_13 : Operation 122 [3/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 122 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [3/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 123 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 59.9>
ST_14 : Operation 124 [2/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 124 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [2/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 125 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 59.9>
ST_15 : Operation 126 [1/6] (59.9ns)   --->   "%meanhr0_2 = ddiv i64 %meanhr0_0_lcssa, i64 %conv" [activity_kernel.c:19]   --->   Operation 126 'ddiv' 'meanhr0_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/6] (59.9ns)   --->   "%meanhr1_2 = ddiv i64 %meanhr1, i64 %conv" [activity_kernel.c:20]   --->   Operation 127 'ddiv' 'meanhr1_2' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 22.9>
ST_16 : Operation 128 [2/2] (22.9ns)   --->   "%add = dadd i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:21]   --->   Operation 128 'dadd' 'add' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [2/2] (22.9ns)   --->   "%sub = dsub i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:22]   --->   Operation 129 'dsub' 'sub' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 50.0>
ST_17 : Operation 130 [1/2] (22.9ns)   --->   "%add = dadd i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:21]   --->   Operation 130 'dadd' 'add' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 131 [2/2] (27.1ns)   --->   "%div2 = dmul i64 %add, i64 0.5" [activity_kernel.c:21]   --->   Operation 131 'dmul' 'div2' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/2] (22.9ns)   --->   "%sub = dsub i64 %meanhr0_2, i64 %meanhr1_2" [activity_kernel.c:22]   --->   Operation 132 'dsub' 'sub' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %sub" [activity_kernel.c:24]   --->   Operation 133 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln24, i32 52, i32 62" [activity_kernel.c:24]   --->   Operation 134 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %bitcast_ln24" [activity_kernel.c:24]   --->   Operation 135 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_ne  i11 %tmp_1, i11 2047" [activity_kernel.c:24]   --->   Operation 136 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [1/1] (2.20ns)   --->   "%icmp_ln24_1 = icmp_eq  i52 %trunc_ln24, i52 0" [activity_kernel.c:24]   --->   Operation 137 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [activity_kernel.c:24]   --->   Operation 138 'or' 'or_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [1/1] (20.3ns)   --->   "%tmp_2 = fcmp_olt  i64 %sub, i64 0" [activity_kernel.c:24]   --->   Operation 139 'dcmp' 'tmp_2' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%and_ln24 = and i1 %or_ln24, i1 %tmp_2" [activity_kernel.c:24]   --->   Operation 140 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%xor_ln25 = xor i64 %bitcast_ln24, i64 9223372036854775808" [activity_kernel.c:25]   --->   Operation 141 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%bitcast_ln25 = bitcast i64 %xor_ln25" [activity_kernel.c:25]   --->   Operation 142 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %and_ln24, i64 %bitcast_ln25, i64 %sub" [activity_kernel.c:24]   --->   Operation 143 'select' 'select_ln24' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 14> <Delay = 50.0>
ST_18 : Operation 144 [1/2] (27.1ns)   --->   "%div2 = dmul i64 %add, i64 0.5" [activity_kernel.c:21]   --->   Operation 144 'dmul' 'div2' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i64 %div2" [activity_kernel.c:21]   --->   Operation 145 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %meanhr, i64 %bitcast_ln21" [activity_kernel.c:21]   --->   Operation 146 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %select_ln24" [activity_kernel.c:22]   --->   Operation 147 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %stationarity, i64 %bitcast_ln22" [activity_kernel.c:22]   --->   Operation 148 'write' 'write_ln22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (1.96ns)   --->   "%icmp_ln28 = icmp_sgt  i32 %len_read, i32 0" [activity_kernel.c:28]   --->   Operation 149 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (1.29ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %._crit_edge_ifconv, void %.lr.ph" [activity_kernel.c:28]   --->   Operation 150 'br' 'br_ln28' <Predicate = true> <Delay = 1.29>
ST_18 : Operation 151 [2/2] (22.9ns)   --->   "%p = dsub i64 %bitcast_ln16, i64 %div2" [activity_kernel.c:29]   --->   Operation 151 'dsub' 'p' <Predicate = (icmp_ln28)> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 50.0>
ST_19 : Operation 152 [1/2] (22.9ns)   --->   "%p = dsub i64 %bitcast_ln16, i64 %div2" [activity_kernel.c:29]   --->   Operation 152 'dsub' 'p' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [2/2] (27.1ns)   --->   "%mul1 = dmul i64 %p, i64 %p" [activity_kernel.c:30]   --->   Operation 153 'dmul' 'mul1' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 27.1>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %len_read" [activity_kernel.c:29]   --->   Operation 154 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 155 [1/2] (27.1ns)   --->   "%mul1 = dmul i64 %p, i64 %p" [activity_kernel.c:30]   --->   Operation 155 'dmul' 'mul1' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (1.29ns)   --->   "%br_ln28 = br void" [activity_kernel.c:28]   --->   Operation 156 'br' 'br_ln28' <Predicate = true> <Delay = 1.29>

State 21 <SV = 17> <Delay = 13.0>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln28, void %.split, i31 0, void %.lr.ph" [activity_kernel.c:28]   --->   Operation 157 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%empty = phi i64 %tmp_13, void %.split, i64 0, void %.lr.ph" [activity_kernel.c:30]   --->   Operation 158 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (1.87ns)   --->   "%add_ln28 = add i31 %i_3, i31 1" [activity_kernel.c:28]   --->   Operation 159 'add' 'add_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 160 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (1.96ns)   --->   "%icmp_ln28_1 = icmp_eq  i31 %i_3, i31 %trunc_ln29" [activity_kernel.c:28]   --->   Operation 161 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 162 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %.split, void %._crit_edge_ifconv.loopexit" [activity_kernel.c:28]   --->   Operation 163 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (1.96ns)   --->   "%icmp_ln30 = icmp_eq  i31 %add_ln28, i31 %trunc_ln29" [activity_kernel.c:30]   --->   Operation 164 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln28_1)> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [3/3] (9.16ns)   --->   "%tmp_13 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln30" [activity_kernel.c:30]   --->   Operation 165 'dacc' 'tmp_13' <Predicate = (!icmp_ln28_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 9.16>
ST_22 : Operation 166 [2/3] (9.16ns)   --->   "%tmp_13 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln30" [activity_kernel.c:30]   --->   Operation 166 'dacc' 'tmp_13' <Predicate = (!icmp_ln28_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 9.16>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [activity_kernel.c:6]   --->   Operation 167 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_23 : Operation 168 [1/3] (9.16ns)   --->   "%tmp_13 = dacc i64 @_ssdm_op_DACC, i64 %mul1, i1 %icmp_ln30" [activity_kernel.c:30]   --->   Operation 168 'dacc' 'tmp_13' <Predicate = (!icmp_ln28_1)> <Delay = 9.16> <CoreInst = "DAcc_nodsp">   --->   Core 14 'DAcc_nodsp' <Latency = 2> <II = 1> <Delay = 9.16> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>

State 24 <SV = 18> <Delay = 16.2>
ST_24 : Operation 170 [1/1] (1.29ns)   --->   "%br_ln0 = br void %._crit_edge_ifconv"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln28)> <Delay = 1.29>
ST_24 : Operation 171 [2/2] (16.2ns)   --->   "%conv1 = sitodp i32 %len_read" [activity_kernel.c:33]   --->   Operation 171 'sitodp' 'conv1' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 19> <Delay = 16.2>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%empty_12 = phi i64 0, void %._crit_edge10.loopexit_ifconv, i64 %empty, void %._crit_edge_ifconv.loopexit" [activity_kernel.c:30]   --->   Operation 172 'phi' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/2] (16.2ns)   --->   "%conv1 = sitodp i32 %len_read" [activity_kernel.c:33]   --->   Operation 173 'sitodp' 'conv1' <Predicate = true> <Delay = 16.2> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 16.2> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 20> <Delay = 59.9>
ST_26 : Operation 174 [6/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 174 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 59.9>
ST_27 : Operation 175 [5/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 175 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 59.9>
ST_28 : Operation 176 [4/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 176 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 59.9>
ST_29 : Operation 177 [3/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 177 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 59.9>
ST_30 : Operation 178 [2/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 178 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 179 [2/2] (22.9ns)   --->   "%sub2 = dadd i64 %div2, i64 -40" [activity_kernel.c:39]   --->   Operation 179 'dadd' 'sub2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 180 [2/2] (27.1ns)   --->   "%mul3 = dmul i64 %select_ln24, i64 10" [activity_kernel.c:39]   --->   Operation 180 'dmul' 'mul3' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 59.9>
ST_31 : Operation 181 [1/6] (59.9ns)   --->   "%div3 = ddiv i64 %empty_12, i64 %conv1" [activity_kernel.c:33]   --->   Operation 181 'ddiv' 'div3' <Predicate = true> <Delay = 59.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 59.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 182 [1/2] (22.9ns)   --->   "%sub2 = dadd i64 %div2, i64 -40" [activity_kernel.c:39]   --->   Operation 182 'dadd' 'sub2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [2/2] (27.1ns)   --->   "%mul2 = dmul i64 %sub2, i64 %sub2" [activity_kernel.c:39]   --->   Operation 183 'dmul' 'mul2' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/2] (27.1ns)   --->   "%mul3 = dmul i64 %select_ln24, i64 10" [activity_kernel.c:39]   --->   Operation 184 'dmul' 'mul3' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [2/2] (27.1ns)   --->   "%mul4 = dmul i64 %mul3, i64 %select_ln24" [activity_kernel.c:39]   --->   Operation 185 'dmul' 'mul4' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 50.0>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i64 %div3" [activity_kernel.c:33]   --->   Operation 186 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln33, i32 52, i32 62" [activity_kernel.c:35]   --->   Operation 187 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i64 %bitcast_ln33" [activity_kernel.c:35]   --->   Operation 188 'trunc' 'trunc_ln35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (1.88ns)   --->   "%icmp_ln35 = icmp_ne  i11 %tmp_3, i11 2047" [activity_kernel.c:35]   --->   Operation 189 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 190 [1/1] (2.20ns)   --->   "%icmp_ln35_1 = icmp_eq  i52 %trunc_ln35, i52 0" [activity_kernel.c:35]   --->   Operation 190 'icmp' 'icmp_ln35_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35 = or i1 %icmp_ln35_1, i1 %icmp_ln35" [activity_kernel.c:35]   --->   Operation 191 'or' 'or_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 192 [1/1] (20.3ns)   --->   "%tmp_4 = fcmp_ogt  i64 %div3, i64 100" [activity_kernel.c:35]   --->   Operation 192 'dcmp' 'tmp_4' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 193 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %or_ln35, i1 %tmp_4" [activity_kernel.c:35]   --->   Operation 193 'and' 'and_ln35' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 194 [1/1] (1.17ns)   --->   "%select_ln35 = select i1 %and_ln35, i64 4636737291354636288, i64 %bitcast_ln33" [activity_kernel.c:35]   --->   Operation 194 'select' 'select_ln35' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 195 [1/1] (1.17ns)   --->   "%select_ln35_1 = select i1 %and_ln35, i64 100, i64 %div3" [activity_kernel.c:35]   --->   Operation 195 'select' 'select_ln35_1' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tpower, i64 %select_ln35" [activity_kernel.c:33]   --->   Operation 196 'write' 'write_ln33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 197 [1/2] (27.1ns)   --->   "%mul2 = dmul i64 %sub2, i64 %sub2" [activity_kernel.c:39]   --->   Operation 197 'dmul' 'mul2' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 198 [1/2] (27.1ns)   --->   "%mul4 = dmul i64 %mul3, i64 %select_ln24" [activity_kernel.c:39]   --->   Operation 198 'dmul' 'mul4' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [2/2] (22.9ns)   --->   "%add2 = dadd i64 %mul2, i64 %mul4" [activity_kernel.c:39]   --->   Operation 199 'dadd' 'add2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [2/2] (27.1ns)   --->   "%mul5 = dmul i64 %select_ln35_1, i64 100" [activity_kernel.c:39]   --->   Operation 200 'dmul' 'mul5' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 50.0>
ST_33 : Operation 201 [1/2] (22.9ns)   --->   "%add2 = dadd i64 %mul2, i64 %mul4" [activity_kernel.c:39]   --->   Operation 201 'dadd' 'add2' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 202 [1/2] (27.1ns)   --->   "%mul5 = dmul i64 %select_ln35_1, i64 100" [activity_kernel.c:39]   --->   Operation 202 'dmul' 'mul5' <Predicate = true> <Delay = 27.1> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 27.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 203 [2/2] (22.9ns)   --->   "%add3 = dadd i64 %add2, i64 %mul5" [activity_kernel.c:39]   --->   Operation 203 'dadd' 'add3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 22.9>
ST_34 : Operation 204 [1/2] (22.9ns)   --->   "%add3 = dadd i64 %add2, i64 %mul5" [activity_kernel.c:39]   --->   Operation 204 'dadd' 'add3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 51.5>
ST_35 : Operation 205 [6/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 205 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 30> <Delay = 51.5>
ST_36 : Operation 206 [5/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 206 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 31> <Delay = 51.5>
ST_37 : Operation 207 [4/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 207 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 32> <Delay = 51.5>
ST_38 : Operation 208 [3/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 208 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 33> <Delay = 51.5>
ST_39 : Operation 209 [2/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 209 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 34> <Delay = 51.5>
ST_40 : Operation 210 [1/6] (51.5ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %add3" [activity_kernel.c:39]   --->   Operation 210 'dsqrt' 'tmp' <Predicate = true> <Delay = 51.5> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 5> <II = 1> <Delay = 51.5> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 211 [1/1] (20.3ns)   --->   "%tmp_6 = fcmp_olt  i64 %div2, i64 25" [activity_kernel.c:41]   --->   Operation 211 'dcmp' 'tmp_6' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 212 [2/2] (22.9ns)   --->   "%sub3 = dsub i64 25, i64 %div2" [activity_kernel.c:43]   --->   Operation 212 'dsub' 'sub3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 45.8>
ST_41 : Operation 213 [1/2] (22.9ns)   --->   "%sub3 = dsub i64 25, i64 %div2" [activity_kernel.c:43]   --->   Operation 213 'dsub' 'sub3' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 214 [2/2] (22.9ns)   --->   "%add4 = dadd i64 %tmp, i64 %sub3" [activity_kernel.c:43]   --->   Operation 214 'dadd' 'add4' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 45.2>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln21, i32 52, i32 62" [activity_kernel.c:41]   --->   Operation 215 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i64 %bitcast_ln21" [activity_kernel.c:41]   --->   Operation 216 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 217 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_ne  i11 %tmp_5, i11 2047" [activity_kernel.c:41]   --->   Operation 217 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 218 [1/1] (2.20ns)   --->   "%icmp_ln41_1 = icmp_eq  i52 %trunc_ln41, i52 0" [activity_kernel.c:41]   --->   Operation 218 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41_1, i1 %icmp_ln41" [activity_kernel.c:41]   --->   Operation 219 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node select_ln41)   --->   "%and_ln41 = and i1 %or_ln41, i1 %tmp_6" [activity_kernel.c:41]   --->   Operation 220 'and' 'and_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 221 [1/2] (22.9ns)   --->   "%add4 = dadd i64 %tmp, i64 %sub3" [activity_kernel.c:43]   --->   Operation 221 'dadd' 'add4' <Predicate = true> <Delay = 22.9> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.9> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 222 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln41 = select i1 %and_ln41, i64 %add4, i64 %tmp" [activity_kernel.c:41]   --->   Operation 222 'select' 'select_ln41' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %select_ln41" [activity_kernel.c:39]   --->   Operation 223 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %activity, i64 %bitcast_ln39" [activity_kernel.c:39]   --->   Operation 224 'write' 'write_ln39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 225 [1/1] (0.00ns)   --->   "%acmin_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %acmin" [activity_kernel.c:46]   --->   Operation 225 'read' 'acmin_read' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i64 %acmin_read" [activity_kernel.c:46]   --->   Operation 226 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln39, i32 52, i32 62" [activity_kernel.c:46]   --->   Operation 227 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i64 %bitcast_ln39" [activity_kernel.c:46]   --->   Operation 228 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %acmin_read, i32 52, i32 62" [activity_kernel.c:46]   --->   Operation 229 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i64 %acmin_read" [activity_kernel.c:46]   --->   Operation 230 'trunc' 'trunc_ln46_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 231 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp_ne  i11 %tmp_7, i11 2047" [activity_kernel.c:46]   --->   Operation 231 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (2.20ns)   --->   "%icmp_ln46_1 = icmp_eq  i52 %trunc_ln46, i52 0" [activity_kernel.c:46]   --->   Operation 232 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%or_ln46_1 = or i1 %icmp_ln46_1, i1 %icmp_ln46" [activity_kernel.c:46]   --->   Operation 233 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 234 [1/1] (1.88ns)   --->   "%icmp_ln46_2 = icmp_ne  i11 %tmp_8, i11 2047" [activity_kernel.c:46]   --->   Operation 234 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (2.20ns)   --->   "%icmp_ln46_3 = icmp_eq  i52 %trunc_ln46_1, i52 0" [activity_kernel.c:46]   --->   Operation 235 'icmp' 'icmp_ln46_3' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 236 [1/1] (0.80ns)   --->   "%or_ln46_2 = or i1 %icmp_ln46_3, i1 %icmp_ln46_2" [activity_kernel.c:46]   --->   Operation 236 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%and_ln46 = and i1 %or_ln46_1, i1 %or_ln46_2" [activity_kernel.c:46]   --->   Operation 237 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (20.3ns)   --->   "%tmp_9 = fcmp_olt  i64 %select_ln41, i64 %bitcast_ln46" [activity_kernel.c:46]   --->   Operation 238 'dcmp' 'tmp_9' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%and_ln46_1 = and i1 %and_ln46, i1 %tmp_9" [activity_kernel.c:46]   --->   Operation 239 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 240 [1/1] (20.3ns)   --->   "%tmp_s = fcmp_olt  i64 %bitcast_ln46, i64 0" [activity_kernel.c:46]   --->   Operation 240 'dcmp' 'tmp_s' <Predicate = true> <Delay = 20.3> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 20.3> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%and_ln46_2 = and i1 %or_ln46_2, i1 %tmp_s" [activity_kernel.c:46]   --->   Operation 241 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %and_ln46_1, i1 %and_ln46_2" [activity_kernel.c:46]   --->   Operation 242 'or' 'or_ln46' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln46, void %._crit_edge3, void" [activity_kernel.c:46]   --->   Operation 243 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %acmin, i64 %bitcast_ln39" [activity_kernel.c:47]   --->   Operation 244 'write' 'write_ln47' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %hrmin, i64 %bitcast_ln21" [activity_kernel.c:48]   --->   Operation 245 'write' 'write_ln48' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %stmin, i64 %bitcast_ln22" [activity_kernel.c:49]   --->   Operation 246 'write' 'write_ln49' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %select_ln35_1" [activity_kernel.c:50]   --->   Operation 247 'bitcast' 'bitcast_ln50' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tpmin, i64 %bitcast_ln50" [activity_kernel.c:50]   --->   Operation 248 'write' 'write_ln50' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (0.00ns)   --->   "%t_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %t" [activity_kernel.c:51]   --->   Operation 249 'read' 't_read' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tmin0, i64 %t_read" [activity_kernel.c:51]   --->   Operation 250 'write' 'write_ln51' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %tmin1, i64 %t_read" [activity_kernel.c:52]   --->   Operation 251 'write' 'write_ln52' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln53 = br void %._crit_edge3" [activity_kernel.c:53]   --->   Operation 252 'br' 'br_ln53' <Predicate = (or_ln46)> <Delay = 0.00>
ST_42 : Operation 253 [1/1] (0.00ns)   --->   "%ret_ln55 = ret" [activity_kernel.c:55]   --->   Operation 253 'ret' 'ret_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 60ns, clock uncertainty: 0ns.

 <State 1>: 4.47ns
The critical path consists of the following:
	wire read on port 'len' (activity_kernel.c:3) [41]  (0 ns)
	'sub' operation ('p_neg', activity_kernel.c:3) [43]  (1.9 ns)
	'sub' operation ('p_neg_t', activity_kernel.c:3) [46]  (1.87 ns)
	'select' operation ('div', activity_kernel.c:3) [49]  (0.705 ns)

 <State 2>: 13ns
The critical path consists of the following:
	'phi' operation ('i', activity_kernel.c:11) with incoming values : ('add_ln11', activity_kernel.c:11) [58]  (0 ns)
	'add' operation ('add_ln11', activity_kernel.c:11) [60]  (1.9 ns)
	'icmp' operation ('icmp_ln12', activity_kernel.c:12) [66]  (1.97 ns)
	'dacc' operation ('meanhr0', activity_kernel.c:12) [67]  (9.17 ns)

 <State 3>: 9.17ns
The critical path consists of the following:
	'dacc' operation ('meanhr0', activity_kernel.c:12) [67]  (9.17 ns)

 <State 4>: 9.17ns
The critical path consists of the following:
	'dacc' operation ('meanhr0', activity_kernel.c:12) [67]  (9.17 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('meanhr0') with incoming values : ('meanhr0', activity_kernel.c:12) [72]  (1.3 ns)

 <State 6>: 22.9ns
The critical path consists of the following:
	'phi' operation ('meanhr1') with incoming values : ('meanhr1', activity_kernel.c:16) [80]  (0 ns)
	'dadd' operation ('meanhr1', activity_kernel.c:16) [86]  (22.9 ns)

 <State 7>: 45.8ns
The critical path consists of the following:
	'dadd' operation ('meanhr1', activity_kernel.c:16) [86]  (22.9 ns)
	'phi' operation ('meanhr1') with incoming values : ('meanhr1', activity_kernel.c:16) [80]  (0 ns)
	'dadd' operation ('meanhr1', activity_kernel.c:16) [86]  (22.9 ns)

 <State 8>: 16.2ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_kernel.c:19) [90]  (16.2 ns)

 <State 9>: 16.2ns
The critical path consists of the following:
	'sitodp' operation ('conv', activity_kernel.c:19) [90]  (16.2 ns)

 <State 10>: 60ns
The critical path consists of the following:
	'ddiv' operation ('meanhr0', activity_kernel.c:19) [91]  (60 ns)

 <State 11>: 60ns
The critical path consists of the following:
	'ddiv' operation ('meanhr0', activity_kernel.c:19) [91]  (60 ns)

 <State 12>: 60ns
The critical path consists of the following:
	'ddiv' operation ('meanhr0', activity_kernel.c:19) [91]  (60 ns)

 <State 13>: 60ns
The critical path consists of the following:
	'ddiv' operation ('meanhr0', activity_kernel.c:19) [91]  (60 ns)

 <State 14>: 60ns
The critical path consists of the following:
	'ddiv' operation ('meanhr0', activity_kernel.c:19) [91]  (60 ns)

 <State 15>: 60ns
The critical path consists of the following:
	'ddiv' operation ('meanhr0', activity_kernel.c:19) [91]  (60 ns)

 <State 16>: 22.9ns
The critical path consists of the following:
	'dadd' operation ('add', activity_kernel.c:21) [93]  (22.9 ns)

 <State 17>: 50.1ns
The critical path consists of the following:
	'dadd' operation ('add', activity_kernel.c:21) [93]  (22.9 ns)
	'dmul' operation ('div2', activity_kernel.c:21) [94]  (27.1 ns)

 <State 18>: 50.1ns
The critical path consists of the following:
	'dmul' operation ('div2', activity_kernel.c:21) [94]  (27.1 ns)
	'dsub' operation ('p', activity_kernel.c:29) [115]  (22.9 ns)

 <State 19>: 50.1ns
The critical path consists of the following:
	'dsub' operation ('p', activity_kernel.c:29) [115]  (22.9 ns)
	'dmul' operation ('mul1', activity_kernel.c:30) [116]  (27.1 ns)

 <State 20>: 27.1ns
The critical path consists of the following:
	'dmul' operation ('mul1', activity_kernel.c:30) [116]  (27.1 ns)

 <State 21>: 13ns
The critical path consists of the following:
	'phi' operation ('i', activity_kernel.c:28) with incoming values : ('add_ln28', activity_kernel.c:28) [119]  (0 ns)
	'add' operation ('add_ln28', activity_kernel.c:28) [121]  (1.87 ns)
	'icmp' operation ('icmp_ln30', activity_kernel.c:30) [128]  (1.96 ns)
	'dacc' operation ('tmp_13', activity_kernel.c:30) [129]  (9.17 ns)

 <State 22>: 9.17ns
The critical path consists of the following:
	'dacc' operation ('tmp_13', activity_kernel.c:30) [129]  (9.17 ns)

 <State 23>: 9.17ns
The critical path consists of the following:
	'dacc' operation ('tmp_13', activity_kernel.c:30) [129]  (9.17 ns)

 <State 24>: 16.2ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_kernel.c:33) [135]  (16.2 ns)

 <State 25>: 16.2ns
The critical path consists of the following:
	'sitodp' operation ('conv1', activity_kernel.c:33) [135]  (16.2 ns)

 <State 26>: 60ns
The critical path consists of the following:
	'ddiv' operation ('div3', activity_kernel.c:33) [136]  (60 ns)

 <State 27>: 60ns
The critical path consists of the following:
	'ddiv' operation ('div3', activity_kernel.c:33) [136]  (60 ns)

 <State 28>: 60ns
The critical path consists of the following:
	'ddiv' operation ('div3', activity_kernel.c:33) [136]  (60 ns)

 <State 29>: 60ns
The critical path consists of the following:
	'ddiv' operation ('div3', activity_kernel.c:33) [136]  (60 ns)

 <State 30>: 60ns
The critical path consists of the following:
	'ddiv' operation ('div3', activity_kernel.c:33) [136]  (60 ns)

 <State 31>: 60ns
The critical path consists of the following:
	'ddiv' operation ('div3', activity_kernel.c:33) [136]  (60 ns)

 <State 32>: 50.1ns
The critical path consists of the following:
	'dmul' operation ('mul2', activity_kernel.c:39) [149]  (27.1 ns)
	'dadd' operation ('add2', activity_kernel.c:39) [152]  (22.9 ns)

 <State 33>: 50.1ns
The critical path consists of the following:
	'dmul' operation ('mul5', activity_kernel.c:39) [153]  (27.1 ns)
	'dadd' operation ('add3', activity_kernel.c:39) [154]  (22.9 ns)

 <State 34>: 22.9ns
The critical path consists of the following:
	'dadd' operation ('add3', activity_kernel.c:39) [154]  (22.9 ns)

 <State 35>: 51.5ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_kernel.c:39) [155]  (51.5 ns)

 <State 36>: 51.5ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_kernel.c:39) [155]  (51.5 ns)

 <State 37>: 51.5ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_kernel.c:39) [155]  (51.5 ns)

 <State 38>: 51.5ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_kernel.c:39) [155]  (51.5 ns)

 <State 39>: 51.5ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_kernel.c:39) [155]  (51.5 ns)

 <State 40>: 51.5ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', activity_kernel.c:39) [155]  (51.5 ns)

 <State 41>: 45.8ns
The critical path consists of the following:
	'dsub' operation ('sub3', activity_kernel.c:43) [163]  (22.9 ns)
	'dadd' operation ('add4', activity_kernel.c:43) [164]  (22.9 ns)

 <State 42>: 45.2ns
The critical path consists of the following:
	'dadd' operation ('add4', activity_kernel.c:43) [164]  (22.9 ns)
	'select' operation ('select_ln41', activity_kernel.c:41) [165]  (1.17 ns)
	'dcmp' operation ('tmp_9', activity_kernel.c:46) [181]  (20.4 ns)
	'and' operation ('and_ln46_1', activity_kernel.c:46) [182]  (0 ns)
	'or' operation ('or_ln46', activity_kernel.c:46) [185]  (0.8 ns)
	blocking operation 7.11e-15 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
