// Seed: 3175501251
module module_0 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wand id_6,
    input supply1 id_7
    , id_22,
    output tri0 id_8,
    input wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    input tri0 id_18,
    output uwire id_19,
    input wand id_20
);
  wire id_23;
  wire id_24;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_3 = 1;
  module_0(
      id_3,
      id_8,
      id_1,
      id_8,
      id_4,
      id_3,
      id_6,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_7,
      id_5,
      id_1,
      id_5,
      id_2,
      id_4,
      id_1,
      id_5,
      id_2
  );
endmodule
