Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 15 15:32:06 2024
| Host         : beastern running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     340         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (376)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1570)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (376)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: m0/update_xy0/m1/clkdiv_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m0/update_xy0/m1/clkdiv_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m0/update_xy0/x_calculated_reg[8]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: vga_display0/c0/clkdiv_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: vga_display0/c0/clkdiv_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_display0/m0/col_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1570)
---------------------------------------------------
 There are 1570 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1588          inf        0.000                      0                 1588           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1588 Endpoints
Min Delay          1588 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[55]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.943ns  (logic 4.732ns (21.565%)  route 17.211ns (78.435%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.439    19.945    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.043    19.988 r  m0/update_xy0/Counter/XLXI_8_i_1__0/O
                         net (fo=18, routed)          0.881    20.869    out1/SM1/HTS6/MSEG/XLXN_84
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.043    20.912 r  out1/SM1/HTS6/MSEG/XLXI_7/O
                         net (fo=2, routed)           0.420    21.332    out1/SM1/HTS6/MSEG/XLXN_133
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.043    21.375 r  out1/SM1/HTS6/MSEG/XLXI_26/O
                         net (fo=1, routed)           0.525    21.900    out1/M2/P_Data[55]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.043    21.943 r  out1/M2/buffer[55]_i_1/O
                         net (fo=1, routed)           0.000    21.943    out1/M2/buffer[55]
    SLICE_X2Y78          FDRE                                         r  out1/M2/buffer_reg[55]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[53]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.882ns  (logic 4.732ns (21.625%)  route 17.150ns (78.375%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.452    19.958    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.043    20.001 f  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.852    20.853    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.043    20.896 r  out1/SM1/HTS6/MSEG/XLXI_49/O
                         net (fo=2, routed)           0.436    21.331    out1/SM1/HTS6/MSEG/XLXN_121
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.043    21.374 r  out1/SM1/HTS6/MSEG/XLXI_30/O
                         net (fo=1, routed)           0.465    21.839    out1/M2/P_Data[53]
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.043    21.882 r  out1/M2/buffer[53]_i_1/O
                         net (fo=1, routed)           0.000    21.882    out1/M2/buffer[53]
    SLICE_X1Y79          FDRE                                         r  out1/M2/buffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[50]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.555ns  (logic 4.732ns (21.953%)  route 16.823ns (78.047%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.353    19.859    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I0_O)        0.043    19.902 r  m0/update_xy0/Counter/XLXI_10_i_1__0/O
                         net (fo=18, routed)          0.840    20.742    out1/SM1/HTS6/MSEG/XLXN_81
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.043    20.785 r  out1/SM1/HTS6/MSEG/XLXI_9/O
                         net (fo=2, routed)           0.422    21.208    out1/SM1/HTS6/MSEG/XLXN_160
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.043    21.251 r  out1/SM1/HTS6/MSEG/XLXI_27/O
                         net (fo=1, routed)           0.261    21.512    out1/M2/P_Data[50]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.043    21.555 r  out1/M2/buffer[50]_i_1/O
                         net (fo=1, routed)           0.000    21.555    out1/M2/buffer[50]
    SLICE_X1Y83          FDRE                                         r  out1/M2/buffer_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[52]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.552ns  (logic 4.732ns (21.956%)  route 16.820ns (78.044%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.439    19.945    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.043    19.988 r  m0/update_xy0/Counter/XLXI_8_i_1__0/O
                         net (fo=18, routed)          0.881    20.869    out1/SM1/HTS6/MSEG/XLXN_84
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.043    20.912 r  out1/SM1/HTS6/MSEG/XLXI_7/O
                         net (fo=2, routed)           0.369    21.281    out1/SM1/HTS6/MSEG/XLXN_133
    SLICE_X1Y79          LUT4 (Prop_lut4_I3_O)        0.043    21.324 r  out1/SM1/HTS6/MSEG/XLXI_29/O
                         net (fo=1, routed)           0.185    21.509    out1/M2/P_Data[52]
    SLICE_X1Y80          LUT4 (Prop_lut4_I3_O)        0.043    21.552 r  out1/M2/buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    21.552    out1/M2/buffer[52]
    SLICE_X1Y80          FDRE                                         r  out1/M2/buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.526ns  (logic 4.732ns (21.983%)  route 16.794ns (78.017%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.452    19.958    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.043    20.001 f  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.851    20.852    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X1Y78          LUT3 (Prop_lut3_I2_O)        0.043    20.895 r  out1/SM1/HTS6/MSEG/XLXI_50/O
                         net (fo=1, routed)           0.355    21.250    out1/SM1/HTS6/MSEG/XLXN_106
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.043    21.293 r  out1/SM1/HTS6/MSEG/XLXI_28/O
                         net (fo=1, routed)           0.191    21.483    out1/M2/P_Data[54]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.043    21.526 r  out1/M2/buffer[54]_i_1/O
                         net (fo=1, routed)           0.000    21.526    out1/M2/buffer[54]
    SLICE_X2Y78          FDRE                                         r  out1/M2/buffer_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[49]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.396ns  (logic 4.732ns (22.117%)  route 16.664ns (77.883%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.452    19.958    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.043    20.001 r  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.470    20.471    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.043    20.514 r  out1/SM1/HTS6/MSEG/XLXI_21/O
                         net (fo=1, routed)           0.440    20.955    out1/SM1/HTS6/MSEG/XLXN_153
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.043    20.998 r  out1/SM1/HTS6/MSEG/XLXI_31/O
                         net (fo=1, routed)           0.355    21.353    out1/M2/P_Data[49]
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.043    21.396 r  out1/M2/buffer[49]_i_1/O
                         net (fo=1, routed)           0.000    21.396    out1/M2/buffer[49]
    SLICE_X1Y84          FDRE                                         r  out1/M2/buffer_reg[49]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[51]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.051ns  (logic 4.732ns (22.479%)  route 16.318ns (77.521%))
  Logic Levels:           44  (CARRY4=21 FDCE=1 LUT2=3 LUT3=3 LUT4=2 LUT5=3 LUT6=11)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.385     8.563    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X7Y76          LUT5 (Prop_lut5_I3_O)        0.131     8.694 r  m0/update_xy0/Counter/XLXI_7_i_24__0/O
                         net (fo=31, routed)          1.744    10.439    m0/update_xy0/Counter/y_index__0[7]
    SLICE_X13Y78         LUT6 (Prop_lut6_I0_O)        0.043    10.482 r  m0/update_xy0/Counter/XLXI_7_i_139__0/O
                         net (fo=1, routed)           0.375    10.857    m0/update_xy0/Counter/XLXI_7_i_139__0_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    11.140 r  m0/update_xy0/Counter/XLXI_7_i_68__1/CO[3]
                         net (fo=1, routed)           0.000    11.140    m0/update_xy0/Counter/XLXI_7_i_68__1_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    11.248 r  m0/update_xy0/Counter/XLXI_7_i_33__0/O[0]
                         net (fo=3, routed)           0.640    11.888    m0/update_xy0/Counter/XLXI_7_i_33__0_n_7
    SLICE_X3Y78          LUT3 (Prop_lut3_I2_O)        0.123    12.011 r  m0/update_xy0/Counter/XLXI_7_i_35__0/O
                         net (fo=2, routed)           0.447    12.458    m0/update_xy0/Counter/XLXI_7_i_35__0_n_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I0_O)        0.043    12.501 r  m0/update_xy0/Counter/XLXI_7_i_9__0/O
                         net (fo=2, routed)           0.539    13.040    m0/update_xy0/Counter/XLXI_7_i_9__0_n_0
    SLICE_X6Y79          LUT6 (Prop_lut6_I0_O)        0.043    13.083 r  m0/update_xy0/Counter/XLXI_7_i_13__1/O
                         net (fo=1, routed)           0.000    13.083    m0/update_xy0/Counter/XLXI_7_i_13__1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    13.339 r  m0/update_xy0/Counter/XLXI_7_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    13.339    m0/update_xy0/Counter/XLXI_7_i_2__1_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.393 r  m0/update_xy0/Counter/XLXI_7_i_15__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    m0/update_xy0/Counter/XLXI_7_i_15__1_n_0
    SLICE_X6Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.447 r  m0/update_xy0/Counter/XLXI_7_i_108__0/CO[3]
                         net (fo=1, routed)           0.000    13.447    m0/update_xy0/Counter/XLXI_7_i_108__0_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    13.612 r  m0/update_xy0/Counter/XLXI_7_i_56__1/O[1]
                         net (fo=5, routed)           0.770    14.383    m0/update_xy0/Counter/XLXI_7_i_56__1_n_6
    SLICE_X8Y84          LUT2 (Prop_lut2_I1_O)        0.125    14.508 r  m0/update_xy0/Counter/XLXI_7_i_58__1/O
                         net (fo=1, routed)           0.000    14.508    m0/update_xy0/Counter/XLXI_7_i_58__1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308    14.816 r  m0/update_xy0/Counter/XLXI_7_i_20__0/O[3]
                         net (fo=3, routed)           0.552    15.367    m0/update_xy0/Counter/XLXI_7_i_20__0_n_4
    SLICE_X10Y83         LUT6 (Prop_lut6_I0_O)        0.120    15.487 r  m0/update_xy0/Counter/XLXI_7_i_18__0/O
                         net (fo=1, routed)           0.295    15.782    m0/update_xy0/Counter/XLXI_7_i_18__0_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.161    15.943 r  m0/update_xy0/Counter/XLXI_7_i_4__1/CO[0]
                         net (fo=16, routed)          0.610    16.553    m0/update_xy0/Counter/XLXI_7_i_4__1_n_3
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.131    16.684 r  m0/update_xy0/Counter/XLXI_8_i_24__0/O
                         net (fo=6, routed)           0.620    17.305    m0/update_xy0/Counter/XLXI_8_i_24__0_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.043    17.348 r  m0/update_xy0/Counter/XLXI_8_i_27__0/O
                         net (fo=3, routed)           0.440    17.788    m0/update_xy0/Counter/XLXI_8_i_27__0_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.043    17.831 r  m0/update_xy0/Counter/XLXI_8_i_18__0/O
                         net (fo=3, routed)           0.498    18.328    m0/update_xy0/Counter/XLXI_8_i_18__0_n_0
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.043    18.371 r  m0/update_xy0/Counter/XLXI_8_i_16__0/O
                         net (fo=3, routed)           0.446    18.817    m0/update_xy0/Counter/XLXI_8_i_16__0_n_0
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.043    18.860 r  m0/update_xy0/Counter/XLXI_8_i_11__0/O
                         net (fo=3, routed)           0.603    19.463    m0/update_xy0/Counter/XLXI_8_i_11__0_n_0
    SLICE_X3Y85          LUT6 (Prop_lut6_I0_O)        0.043    19.506 r  m0/update_xy0/Counter/XLXI_8_i_5/O
                         net (fo=3, routed)           0.452    19.958    m0/update_xy0/Counter/XLXI_8_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I1_O)        0.043    20.001 r  m0/update_xy0/Counter/XLXI_9_i_1__0/O
                         net (fo=18, routed)          0.331    20.332    out1/SM1/HTS6/MSEG/XLXN_79
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.043    20.375 r  out1/SM1/HTS6/MSEG/XLXI_53/O
                         net (fo=1, routed)           0.360    20.735    out1/SM1/HTS6/MSEG/XLXN_149
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.043    20.778 r  out1/SM1/HTS6/MSEG/XLXI_32/O
                         net (fo=1, routed)           0.230    21.007    out1/M2/P_Data[51]
    SLICE_X1Y83          LUT4 (Prop_lut4_I3_O)        0.043    21.050 r  out1/M2/buffer[51]_i_1/O
                         net (fo=1, routed)           0.000    21.050    out1/M2/buffer[51]
    SLICE_X1Y83          FDRE                                         r  out1/M2/buffer_reg[51]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[63]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.636ns  (logic 2.807ns (19.179%)  route 11.829ns (80.821%))
  Logic Levels:           31  (CARRY4=13 FDCE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.072     8.251    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X11Y84         LUT5 (Prop_lut5_I3_O)        0.131     8.382 r  m0/update_xy0/Counter/XLXI_7_i_14__0/O
                         net (fo=31, routed)          0.599     8.981    m0/update_xy0/Counter/y_index__0[15]
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.043     9.024 r  m0/update_xy0/Counter/XLXI_8_i_33/O
                         net (fo=3, routed)           0.442     9.466    m0/update_xy0/Counter/XLXI_8_i_33_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.043     9.509 r  m0/update_xy0/Counter/XLXI_8_i_28/O
                         net (fo=3, routed)           0.447     9.956    m0/update_xy0/Counter/XLXI_8_i_28_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I1_O)        0.043     9.999 r  m0/update_xy0/Counter/XLXI_8_i_25/O
                         net (fo=3, routed)           0.555    10.554    m0/update_xy0/Counter/XLXI_8_i_25_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.597 r  m0/update_xy0/Counter/XLXI_8_i_20/O
                         net (fo=3, routed)           0.792    11.389    m0/update_xy0/Counter/XLXI_8_i_20_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.043    11.432 r  m0/update_xy0/Counter/XLXI_8_i_15/O
                         net (fo=3, routed)           0.551    11.983    m0/update_xy0/Counter/XLXI_8_i_15_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.043    12.026 r  m0/update_xy0/Counter/XLXI_8_i_7/O
                         net (fo=3, routed)           0.350    12.376    m0/update_xy0/Counter/XLXI_8_i_7_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I0_O)        0.043    12.419 r  m0/update_xy0/Counter/XLXI_9_i_3/O
                         net (fo=1, routed)           0.435    12.854    m0/update_xy0/Counter/XLXI_9_i_3_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I1_O)        0.043    12.897 r  m0/update_xy0/Counter/XLXI_9_i_1/O
                         net (fo=18, routed)          0.581    13.478    out1/SM1/HTS7/MSEG/XLXN_79
    SLICE_X3Y74          LUT4 (Prop_lut4_I3_O)        0.043    13.521 r  out1/SM1/HTS7/MSEG/XLXI_7/O
                         net (fo=2, routed)           0.482    14.003    out1/SM1/HTS7/MSEG/XLXN_133
    SLICE_X2Y74          LUT4 (Prop_lut4_I3_O)        0.043    14.046 r  out1/SM1/HTS7/MSEG/XLXI_26/O
                         net (fo=1, routed)           0.541    14.587    out1/M2/P_Data[63]
    SLICE_X1Y76          LUT3 (Prop_lut3_I1_O)        0.049    14.636 r  out1/M2/buffer[63]_i_2/O
                         net (fo=1, routed)           0.000    14.636    out1/M2/buffer[63]
    SLICE_X1Y76          FDRE                                         r  out1/M2/buffer_reg[63]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m0/update_xy0/Counter/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out1/M2/buffer_reg[62]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.564ns  (logic 2.900ns (19.912%)  route 11.664ns (80.088%))
  Logic Levels:           31  (CARRY4=13 FDCE=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDCE                         0.000     0.000 r  m0/update_xy0/Counter/count_reg[6]/C
    SLICE_X14Y67         FDCE (Prop_fdce_C_Q)         0.259     0.259 f  m0/update_xy0/Counter/count_reg[6]/Q
                         net (fo=36, routed)          1.035     1.294    m0/update_xy0/Counter/out[5]
    SLICE_X13Y70         LUT3 (Prop_lut3_I2_O)        0.043     1.337 r  m0/update_xy0/Counter/XLXI_7_i_187/O
                         net (fo=2, routed)           0.425     1.762    m0/update_xy0/Counter/XLXI_7_i_187_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.955 r  m0/update_xy0/Counter/XLXI_7_i_249/CO[3]
                         net (fo=1, routed)           0.000     1.955    m0/update_xy0/Counter/XLXI_7_i_249_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.009 r  m0/update_xy0/Counter/XLXI_7_i_222__0/CO[3]
                         net (fo=1, routed)           0.000     2.009    m0/update_xy0/Counter/XLXI_7_i_222__0_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.063 r  m0/update_xy0/Counter/XLXI_7_i_176/CO[3]
                         net (fo=1, routed)           0.000     2.063    m0/update_xy0/Counter/XLXI_7_i_176_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.117 r  m0/update_xy0/Counter/XLXI_7_i_98__0/CO[3]
                         net (fo=1, routed)           0.000     2.117    m0/update_xy0/Counter/XLXI_7_i_98__0_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.171 r  m0/update_xy0/Counter/XLXI_7_i_53/CO[3]
                         net (fo=1, routed)           0.000     2.171    m0/update_xy0/Counter/XLXI_7_i_53_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.225 r  m0/update_xy0/Counter/XLXI_7_i_59__0/CO[3]
                         net (fo=1, routed)           0.000     2.225    m0/update_xy0/Counter/XLXI_7_i_59__0_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.279 r  m0/update_xy0/Counter/XLXI_7_i_56__0/CO[3]
                         net (fo=30, routed)          1.329     3.608    m0/update_xy0/Counter/XLXI_7_i_56__0_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.651 r  m0/update_xy0/Counter/XLXI_7_i_28/O
                         net (fo=2, routed)           0.661     4.312    m0/update_xy0/Counter/XLXI_7_i_28_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.043     4.355 r  m0/update_xy0/Counter/XLXI_7_i_32__1/O
                         net (fo=1, routed)           0.000     4.355    m0/update_xy0/Counter/XLXI_7_i_32__1_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.622 r  m0/update_xy0/Counter/XLXI_7_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     4.622    m0/update_xy0/Counter/XLXI_7_i_8__0_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.675 r  m0/update_xy0/Counter/XLXI_7_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     4.675    m0/update_xy0/Counter/XLXI_7_i_13__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     4.786 r  m0/update_xy0/Counter/XLXI_7_i_11/O[0]
                         net (fo=10, routed)          1.064     5.850    m0/update_xy0/Counter/XLXI_7_i_11_n_7
    SLICE_X12Y76         LUT2 (Prop_lut2_I0_O)        0.124     5.974 r  m0/update_xy0/Counter/XLXI_7_i_40__1/O
                         net (fo=1, routed)           0.000     5.974    m0/update_xy0/Counter/XLXI_7_i_40__1_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.252 r  m0/update_xy0/Counter/XLXI_7_i_11__0/O[2]
                         net (fo=3, routed)           0.468     6.720    m0/update_xy0/Counter/XLXI_7_i_11__0_n_5
    SLICE_X13Y76         LUT4 (Prop_lut4_I1_O)        0.127     6.847 r  m0/update_xy0/Counter/XLXI_7_i_34__1/O
                         net (fo=1, routed)           0.000     6.847    m0/update_xy0/Counter/XLXI_7_i_34__1_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     7.040 r  m0/update_xy0/Counter/XLXI_7_i_8__1/CO[3]
                         net (fo=1, routed)           0.000     7.040    m0/update_xy0/Counter/XLXI_7_i_8__1_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     7.179 r  m0/update_xy0/Counter/XLXI_7_i_3__0/CO[0]
                         net (fo=60, routed)          1.072     8.251    m0/update_xy0/Counter/XLXI_7_i_3__0_n_3
    SLICE_X11Y84         LUT5 (Prop_lut5_I3_O)        0.131     8.382 r  m0/update_xy0/Counter/XLXI_7_i_14__0/O
                         net (fo=31, routed)          0.599     8.981    m0/update_xy0/Counter/y_index__0[15]
    SLICE_X12Y83         LUT6 (Prop_lut6_I1_O)        0.043     9.024 r  m0/update_xy0/Counter/XLXI_8_i_33/O
                         net (fo=3, routed)           0.442     9.466    m0/update_xy0/Counter/XLXI_8_i_33_n_0
    SLICE_X13Y82         LUT6 (Prop_lut6_I1_O)        0.043     9.509 r  m0/update_xy0/Counter/XLXI_8_i_28/O
                         net (fo=3, routed)           0.447     9.956    m0/update_xy0/Counter/XLXI_8_i_28_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I1_O)        0.043     9.999 r  m0/update_xy0/Counter/XLXI_8_i_25/O
                         net (fo=3, routed)           0.555    10.554    m0/update_xy0/Counter/XLXI_8_i_25_n_0
    SLICE_X14Y81         LUT6 (Prop_lut6_I0_O)        0.043    10.597 r  m0/update_xy0/Counter/XLXI_8_i_20/O
                         net (fo=3, routed)           0.792    11.389    m0/update_xy0/Counter/XLXI_8_i_20_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I0_O)        0.043    11.432 r  m0/update_xy0/Counter/XLXI_8_i_15/O
                         net (fo=3, routed)           0.551    11.983    m0/update_xy0/Counter/XLXI_8_i_15_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.043    12.026 r  m0/update_xy0/Counter/XLXI_8_i_7/O
                         net (fo=3, routed)           0.372    12.398    m0/update_xy0/Counter/XLXI_8_i_7_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I3_O)        0.043    12.441 r  m0/update_xy0/Counter/XLXI_8_i_2/O
                         net (fo=2, routed)           0.236    12.677    m0/update_xy0/Counter/XLXI_8_i_2_n_0
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.049    12.726 r  m0/update_xy0/Counter/XLXI_10_i_1/O
                         net (fo=18, routed)          0.766    13.492    out1/SM1/HTS7/MSEG/XLXN_81
    SLICE_X1Y73          LUT4 (Prop_lut4_I1_O)        0.136    13.628 r  out1/SM1/HTS7/MSEG/XLXI_11/O
                         net (fo=1, routed)           0.431    14.059    out1/SM1/HTS7/MSEG/XLXN_103
    SLICE_X1Y74          LUT4 (Prop_lut4_I3_O)        0.043    14.102 r  out1/SM1/HTS7/MSEG/XLXI_28/O
                         net (fo=1, routed)           0.419    14.521    out1/M2/P_Data[62]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.043    14.564 r  out1/M2/buffer[62]_i_1/O
                         net (fo=1, routed)           0.000    14.564    out1/M2/buffer[62]
    SLICE_X1Y75          FDRE                                         r  out1/M2/buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/m0/row_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display0/map0/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.563ns  (logic 4.563ns (31.333%)  route 10.000ns (68.667%))
  Logic Levels:           34  (CARRY4=19 FDRE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE                         0.000     0.000 r  vga_display0/m0/row_addr_reg[0]/C
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_display0/m0/row_addr_reg[0]/Q
                         net (fo=23, routed)          1.145     1.368    vga_display0/m0/row[0]
    SLICE_X9Y62          LUT2 (Prop_lut2_I0_O)        0.043     1.411 r  vga_display0/m0/state_reg[1]_i_509/O
                         net (fo=1, routed)           0.000     1.411    m0/update_xy0/Counter/state_reg[1]_i_567_0[0]
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     1.670 r  m0/update_xy0/Counter/state_reg[1]_i_386/CO[3]
                         net (fo=1, routed)           0.000     1.670    m0/update_xy0/Counter/state_reg[1]_i_386_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.836 r  m0/update_xy0/Counter/state_reg[1]_i_415/O[1]
                         net (fo=29, routed)          1.148     2.984    m0/update_xy0/Counter/vga_display0/flocation0/index_y0[5]
    SLICE_X5Y60          LUT3 (Prop_lut3_I0_O)        0.133     3.117 r  m0/update_xy0/Counter/state_reg[1]_i_493/O
                         net (fo=4, routed)           0.766     3.884    m0/update_xy0/Counter/state_reg[1]_i_493_n_0
    SLICE_X3Y53          LUT4 (Prop_lut4_I0_O)        0.135     4.019 r  m0/update_xy0/Counter/state_reg[1]_i_629/O
                         net (fo=1, routed)           0.000     4.019    m0/update_xy0/Counter/state_reg[1]_i_629_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.278 r  m0/update_xy0/Counter/state_reg[1]_i_604/CO[3]
                         net (fo=1, routed)           0.000     4.278    m0/update_xy0/Counter/state_reg[1]_i_604_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.331 r  m0/update_xy0/Counter/state_reg[1]_i_564/CO[3]
                         net (fo=1, routed)           0.000     4.331    m0/update_xy0/Counter/state_reg[1]_i_564_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.384 r  m0/update_xy0/Counter/state_reg[1]_i_477/CO[3]
                         net (fo=1, routed)           0.000     4.384    m0/update_xy0/Counter/state_reg[1]_i_477_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.437 r  m0/update_xy0/Counter/state_reg[1]_i_381/CO[3]
                         net (fo=1, routed)           0.000     4.437    m0/update_xy0/Counter/state_reg[1]_i_381_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.490 r  m0/update_xy0/Counter/state_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     4.490    m0/update_xy0/Counter/state_reg[1]_i_417_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.543 r  m0/update_xy0/Counter/state_reg[1]_i_416/CO[3]
                         net (fo=1, routed)           0.000     4.543    m0/update_xy0/Counter/state_reg[1]_i_416_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     4.653 r  m0/update_xy0/Counter/state_reg[1]_i_369/CO[2]
                         net (fo=5, routed)           0.643     5.296    m0/update_xy0/Counter/state_reg[1]_i_369_n_1
    SLICE_X10Y65         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.388     5.684 f  m0/update_xy0/Counter/state_reg[1]_i_353/CO[2]
                         net (fo=37, routed)          0.621     6.304    m0/update_xy0/Counter/state_reg[1]_i_353_n_1
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.131     6.435 r  m0/update_xy0/Counter/state_reg[1]_i_213/O
                         net (fo=2, routed)           0.449     6.884    m0/update_xy0/Counter/state_reg[1]_i_213_n_0
    SLICE_X6Y65          LUT4 (Prop_lut4_I3_O)        0.132     7.016 r  m0/update_xy0/Counter/state_reg[1]_i_217/O
                         net (fo=1, routed)           0.000     7.016    m0/update_xy0/Counter/state_reg[1]_i_217_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.196 r  m0/update_xy0/Counter/state_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000     7.196    m0/update_xy0/Counter/state_reg[1]_i_125_n_0
    SLICE_X6Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.361 r  m0/update_xy0/Counter/state_reg[1]_i_134/O[1]
                         net (fo=3, routed)           0.569     7.930    m0/update_xy0/Counter/state_reg[1]_i_134_n_6
    SLICE_X4Y65          LUT3 (Prop_lut3_I2_O)        0.125     8.055 r  m0/update_xy0/Counter/state_reg[1]_i_135/O
                         net (fo=2, routed)           0.579     8.634    m0/update_xy0/Counter/state_reg[1]_i_135_n_0
    SLICE_X8Y65          LUT5 (Prop_lut5_I4_O)        0.043     8.677 r  m0/update_xy0/Counter/state_reg[1]_i_435/O
                         net (fo=2, routed)           0.586     9.263    m0/update_xy0/Counter/state_reg[1]_i_435_n_0
    SLICE_X2Y65          LUT6 (Prop_lut6_I0_O)        0.043     9.306 r  m0/update_xy0/Counter/state_reg[1]_i_439/O
                         net (fo=1, routed)           0.000     9.306    m0/update_xy0/Counter/state_reg[1]_i_439_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     9.552 r  m0/update_xy0/Counter/state_reg[1]_i_332/CO[3]
                         net (fo=1, routed)           0.000     9.552    m0/update_xy0/Counter/state_reg[1]_i_332_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     9.606 r  m0/update_xy0/Counter/state_reg[1]_i_171/CO[3]
                         net (fo=1, routed)           0.000     9.606    m0/update_xy0/Counter/state_reg[1]_i_171_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.718 r  m0/update_xy0/Counter/state_reg[1]_i_106/O[2]
                         net (fo=3, routed)           0.624    10.343    m0/update_xy0/Counter/state_reg[1]_i_106_n_5
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.127    10.470 r  m0/update_xy0/Counter/state_reg[1]_i_172/O
                         net (fo=1, routed)           0.000    10.470    m0/update_xy0/Counter/state_reg[1]_i_172_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    10.663 r  m0/update_xy0/Counter/state_reg[1]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.663    m0/update_xy0/Counter/state_reg[1]_i_105_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.716 r  m0/update_xy0/Counter/state_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.716    m0/update_xy0/Counter/state_reg[1]_i_60_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    10.882 r  m0/update_xy0/Counter/state_reg[1]_i_26/O[1]
                         net (fo=3, routed)           0.461    11.343    m0/update_xy0/Counter/state_reg[1]_i_26_n_6
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.123    11.466 r  m0/update_xy0/Counter/state_reg[1]_i_58/O
                         net (fo=1, routed)           0.000    11.466    m0/update_xy0/Counter/state_reg[1]_i_58_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291    11.757 r  m0/update_xy0/Counter/state_reg[1]_i_25/CO[2]
                         net (fo=7, routed)           0.967    12.725    m0/update_xy0/Counter/state_reg[1]_i_25_n_1
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.129    12.854 r  m0/update_xy0/Counter/state_reg[1]_i_33/O
                         net (fo=8, routed)           0.474    13.328    m0/update_xy0/Counter/vga_display0/index_y[3]
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.043    13.371 r  m0/update_xy0/Counter/state_reg[0]_i_7/O
                         net (fo=1, routed)           0.000    13.371    m0/update_xy0/Counter/state_reg[0]_i_7_n_0
    SLICE_X2Y55          MUXF7 (Prop_muxf7_I1_O)      0.103    13.474 r  m0/update_xy0/Counter/state_reg[0]_i_3/O
                         net (fo=1, routed)           0.705    14.179    vga_display0/m0/state_reg[0]_1
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.123    14.302 r  vga_display0/m0/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.261    14.563    vga_display0/map0/D[0]
    SLICE_X9Y60          LDCE                                         r  vga_display0/map0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out1/M2/start_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/start_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.236%)  route 0.103ns (50.764%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  out1/M2/start_reg[0]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/start_reg[0]/Q
                         net (fo=5, routed)           0.103     0.203    out1/M2/start[0]
    SLICE_X1Y74          FDRE                                         r  out1/M2/start_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[59]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[58]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[59]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[59]/Q
                         net (fo=1, routed)           0.083     0.183    out1/M2/in10[58]
    SLICE_X2Y74          LUT4 (Prop_lut4_I1_O)        0.028     0.211 r  out1/M2/buffer[58]_i_1/O
                         net (fo=1, routed)           0.000     0.211    out1/M2/buffer[58]
    SLICE_X2Y74          FDRE                                         r  out1/M2/buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.128ns (60.586%)  route 0.083ns (39.414%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[24]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[24]/Q
                         net (fo=1, routed)           0.083     0.183    out1/M2/in10[23]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.028     0.211 r  out1/M2/buffer[23]_i_1/O
                         net (fo=1, routed)           0.000     0.211    out1/M2/buffer[23]
    SLICE_X0Y85          FDRE                                         r  out1/M2/buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/rom_ball92/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display0/rom_ball92/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.118ns (53.892%)  route 0.101ns (46.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE                         0.000     0.000 r  vga_display0/rom_ball92/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vga_display0/rom_ball92/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=2, routed)           0.101     0.219    vga_display0/rom_ball92/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X21Y53         FDRE                                         r  vga_display0/rom_ball92/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.100ns (44.801%)  route 0.123ns (55.199%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE                         0.000     0.000 r  vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=16, routed)          0.123     0.223    vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X52Y46         FDRE                                         r  vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/start_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.229ns  (logic 0.128ns (55.997%)  route 0.101ns (44.003%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE                         0.000     0.000 r  out1/M2/start_reg[1]/C
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.100     0.100 f  out1/M2/start_reg[1]/Q
                         net (fo=4, routed)           0.101     0.201    out1/M2/start[1]
    SLICE_X0Y74          LUT5 (Prop_lut5_I0_O)        0.028     0.229 r  out1/M2/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.229    out1/M2/state__1[0]
    SLICE_X0Y74          FDCE                                         r  out1/M2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0/ps2_clk_sync_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            in0/ps2_clk_sync_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.100ns (42.966%)  route 0.133ns (57.034%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  in0/ps2_clk_sync_reg[0]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  in0/ps2_clk_sync_reg[0]/Q
                         net (fo=1, routed)           0.133     0.233    in0/ps2_clk_sync[0]
    SLICE_X0Y56          FDRE                                         r  in0/ps2_clk_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out1/M2/buffer_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            out1/M2/buffer_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.950%)  route 0.105ns (45.050%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE                         0.000     0.000 r  out1/M2/buffer_reg[18]/C
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  out1/M2/buffer_reg[18]/Q
                         net (fo=1, routed)           0.105     0.205    out1/M2/in10[17]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.028     0.233 r  out1/M2/buffer[17]_i_1/O
                         net (fo=1, routed)           0.000     0.233    out1/M2/buffer[17]
    SLICE_X1Y85          FDRE                                         r  out1/M2/buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/m0/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_display0/m0/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.157ns (66.295%)  route 0.080ns (33.705%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE                         0.000     0.000 r  vga_display0/m0/v_count_reg[7]/C
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vga_display0/m0/v_count_reg[7]/Q
                         net (fo=8, routed)           0.080     0.171    vga_display0/m0/v_count_reg_n_0_[7]
    SLICE_X4Y69          LUT6 (Prop_lut6_I4_O)        0.066     0.237 r  vga_display0/m0/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.237    vga_display0/m0/v_count[8]_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  vga_display0/m0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.100ns (42.211%)  route 0.137ns (57.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE                         0.000     0.000 r  vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=13, routed)          0.137     0.237    vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X52Y46         FDRE                                         r  vga_display0/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------





