// Seed: 26712066
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    output tri  id_3
);
  assign id_3 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output wor id_4,
    output uwire id_5
);
  wire id_7;
  not primCall (id_4, id_7);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_4
  );
endmodule
module module_2;
  assign id_1 = ~id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
