
---------- Begin Simulation Statistics ----------
final_tick                                14421810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256430                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423540                       # Number of bytes of host memory used
host_op_rate                                   434600                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.57                       # Real time elapsed on the host
host_tick_rate                              309709297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11940828                       # Number of instructions simulated
sim_ops                                      20237431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014422                       # Number of seconds simulated
sim_ticks                                 14421810000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.884362                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871870                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157443                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2420                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003175                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1709                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5912006                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.346697                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443165                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          190                       # TLB misses on write requests
system.cpu0.numCycles                        28843620                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22931614                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1940828                       # Number of instructions committed
system.cpu1.committedOps                      3309500                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.861477                       # CPI: cycles per instruction
system.cpu1.discardedOps                       933588                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     352086                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2008                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1275409                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         4559                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23643296                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.067288                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     641618                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          188                       # TLB misses on write requests
system.cpu1.numCycles                        28843571                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1826750     55.20%     55.26% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.02%     55.28% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.04%     55.32% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.01%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     55.33% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.03%     55.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     55.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.03%     55.38% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     55.38% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.04%     55.42% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.03%     55.45% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     55.45% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     55.45% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     55.46% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      6.03%     61.49% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      4.03%     65.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.05%     65.57% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1139386     34.43%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3309500                       # Class of committed instruction
system.cpu1.tickCycles                        5200275                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       171708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        344462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       410500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2254                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       821065                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2254                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18338                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       154219                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17489                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154416                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18338                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       517215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       517215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 517215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20926208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20926208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20926208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172754                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172754    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172754                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1036577000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          912634750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429339                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429339                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429339                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429339                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13779                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13779                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13779                       # number of overall misses
system.cpu0.icache.overall_misses::total        13779                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    509615500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    509615500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    509615500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    509615500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443118                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443118                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443118                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443118                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005640                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005640                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005640                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005640                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 36984.940852                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36984.940852                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 36984.940852                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36984.940852                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13763                       # number of writebacks
system.cpu0.icache.writebacks::total            13763                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13779                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13779                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    495836500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    495836500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    495836500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    495836500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005640                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005640                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005640                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005640                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 35984.940852                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 35984.940852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 35984.940852                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 35984.940852                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13763                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429339                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13779                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    509615500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    509615500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443118                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005640                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 36984.940852                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36984.940852                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    495836500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    495836500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005640                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 35984.940852                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 35984.940852                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999060                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443118                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13779                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           177.307352                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999060                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19558723                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19558723                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861407                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861407                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5863173                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5863173                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226519                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226519                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       232144                       # number of overall misses
system.cpu0.dcache.overall_misses::total       232144                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4474993487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4474993487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4474993487                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4474993487                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087926                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087926                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095317                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095317                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038086                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038086                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19755.488445                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19755.488445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19276.800120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19276.800120                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         3765                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.722222                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59723                       # number of writebacks
system.cpu0.dcache.writebacks::total            59723                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8885                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8885                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8885                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8885                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217634                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221377                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221377                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3901638500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3901638500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4223192500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4223192500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035748                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036319                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17927.522814                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17927.522814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19076.925336                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19076.925336                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221361                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983148                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983148                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2584921500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2584921500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 15849.759947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15849.759947                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          457                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          457                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2400100000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2400100000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14757.858232                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14757.858232                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878259                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63430                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63430                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1890071987                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1890071987                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032667                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032667                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29797.761107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29797.761107                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8428                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1501538500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1501538500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27299.707283                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27299.707283                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1766                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1766                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         5625                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5625                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.761061                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.761061                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    321554000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    321554000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 85908.095111                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 85908.095111                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998978                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6084550                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.485014                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998978                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983913                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983913                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       632692                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          632692                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       632692                       # number of overall hits
system.cpu1.icache.overall_hits::total         632692                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8883                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8883                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8883                       # number of overall misses
system.cpu1.icache.overall_misses::total         8883                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    227186500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    227186500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    227186500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    227186500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       641575                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       641575                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       641575                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       641575                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013846                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013846                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013846                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013846                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25575.424969                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25575.424969                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25575.424969                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25575.424969                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8867                       # number of writebacks
system.cpu1.icache.writebacks::total             8867                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8883                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8883                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8883                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8883                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    218303500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    218303500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    218303500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    218303500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.013846                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.013846                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.013846                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.013846                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24575.424969                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24575.424969                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24575.424969                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24575.424969                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8867                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       632692                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         632692                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8883                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8883                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    227186500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    227186500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       641575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       641575                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013846                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25575.424969                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25575.424969                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8883                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8883                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    218303500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    218303500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.013846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013846                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24575.424969                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24575.424969                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999028                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             641575                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8883                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            72.225037                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999028                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5141483                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5141483                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1305520                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1305520                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1305520                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1305520                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       314591                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        314591                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       314591                       # number of overall misses
system.cpu1.dcache.overall_misses::total       314591                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  24355344000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24355344000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  24355344000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24355344000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1620111                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1620111                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1620111                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1620111                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194179                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194179                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194179                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77419.074290                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77419.074290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77419.074290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77419.074290                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       152525                       # number of writebacks
system.cpu1.dcache.writebacks::total           152525                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       148065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       148065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       148065                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       148065                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       166526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       166526                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       166526                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       166526                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  12309408000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12309408000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  12309408000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12309408000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102787                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102787                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102787                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102787                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73918.835497                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73918.835497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73918.835497                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73918.835497                       # average overall mshr miss latency
system.cpu1.dcache.replacements                166509                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       333146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         333146                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    411913500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    411913500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       349549                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       349549                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.046926                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046926                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25112.083156                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25112.083156                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16101                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    383132000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    383132000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.046062                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.046062                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23795.540650                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23795.540650                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       972374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        972374                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       298188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       298188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23943430500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23943430500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1270562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1270562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.234690                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.234690                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80296.425409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80296.425409                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       147763                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       147763                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       150425                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       150425                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11926276000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11926276000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79283.869038                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79283.869038                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999089                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1472045                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           166525                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.839784                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999089                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13127413                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13127413                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              202491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18620                       # number of demand (read+write) hits
system.l2.demand_hits::total                   237811                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9351                       # number of overall hits
system.l2.overall_hits::.cpu0.data             202491                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7349                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18620                       # number of overall hits
system.l2.overall_hits::total                  237811                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             18886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            147906                       # number of demand (read+write) misses
system.l2.demand_misses::total                 172754                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4428                       # number of overall misses
system.l2.overall_misses::.cpu0.data            18886                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1534                       # number of overall misses
system.l2.overall_misses::.cpu1.data           147906                       # number of overall misses
system.l2.overall_misses::total                172754                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    371882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1615228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    123482000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11794206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13904799500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    371882500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1615228500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    123482000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11794206500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13904799500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221377                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8883                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          166526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               410565                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221377                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8883                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         166526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              410565                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.321359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.085311                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172689                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.888186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.420771                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.321359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.085311                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172689                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.888186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.420771                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83984.304426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85525.177380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80496.740548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 79741.230917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80489.016173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83984.304426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85525.177380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80496.740548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 79741.230917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80489.016173                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              154219                       # number of writebacks
system.l2.writebacks::total                    154219                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        18886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       147906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            172754                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        18886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       147906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172754                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    327602500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1426368500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    108142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  10315156500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12177269500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    327602500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1426368500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    108142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  10315156500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12177269500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.321359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.172689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.888186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.420771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.321359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.172689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.888186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.420771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73984.304426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75525.177380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70496.740548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 69741.298527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70489.074059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73984.304426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75525.177380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70496.740548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 69741.298527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70489.074059                       # average overall mshr miss latency
system.l2.replacements                         173688                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       212248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           212248                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       212248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       212248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22630                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22630                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22630                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          274                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           274                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            45855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51011                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         145269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154416                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    790908500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11577514500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12368423000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            205427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.965724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.751683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86466.437083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79697.075770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80098.066263                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       145269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         154416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    699438500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10124834500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10824273000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.965724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.751683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76466.437083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 69697.144608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70098.131023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1534                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5962                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    371882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    123482000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    495364500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.321359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172689                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.263084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83984.304426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80496.740548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83086.967461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    327602500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    108142000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    435744500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.321359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.172689                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.263084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73984.304426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70496.740548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73086.967461                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       156636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            170100                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         9739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    824320000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    216692000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1041012000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.058536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.163779                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84641.133587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82173.682215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84115.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         9739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    726930000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    190322000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    917252000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.058536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.163779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067823                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74641.133587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72173.682215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74115.384615                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.106846                       # Cycle average of tags in use
system.l2.tags.total_refs                      820789                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.697954                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.141919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       40.587461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      211.703227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.369861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      741.304377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.016740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.206741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.011103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.723930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6743224                       # Number of tag accesses
system.l2.tags.data_accesses                  6743224                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        283392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1208704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         98176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       9465920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11056192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       283392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        98176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        381568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9870016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9870016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          18886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         147905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       154219                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             154219                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19650238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         83810839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6807467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        656361441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             766629986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19650238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6807467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26457705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      684381225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            684381225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      684381225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19650238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        83810839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6807467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       656361441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1451011211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    154211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     18710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    147895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000292244500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9603                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9603                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              489707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             144878                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     154219                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172754                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   154219                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9569                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1816728500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  862835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5052359750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10527.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29277.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   152999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  140578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               154219                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    630.272694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   419.966066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.358286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5193     15.65%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4775     14.39%     30.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2262      6.82%     36.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1551      4.67%     41.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1372      4.14%     45.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          895      2.70%     48.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          935      2.82%     51.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          888      2.68%     53.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15309     46.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33180                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.969697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.108743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.081682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9394     97.82%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           126      1.31%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            44      0.46%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9603                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.056545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.373611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9366     97.53%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      0.31%     97.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116      1.21%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               84      0.87%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9603                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11044288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9868224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11056256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9870016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       765.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       684.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    766.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    684.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14421781500                       # Total gap between requests
system.mem_ctrls.avgGap                      44106.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       283392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1197440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        98176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      9465280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9868224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19650238.076912675053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83029800.004299044609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6807467.301261075772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 656317064.224254727364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 684256969.132168531418                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4428                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        18886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       147906                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       154219                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    145706750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    649365000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     45226500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   4212061500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 357085853750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32905.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34383.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29482.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28477.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2315446.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            127591800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67812855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           626949120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          408720780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1138313280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5852431110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        609612000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8831430945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.366336                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1512677250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    481520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12427612750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109320540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58105245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           605179260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          396156240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1138313280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5640437280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        788133120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8735644965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.724591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1969260750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    481520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11971029250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       366467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          195091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           205427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          205426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22662                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182476                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       499560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1231629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1762688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17990400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     20419200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41308288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          173688                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9870016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           584253                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003860                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062006                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 581998     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2255      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             584253                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          645410500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         250341390                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13337973                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332118893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20685466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14421810000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
