# Compile of gfex1.vhd was successful.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.gfex1_tb
# vsim -gui work.gfex1_tb 
# Start time: 23:29:53 on Jul 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gfex1_tb(sim)
# Loading work.gfex1(rtl)
# Can't move the Now cursor.
add wave -position insertpoint  \
sim:/gfex1_tb/DUT/big6 \
sim:/gfex1_tb/DUT/biggest_sum \
sim:/gfex1_tb/DUT/clk \
sim:/gfex1_tb/DUT/cycle \
sim:/gfex1_tb/DUT/d_out0 \
sim:/gfex1_tb/DUT/d_out1 \
sim:/gfex1_tb/DUT/DataWidth \
sim:/gfex1_tb/DUT/eta_ind \
sim:/gfex1_tb/DUT/gt_inp0 \
sim:/gfex1_tb/DUT/gt_inp1 \
sim:/gfex1_tb/DUT/sum6
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Lucca  Hostname: LUCCA-DELL-INSP  ProcessID: 13480
#           Attempting to use alternate WLF file "./wlftvai0n2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvai0n2
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 16 (15 downto 0). Right is 19 (18 downto 0).
#    Time: 7 ns  Iteration: 0  Process: /gfex1_tb/DUT/line__38 File: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gFex_Project/gfex1/gfex1.vhd
# Fatal error in Process line__38 at C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gFex_Project/gfex1/gfex1.vhd line 60
# 
# HDL call sequence:
# Stopped at C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gFex_Project/gfex1/gfex1.vhd 60 Process line__38
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of gfex1.vhd was successful.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.gfex1_tb(sim)
# Loading work.gfex1(rtl)
# ** Fatal: (vsim-3348) Port length (19) does not match actual length (16) for port "/gfex1_tb/DUT/biggest_sum".
#    Time: 0 ps  Iteration: 0  Instance: /gfex1_tb/DUT File: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/gFex_Project/gfex1/gfex1.vhd Line: 18
# FATAL ERROR while loading design
# Compile of gfex1.vhd was successful.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.gfex1_tb
# vsim -gui work.gfex1_tb 
# Start time: 23:29:53 on Jul 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.gfex1_tb(sim)
# Loading work.gfex1(rtl)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Lucca  Hostname: LUCCA-DELL-INSP  ProcessID: 13480
#           Attempting to use alternate WLF file "./wlft7bsebj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7bsebj
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
restart
run
# Compile of gfex1.vhd was successful.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.gfex1_tb(sim)
# Loading work.gfex1(rtl)
run
# Compile of gfex1.vhd failed with 29 errors.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 1 failed with 29 errors.
# Compile of gfex1.vhd failed with 29 errors.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 1 failed with 29 errors.
# Compile of gfex1.vhd failed with 2 errors.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of gfex1.vhd was successful.
# Compile of gfex1_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.gfex1_tb(sim)
# Loading work.gfex1(rtl)
run
