#! /Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-395-g155ed084b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x133e0d630 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x133e0d7a0 .scope module, "tb" "tb" 3 8;
 .timescale -9 -9;
v0x600001f219e0_0 .var "clk", 0 0;
v0x600001f21a70_0 .var "reset", 0 0;
v0x600001f21b00_0 .var "start", 0 0;
S_0x133e0c480 .scope module, "uut" "tpu" 3 16, 4 1 0, S_0x133e0d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
v0x600001f20b40_0 .net "a_in1", 7 0, v0x600001f25680_0;  1 drivers
v0x600001f20bd0_0 .net "a_in2", 7 0, v0x600001f25710_0;  1 drivers
v0x600001f20c60_0 .net "acc1_full", 0 0, v0x600001f24480_0;  1 drivers
v0x600001f20cf0_0 .net "acc1_mem_0_to_ub", 7 0, v0x600001f242d0_0;  1 drivers
v0x600001f20d80_0 .net "acc1_mem_1_to_ub", 7 0, v0x600001f24360_0;  1 drivers
v0x600001f20e10_0 .net "acc2_full", 0 0, v0x600001f24a20_0;  1 drivers
v0x600001f20ea0_0 .net "acc2_mem_0_to_ub", 7 0, v0x600001f24870_0;  1 drivers
v0x600001f20f30_0 .net "acc2_mem_1_to_ub", 7 0, v0x600001f24900_0;  1 drivers
v0x600001f20fc0_0 .net "base_address", 12 0, v0x600001f24cf0_0;  1 drivers
v0x600001f21050_0 .net "clk", 0 0, v0x600001f219e0_0;  1 drivers
v0x600001f210e0_0 .net "load_input", 0 0, v0x600001f25050_0;  1 drivers
v0x600001f21170_0 .net "load_weight", 0 0, v0x600001f250e0_0;  1 drivers
v0x600001f21200_0 .net "out_ub_to_input_setup_00", 7 0, v0x600001f20120_0;  1 drivers
v0x600001f21290_0 .net "out_ub_to_input_setup_01", 7 0, v0x600001f201b0_0;  1 drivers
v0x600001f21320_0 .net "out_ub_to_input_setup_10", 7 0, v0x600001f20240_0;  1 drivers
v0x600001f213b0_0 .net "out_ub_to_input_setup_11", 7 0, v0x600001f202d0_0;  1 drivers
v0x600001f21440_0 .net "reset", 0 0, v0x600001f21a70_0;  1 drivers
v0x600001f214d0_0 .net "start", 0 0, v0x600001f21b00_0;  1 drivers
v0x600001f21560_0 .net "store", 0 0, v0x600001f25320_0;  1 drivers
v0x600001f215f0_0 .net "systolic_acc_out1", 7 0, v0x600001f26880_0;  1 drivers
v0x600001f21680_0 .net "systolic_acc_out2", 7 0, v0x600001f26e20_0;  1 drivers
v0x600001f21710_0 .net "valid", 0 0, v0x600001f253b0_0;  1 drivers
v0x600001f217a0_0 .net "weight1", 7 0, v0x600001f20900_0;  1 drivers
v0x600001f21830_0 .net "weight2", 7 0, v0x600001f20990_0;  1 drivers
v0x600001f218c0_0 .net "weight3", 7 0, v0x600001f20a20_0;  1 drivers
v0x600001f21950_0 .net "weight4", 7 0, v0x600001f20ab0_0;  1 drivers
S_0x133e0c5f0 .scope module, "acc1" "accumulator" 4 96, 5 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 8 "acc_in";
    .port_info 4 /OUTPUT 8 "acc_mem_0";
    .port_info 5 /OUTPUT 8 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x600001f241b0_0 .net "acc_in", 7 0, v0x600001f26880_0;  alias, 1 drivers
v0x600001f24240 .array "acc_mem", 1 0, 7 0;
v0x600001f242d0_0 .var "acc_mem_0", 7 0;
v0x600001f24360_0 .var "acc_mem_1", 7 0;
v0x600001f243f0_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f24480_0 .var "full", 0 0;
v0x600001f24510_0 .var/i "i", 31 0;
v0x600001f245a0_0 .var "index", 1 0;
v0x600001f24630_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f246c0_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
E_0x60000382ef40/0 .event anyedge, v0x600001f246c0_0, v0x600001f241b0_0, v0x600001f245a0_0, v0x600001f24480_0;
v0x600001f24240_0 .array/port v0x600001f24240, 0;
v0x600001f24240_1 .array/port v0x600001f24240, 1;
E_0x60000382ef40/1 .event anyedge, v0x600001f24240_0, v0x600001f24240_1;
E_0x60000382ef40 .event/or E_0x60000382ef40/0, E_0x60000382ef40/1;
E_0x60000382ef80 .event posedge, v0x600001f243f0_0;
S_0x133e0b680 .scope module, "acc2" "accumulator" 4 107, 5 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 8 "acc_in";
    .port_info 4 /OUTPUT 8 "acc_mem_0";
    .port_info 5 /OUTPUT 8 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x600001f24750_0 .net "acc_in", 7 0, v0x600001f26e20_0;  alias, 1 drivers
v0x600001f247e0 .array "acc_mem", 1 0, 7 0;
v0x600001f24870_0 .var "acc_mem_0", 7 0;
v0x600001f24900_0 .var "acc_mem_1", 7 0;
v0x600001f24990_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f24a20_0 .var "full", 0 0;
v0x600001f24ab0_0 .var/i "i", 31 0;
v0x600001f24b40_0 .var "index", 1 0;
v0x600001f24bd0_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f24c60_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
E_0x60000382f000/0 .event anyedge, v0x600001f246c0_0, v0x600001f24750_0, v0x600001f24b40_0, v0x600001f24a20_0;
v0x600001f247e0_0 .array/port v0x600001f247e0, 0;
v0x600001f247e0_1 .array/port v0x600001f247e0, 1;
E_0x60000382f000/1 .event anyedge, v0x600001f247e0_0, v0x600001f247e0_1;
E_0x60000382f000 .event/or E_0x60000382f000/0, E_0x60000382f000/1;
S_0x133e0b7f0 .scope module, "cu" "control_unit" 4 43, 6 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "load_weight";
    .port_info 4 /OUTPUT 13 "base_address";
    .port_info 5 /OUTPUT 1 "load_input";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "store";
enum0x600000324080 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH" 2'b01,
   "EXECUTE" 2'b10,
   "FINISH" 2'b11
 ;
v0x600001f24cf0_0 .var "base_address", 12 0;
v0x600001f24d80_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f24e10_0 .var/i "compute_cycle_counter", 31 0;
v0x600001f24ea0_0 .var "instruction", 15 0;
v0x600001f24f30 .array "instruction_mem", 7 0, 15 0;
v0x600001f24fc0_0 .var/i "instruction_pointer", 31 0;
v0x600001f25050_0 .var "load_input", 0 0;
v0x600001f250e0_0 .var "load_weight", 0 0;
v0x600001f25170_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f25200_0 .net "start", 0 0, v0x600001f21b00_0;  alias, 1 drivers
v0x600001f25290_0 .var "state", 1 0;
v0x600001f25320_0 .var "store", 0 0;
v0x600001f253b0_0 .var "valid", 0 0;
v0x600001f24f30_0 .array/port v0x600001f24f30, 0;
v0x600001f24f30_1 .array/port v0x600001f24f30, 1;
E_0x60000382f080/0 .event anyedge, v0x600001f25290_0, v0x600001f24fc0_0, v0x600001f24f30_0, v0x600001f24f30_1;
v0x600001f24f30_2 .array/port v0x600001f24f30, 2;
v0x600001f24f30_3 .array/port v0x600001f24f30, 3;
v0x600001f24f30_4 .array/port v0x600001f24f30, 4;
v0x600001f24f30_5 .array/port v0x600001f24f30, 5;
E_0x60000382f080/1 .event anyedge, v0x600001f24f30_2, v0x600001f24f30_3, v0x600001f24f30_4, v0x600001f24f30_5;
v0x600001f24f30_6 .array/port v0x600001f24f30, 6;
v0x600001f24f30_7 .array/port v0x600001f24f30, 7;
E_0x60000382f080/2 .event anyedge, v0x600001f24f30_6, v0x600001f24f30_7, v0x600001f24e10_0, v0x600001f24630_0;
E_0x60000382f080/3 .event anyedge, v0x600001f24ea0_0;
E_0x60000382f080 .event/or E_0x60000382f080/0, E_0x60000382f080/1, E_0x60000382f080/2, E_0x60000382f080/3;
E_0x60000382f0c0 .event posedge, v0x600001f24630_0, v0x600001f243f0_0;
S_0x133e0dfa0 .scope module, "is" "input_setup" 4 65, 7 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 8 "a11";
    .port_info 4 /INPUT 8 "a12";
    .port_info 5 /INPUT 8 "a21";
    .port_info 6 /INPUT 8 "a22";
    .port_info 7 /OUTPUT 8 "a_in1";
    .port_info 8 /OUTPUT 8 "a_in2";
v0x600001f25440_0 .net "a11", 7 0, v0x600001f20120_0;  alias, 1 drivers
v0x600001f254d0_0 .net "a12", 7 0, v0x600001f201b0_0;  alias, 1 drivers
v0x600001f25560_0 .net "a21", 7 0, v0x600001f20240_0;  alias, 1 drivers
v0x600001f255f0_0 .net "a22", 7 0, v0x600001f202d0_0;  alias, 1 drivers
v0x600001f25680_0 .var "a_in1", 7 0;
v0x600001f25710_0 .var "a_in2", 7 0;
v0x600001f257a0 .array "augmented_activation_row1", 2 0, 7 0;
v0x600001f25830 .array "augmented_activation_row2", 2 0, 7 0;
v0x600001f258c0_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f25950_0 .var "counter", 2 0;
v0x600001f259e0_0 .var/i "i", 31 0;
v0x600001f25a70_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f25b00_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
E_0x60000382ef00/0 .event anyedge, v0x600001f246c0_0, v0x600001f25950_0, v0x600001f25440_0, v0x600001f254d0_0;
E_0x60000382ef00/1 .event anyedge, v0x600001f25560_0, v0x600001f255f0_0;
E_0x60000382ef00 .event/or E_0x60000382ef00/0, E_0x60000382ef00/1;
S_0x133e0e110 .scope module, "systolic_array_inst" "mmu" 4 80, 8 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in1";
    .port_info 5 /INPUT 8 "a_in2";
    .port_info 6 /INPUT 8 "weight1";
    .port_info 7 /INPUT 8 "weight2";
    .port_info 8 /INPUT 8 "weight3";
    .port_info 9 /INPUT 8 "weight4";
    .port_info 10 /OUTPUT 8 "a_out1";
    .port_info 11 /OUTPUT 8 "a_out2";
    .port_info 12 /OUTPUT 8 "acc_out1";
    .port_info 13 /OUTPUT 8 "acc_out2";
v0x600001f27210_0 .net "a_in1", 7 0, v0x600001f25680_0;  alias, 1 drivers
v0x600001f272a0_0 .net "a_in2", 7 0, v0x600001f25710_0;  alias, 1 drivers
v0x600001f27330_0 .net "a_inter_01", 7 0, v0x600001f25c20_0;  1 drivers
v0x600001f273c0_0 .net "a_inter_11", 7 0, v0x600001f26760_0;  1 drivers
v0x600001f27450_0 .net "a_out1", 7 0, v0x600001f261c0_0;  1 drivers
v0x600001f274e0_0 .net "a_out2", 7 0, v0x600001f26d00_0;  1 drivers
v0x600001f27570_0 .net "acc_inter_00", 7 0, v0x600001f25d40_0;  1 drivers
v0x600001f27600_0 .net "acc_inter_01", 7 0, v0x600001f262e0_0;  1 drivers
v0x600001f27690_0 .net "acc_out1", 7 0, v0x600001f26880_0;  alias, 1 drivers
v0x600001f27720_0 .net "acc_out2", 7 0, v0x600001f26e20_0;  alias, 1 drivers
v0x600001f277b0_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f27840_0 .net "load_weight", 0 0, v0x600001f250e0_0;  alias, 1 drivers
v0x600001f278d0_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f27960_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
v0x600001f279f0_0 .net "weight1", 7 0, v0x600001f20900_0;  alias, 1 drivers
v0x600001f27a80_0 .net "weight2", 7 0, v0x600001f20990_0;  alias, 1 drivers
v0x600001f27b10_0 .net "weight3", 7 0, v0x600001f20a20_0;  alias, 1 drivers
v0x600001f27ba0_0 .net "weight4", 7 0, v0x600001f20ab0_0;  alias, 1 drivers
S_0x133e0aab0 .scope module, "PE00" "processing_element" 8 30, 9 1 0, S_0x133e0e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "acc_out";
v0x600001f25b90_0 .net "a_in", 7 0, v0x600001f25680_0;  alias, 1 drivers
v0x600001f25c20_0 .var "a_out", 7 0;
L_0x138098010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600001f25cb0_0 .net "acc_in", 7 0, L_0x138098010;  1 drivers
v0x600001f25d40_0 .var "acc_out", 7 0;
v0x600001f25dd0_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f25e60_0 .net "load_weight", 0 0, v0x600001f250e0_0;  alias, 1 drivers
v0x600001f25ef0_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f25f80_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
v0x600001f26010_0 .net "weight", 7 0, v0x600001f20900_0;  alias, 1 drivers
v0x600001f260a0_0 .var "weight_reg", 15 0;
S_0x133e0a0d0 .scope module, "PE01" "processing_element" 8 43, 9 1 0, S_0x133e0e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "acc_out";
v0x600001f26130_0 .net "a_in", 7 0, v0x600001f25c20_0;  alias, 1 drivers
v0x600001f261c0_0 .var "a_out", 7 0;
L_0x138098058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x600001f26250_0 .net "acc_in", 7 0, L_0x138098058;  1 drivers
v0x600001f262e0_0 .var "acc_out", 7 0;
v0x600001f26370_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f26400_0 .net "load_weight", 0 0, v0x600001f250e0_0;  alias, 1 drivers
v0x600001f26490_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f26520_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
v0x600001f265b0_0 .net "weight", 7 0, v0x600001f20a20_0;  alias, 1 drivers
v0x600001f26640_0 .var "weight_reg", 15 0;
S_0x133e08f20 .scope module, "PE10" "processing_element" 8 56, 9 1 0, S_0x133e0e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "acc_out";
v0x600001f266d0_0 .net "a_in", 7 0, v0x600001f25710_0;  alias, 1 drivers
v0x600001f26760_0 .var "a_out", 7 0;
v0x600001f267f0_0 .net "acc_in", 7 0, v0x600001f25d40_0;  alias, 1 drivers
v0x600001f26880_0 .var "acc_out", 7 0;
v0x600001f26910_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f269a0_0 .net "load_weight", 0 0, v0x600001f250e0_0;  alias, 1 drivers
v0x600001f26a30_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f26ac0_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
v0x600001f26b50_0 .net "weight", 7 0, v0x600001f20990_0;  alias, 1 drivers
v0x600001f26be0_0 .var "weight_reg", 15 0;
S_0x133e05e80 .scope module, "PE11" "processing_element" 8 69, 9 1 0, S_0x133e0e110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "acc_out";
v0x600001f26c70_0 .net "a_in", 7 0, v0x600001f26760_0;  alias, 1 drivers
v0x600001f26d00_0 .var "a_out", 7 0;
v0x600001f26d90_0 .net "acc_in", 7 0, v0x600001f262e0_0;  alias, 1 drivers
v0x600001f26e20_0 .var "acc_out", 7 0;
v0x600001f26eb0_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f26f40_0 .net "load_weight", 0 0, v0x600001f250e0_0;  alias, 1 drivers
v0x600001f26fd0_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f27060_0 .net "valid", 0 0, v0x600001f253b0_0;  alias, 1 drivers
v0x600001f270f0_0 .net "weight", 7 0, v0x600001f20ab0_0;  alias, 1 drivers
v0x600001f27180_0 .var "weight_reg", 15 0;
S_0x133e04ac0 .scope module, "ub" "unified_buffer" 4 118, 10 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_acc1";
    .port_info 3 /INPUT 1 "store_acc2";
    .port_info 4 /INPUT 13 "addr";
    .port_info 5 /INPUT 1 "load_input";
    .port_info 6 /INPUT 1 "store";
    .port_info 7 /INPUT 8 "acc1_mem_0";
    .port_info 8 /INPUT 8 "acc1_mem_1";
    .port_info 9 /INPUT 8 "acc2_mem_0";
    .port_info 10 /INPUT 8 "acc2_mem_1";
    .port_info 11 /OUTPUT 8 "out_ub_00";
    .port_info 12 /OUTPUT 8 "out_ub_01";
    .port_info 13 /OUTPUT 8 "out_ub_10";
    .port_info 14 /OUTPUT 8 "out_ub_11";
v0x600001f27cc0_0 .net "acc1_mem_0", 7 0, v0x600001f242d0_0;  alias, 1 drivers
v0x600001f27d50_0 .net "acc1_mem_1", 7 0, v0x600001f24360_0;  alias, 1 drivers
v0x600001f27de0_0 .net "acc2_mem_0", 7 0, v0x600001f24870_0;  alias, 1 drivers
v0x600001f27e70_0 .net "acc2_mem_1", 7 0, v0x600001f24900_0;  alias, 1 drivers
v0x600001f27f00_0 .net "addr", 12 0, v0x600001f24cf0_0;  alias, 1 drivers
v0x600001f20000_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f20090_0 .net "load_input", 0 0, v0x600001f25050_0;  alias, 1 drivers
v0x600001f20120_0 .var "out_ub_00", 7 0;
v0x600001f201b0_0 .var "out_ub_01", 7 0;
v0x600001f20240_0 .var "out_ub_10", 7 0;
v0x600001f202d0_0 .var "out_ub_11", 7 0;
v0x600001f20360_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f203f0_0 .net "store", 0 0, v0x600001f25320_0;  alias, 1 drivers
v0x600001f20480_0 .net "store_acc1", 0 0, v0x600001f24480_0;  alias, 1 drivers
v0x600001f20510_0 .net "store_acc2", 0 0, v0x600001f24a20_0;  alias, 1 drivers
v0x600001f205a0 .array "unified_mem", 63 0, 7 0;
v0x600001f20630_0 .var "write_pointer", 5 0;
E_0x60000382f3c0/0 .event anyedge, v0x600001f25320_0, v0x600001f24480_0, v0x600001f24a20_0, v0x600001f242d0_0;
E_0x60000382f3c0/1 .event anyedge, v0x600001f24cf0_0, v0x600001f24360_0, v0x600001f24870_0, v0x600001f24900_0;
E_0x60000382f3c0 .event/or E_0x60000382f3c0/0, E_0x60000382f3c0/1;
S_0x133e1c820 .scope begin, "$unm_blk_46" "$unm_blk_46" 10 46, 10 46 0, S_0x133e04ac0;
 .timescale -9 -12;
v0x600001f27c30_0 .var/i "i", 31 0;
S_0x133e1c990 .scope module, "wm" "weight_memory" 4 55, 11 1 0, S_0x133e0c480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 13 "addr";
    .port_info 3 /OUTPUT 8 "weight1";
    .port_info 4 /OUTPUT 8 "weight2";
    .port_info 5 /OUTPUT 8 "weight3";
    .port_info 6 /OUTPUT 8 "weight4";
v0x600001f206c0_0 .net "addr", 12 0, v0x600001f24cf0_0;  alias, 1 drivers
v0x600001f20750_0 .net "clk", 0 0, v0x600001f219e0_0;  alias, 1 drivers
v0x600001f207e0 .array "memory", 31 0, 7 0;
v0x600001f20870_0 .net "reset", 0 0, v0x600001f21a70_0;  alias, 1 drivers
v0x600001f20900_0 .var "weight1", 7 0;
v0x600001f20990_0 .var "weight2", 7 0;
v0x600001f20a20_0 .var "weight3", 7 0;
v0x600001f20ab0_0 .var "weight4", 7 0;
v0x600001f207e0_0 .array/port v0x600001f207e0, 0;
v0x600001f207e0_1 .array/port v0x600001f207e0, 1;
v0x600001f207e0_2 .array/port v0x600001f207e0, 2;
E_0x60000382f480/0 .event anyedge, v0x600001f24cf0_0, v0x600001f207e0_0, v0x600001f207e0_1, v0x600001f207e0_2;
v0x600001f207e0_3 .array/port v0x600001f207e0, 3;
v0x600001f207e0_4 .array/port v0x600001f207e0, 4;
v0x600001f207e0_5 .array/port v0x600001f207e0, 5;
v0x600001f207e0_6 .array/port v0x600001f207e0, 6;
E_0x60000382f480/1 .event anyedge, v0x600001f207e0_3, v0x600001f207e0_4, v0x600001f207e0_5, v0x600001f207e0_6;
v0x600001f207e0_7 .array/port v0x600001f207e0, 7;
v0x600001f207e0_8 .array/port v0x600001f207e0, 8;
v0x600001f207e0_9 .array/port v0x600001f207e0, 9;
v0x600001f207e0_10 .array/port v0x600001f207e0, 10;
E_0x60000382f480/2 .event anyedge, v0x600001f207e0_7, v0x600001f207e0_8, v0x600001f207e0_9, v0x600001f207e0_10;
v0x600001f207e0_11 .array/port v0x600001f207e0, 11;
v0x600001f207e0_12 .array/port v0x600001f207e0, 12;
v0x600001f207e0_13 .array/port v0x600001f207e0, 13;
v0x600001f207e0_14 .array/port v0x600001f207e0, 14;
E_0x60000382f480/3 .event anyedge, v0x600001f207e0_11, v0x600001f207e0_12, v0x600001f207e0_13, v0x600001f207e0_14;
v0x600001f207e0_15 .array/port v0x600001f207e0, 15;
v0x600001f207e0_16 .array/port v0x600001f207e0, 16;
v0x600001f207e0_17 .array/port v0x600001f207e0, 17;
v0x600001f207e0_18 .array/port v0x600001f207e0, 18;
E_0x60000382f480/4 .event anyedge, v0x600001f207e0_15, v0x600001f207e0_16, v0x600001f207e0_17, v0x600001f207e0_18;
v0x600001f207e0_19 .array/port v0x600001f207e0, 19;
v0x600001f207e0_20 .array/port v0x600001f207e0, 20;
v0x600001f207e0_21 .array/port v0x600001f207e0, 21;
v0x600001f207e0_22 .array/port v0x600001f207e0, 22;
E_0x60000382f480/5 .event anyedge, v0x600001f207e0_19, v0x600001f207e0_20, v0x600001f207e0_21, v0x600001f207e0_22;
v0x600001f207e0_23 .array/port v0x600001f207e0, 23;
v0x600001f207e0_24 .array/port v0x600001f207e0, 24;
v0x600001f207e0_25 .array/port v0x600001f207e0, 25;
v0x600001f207e0_26 .array/port v0x600001f207e0, 26;
E_0x60000382f480/6 .event anyedge, v0x600001f207e0_23, v0x600001f207e0_24, v0x600001f207e0_25, v0x600001f207e0_26;
v0x600001f207e0_27 .array/port v0x600001f207e0, 27;
v0x600001f207e0_28 .array/port v0x600001f207e0, 28;
v0x600001f207e0_29 .array/port v0x600001f207e0, 29;
v0x600001f207e0_30 .array/port v0x600001f207e0, 30;
E_0x60000382f480/7 .event anyedge, v0x600001f207e0_27, v0x600001f207e0_28, v0x600001f207e0_29, v0x600001f207e0_30;
v0x600001f207e0_31 .array/port v0x600001f207e0, 31;
E_0x60000382f480/8 .event anyedge, v0x600001f207e0_31;
E_0x60000382f480 .event/or E_0x60000382f480/0, E_0x60000382f480/1, E_0x60000382f480/2, E_0x60000382f480/3, E_0x60000382f480/4, E_0x60000382f480/5, E_0x60000382f480/6, E_0x60000382f480/7, E_0x60000382f480/8;
    .scope S_0x133e0b7f0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001f25290_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_0x133e0b7f0;
T_1 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f25170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f24fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f24e10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600001f25290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x600001f25200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %ix/getv/s 4, v0x600001f24fc0_0;
    %load/vec4a v0x600001f24f30, 4;
    %cmpi/e 32768, 0, 16;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v0x600001f24e10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v0x600001f24e10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x600001f24e10_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001f24e10_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
T_1.12 ;
    %jmp T_1.10;
T_1.9 ;
    %ix/getv/s 4, v0x600001f24fc0_0;
    %load/vec4a v0x600001f24f30, 4;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
T_1.14 ;
T_1.10 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x600001f25290_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x133e0b7f0;
T_2 ;
    %wait E_0x60000382f080;
    %load/vec4 v0x600001f25290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001f24ea0_0, 0, 16;
    %jmp T_2.4;
T_2.1 ;
    %ix/getv/s 4, v0x600001f24fc0_0;
    %load/vec4a v0x600001f24f30, 4;
    %store/vec4 v0x600001f24ea0_0, 0, 16;
    %jmp T_2.4;
T_2.2 ;
    %ix/getv/s 4, v0x600001f24fc0_0;
    %load/vec4a v0x600001f24f30, 4;
    %cmpi/e 32768, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_2.7, 4;
    %load/vec4 v0x600001f24e10_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x600001f24ea0_0, 0, 16;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x600001f24fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f24fc0_0, 0, 32;
    %ix/getv/s 4, v0x600001f24fc0_0;
    %load/vec4a v0x600001f24f30, 4;
    %store/vec4 v0x600001f24ea0_0, 0, 16;
T_2.6 ;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001f24ea0_0, 0, 16;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %load/vec4 v0x600001f25170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x600001f24cf0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f250e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f25050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f253b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f25320_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f250e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f25050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f253b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001f25320_0, 0, 1;
    %load/vec4 v0x600001f24ea0_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x600001f24ea0_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x600001f24cf0_0, 0, 13;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f250e0_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f25050_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f253b0_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f25320_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
T_2.9 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x133e1c990;
T_3 ;
    %wait E_0x60000382ef80;
    %load/vec4 v0x600001f20870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f20900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f20990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f20a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f20ab0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x133e1c990;
T_4 ;
    %wait E_0x60000382f480;
    %ix/getv 4, v0x600001f206c0_0;
    %load/vec4a v0x600001f207e0, 4;
    %store/vec4 v0x600001f20900_0, 0, 8;
    %load/vec4 v0x600001f206c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001f207e0, 4;
    %store/vec4 v0x600001f20990_0, 0, 8;
    %load/vec4 v0x600001f206c0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001f207e0, 4;
    %store/vec4 v0x600001f20a20_0, 0, 8;
    %load/vec4 v0x600001f206c0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001f207e0, 4;
    %store/vec4 v0x600001f20ab0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x133e0dfa0;
T_5 ;
    %wait E_0x60000382ef00;
    %load/vec4 v0x600001f25b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x600001f25950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600001f25440_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f257a0, 4, 0;
    %load/vec4 v0x600001f254d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f257a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f257a0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f25830, 4, 0;
    %load/vec4 v0x600001f25560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f25830, 4, 0;
    %load/vec4 v0x600001f255f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001f25830, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x133e0dfa0;
T_6 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f25a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f259e0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x600001f259e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001f259e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f257a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001f259e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f25830, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x600001f259e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f259e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001f25950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f25680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f25710_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600001f25b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v0x600001f25950_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x600001f25950_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f257a0, 4;
    %assign/vec4 v0x600001f25680_0, 0;
    %load/vec4 v0x600001f25950_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001f25830, 4;
    %assign/vec4 v0x600001f25710_0, 0;
    %load/vec4 v0x600001f25950_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600001f25950_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f25680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f25710_0, 0;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x133e0aab0;
T_7 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f25ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f25c20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f25d40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001f260a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001f25e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600001f26010_0;
    %pad/u 16;
    %assign/vec4 v0x600001f260a0_0, 0;
T_7.2 ;
    %load/vec4 v0x600001f25f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x600001f25cb0_0;
    %pad/u 16;
    %load/vec4 v0x600001f25b90_0;
    %pad/u 16;
    %load/vec4 v0x600001f260a0_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x600001f25d40_0, 0;
    %load/vec4 v0x600001f25b90_0;
    %assign/vec4 v0x600001f25c20_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x133e0a0d0;
T_8 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f26490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f261c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f262e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001f26640_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001f26400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001f265b0_0;
    %pad/u 16;
    %assign/vec4 v0x600001f26640_0, 0;
T_8.2 ;
    %load/vec4 v0x600001f26520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001f26250_0;
    %pad/u 16;
    %load/vec4 v0x600001f26130_0;
    %pad/u 16;
    %load/vec4 v0x600001f26640_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x600001f262e0_0, 0;
    %load/vec4 v0x600001f26130_0;
    %assign/vec4 v0x600001f261c0_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x133e08f20;
T_9 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f26a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f26760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f26880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001f26be0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001f269a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001f26b50_0;
    %pad/u 16;
    %assign/vec4 v0x600001f26be0_0, 0;
T_9.2 ;
    %load/vec4 v0x600001f26ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001f267f0_0;
    %pad/u 16;
    %load/vec4 v0x600001f266d0_0;
    %pad/u 16;
    %load/vec4 v0x600001f26be0_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x600001f26880_0, 0;
    %load/vec4 v0x600001f266d0_0;
    %assign/vec4 v0x600001f26760_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x133e05e80;
T_10 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f26fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f26d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f26e20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001f27180_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001f26f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600001f270f0_0;
    %pad/u 16;
    %assign/vec4 v0x600001f27180_0, 0;
T_10.2 ;
    %load/vec4 v0x600001f27060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001f26d90_0;
    %pad/u 16;
    %load/vec4 v0x600001f26c70_0;
    %pad/u 16;
    %load/vec4 v0x600001f27180_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x600001f26e20_0, 0;
    %load/vec4 v0x600001f26c70_0;
    %assign/vec4 v0x600001f26d00_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x133e0c5f0;
T_11 ;
    %wait E_0x60000382ef80;
    %load/vec4 v0x600001f24630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f24510_0, 0, 32;
T_11.2 ; Top of for-loop 
    %load/vec4 v0x600001f24510_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001f24510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f24240, 0, 4;
T_11.4 ; for-loop step statement
    %load/vec4 v0x600001f24510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f24510_0, 0, 32;
    %jmp T_11.2;
T_11.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f245a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f24480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f242d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f24360_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x133e0c5f0;
T_12 ;
    %wait E_0x60000382ef40;
    %load/vec4 v0x600001f246c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x600001f241b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x600001f241b0_0;
    %load/vec4 v0x600001f245a0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x600001f24240, 4, 0;
    %load/vec4 v0x600001f245a0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_12.3, 5;
    %load/vec4 v0x600001f245a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x600001f245a0_0, 0, 2;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f24480_0, 0, 1;
T_12.4 ;
T_12.0 ;
    %load/vec4 v0x600001f24480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f24240, 4;
    %store/vec4 v0x600001f242d0_0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f24240, 4;
    %store/vec4 v0x600001f24360_0, 0, 8;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x133e0b680;
T_13 ;
    %wait E_0x60000382ef80;
    %load/vec4 v0x600001f24bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f24ab0_0, 0, 32;
T_13.2 ; Top of for-loop 
    %load/vec4 v0x600001f24ab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001f24ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f247e0, 0, 4;
T_13.4 ; for-loop step statement
    %load/vec4 v0x600001f24ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f24ab0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001f24b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001f24a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f24870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f24900_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x133e0b680;
T_14 ;
    %wait E_0x60000382f000;
    %load/vec4 v0x600001f24c60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x600001f24750_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x600001f24750_0;
    %load/vec4 v0x600001f24b40_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x600001f247e0, 4, 0;
    %load/vec4 v0x600001f24b40_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_14.3, 5;
    %load/vec4 v0x600001f24b40_0;
    %addi 1, 0, 2;
    %store/vec4 v0x600001f24b40_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001f24a20_0, 0, 1;
T_14.4 ;
T_14.0 ;
    %load/vec4 v0x600001f24a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f247e0, 4;
    %store/vec4 v0x600001f24870_0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001f247e0, 4;
    %store/vec4 v0x600001f24900_0, 0, 8;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x133e04ac0;
T_15 ;
    %wait E_0x60000382f3c0;
    %load/vec4 v0x600001f203f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.3, 10;
    %load/vec4 v0x600001f20480_0;
    %and;
T_15.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x600001f20510_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x600001f27cc0_0;
    %ix/getv 4, v0x600001f27f00_0;
    %store/vec4a v0x600001f205a0, 4, 0;
    %load/vec4 v0x600001f27d50_0;
    %load/vec4 v0x600001f27f00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600001f205a0, 4, 0;
    %load/vec4 v0x600001f27de0_0;
    %load/vec4 v0x600001f27f00_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600001f205a0, 4, 0;
    %load/vec4 v0x600001f27e70_0;
    %load/vec4 v0x600001f27f00_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x600001f205a0, 4, 0;
    %load/vec4 v0x600001f27f00_0;
    %addi 4, 0, 13;
    %pad/u 6;
    %store/vec4 v0x600001f20630_0, 0, 6;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x133e04ac0;
T_16 ;
    %wait E_0x60000382f0c0;
    %load/vec4 v0x600001f20360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %fork t_1, S_0x133e1c820;
    %jmp t_0;
    .scope S_0x133e1c820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001f27c30_0, 0, 32;
T_16.2 ; Top of for-loop 
    %load/vec4 v0x600001f27c30_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001f27c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001f205a0, 0, 4;
T_16.4 ; for-loop step statement
    %load/vec4 v0x600001f27c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001f27c30_0, 0, 32;
    %jmp T_16.2;
T_16.3 ; for-loop exit label
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600001f20630_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f20120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f201b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f20240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001f202d0_0, 0;
    %end;
    .scope S_0x133e04ac0;
t_0 %join;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001f20090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %ix/getv 4, v0x600001f27f00_0;
    %load/vec4a v0x600001f205a0, 4;
    %assign/vec4 v0x600001f20120_0, 0;
    %load/vec4 v0x600001f27f00_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001f205a0, 4;
    %assign/vec4 v0x600001f201b0_0, 0;
    %load/vec4 v0x600001f27f00_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001f205a0, 4;
    %assign/vec4 v0x600001f20240_0, 0;
    %load/vec4 v0x600001f27f00_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001f205a0, 4;
    %assign/vec4 v0x600001f202d0_0, 0;
T_16.5 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x133e0d7a0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x600001f219e0_0;
    %inv;
    %store/vec4 v0x600001f219e0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/evanlin/Desktop/tiny-tpu/test/tb.v";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/tpu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/accumulator.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/control_unit.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/input_setup.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/mmu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/processing_element.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/unified_buffer.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/weight_memory.sv";
