

================================================================
== Vivado HLS Report for 'matrix_conv'
================================================================
* Date:           Thu Dec 19 01:13:10 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        final_project
* Solution:       arr_par_sol
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2321|  2321|  2321|  2321|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+------+------+----------+-----------+-----------+------+----------+
        |- OUTPUT_ROW       |  2320|  2320|       290|          -|          -|     8|    no    |
        | + OUTPUT_COL      |   288|   288|        36|          -|          -|     8|    no    |
        |  ++ KERNEL_ROW    |    33|    33|        11|          -|          -|     3|    no    |
        |   +++ KERNEL_COL  |     9|     9|         3|          -|          -|     3|    no    |
        +-------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	8  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_7), !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_6), !map !14"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_5), !map !20"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_4), !map !26"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_3), !map !32"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_2), !map !38"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_1), !map !44"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_0), !map !50"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !56"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !62"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !67"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_9), !map !72"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_8), !map !79"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_7), !map !85"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_6), !map !90"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_5), !map !95"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_4), !map !100"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_3), !map !105"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_2), !map !110"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_1), !map !115"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_0), !map !120"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %1" [final_project/matrix_conv.cpp:25]   --->   Operation 31 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %0 ], [ %i_1, %12 ]"   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %i, -8" [final_project/matrix_conv.cpp:25]   --->   Operation 33 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 1" [final_project/matrix_conv.cpp:25]   --->   Operation 35 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %13, label %2" [final_project/matrix_conv.cpp:25]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:25]   --->   Operation 37 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2) nounwind" [final_project/matrix_conv.cpp:25]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i4 %i to i3" [final_project/matrix_conv.cpp:34]   --->   Operation 39 'trunc' 'tmp_12' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [final_project/matrix_conv.cpp:26]   --->   Operation 40 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [final_project/matrix_conv.cpp:38]   --->   Operation 41 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %2 ], [ %j_1, %11 ]"   --->   Operation 42 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.30ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [final_project/matrix_conv.cpp:26]   --->   Operation 43 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 44 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j, 1" [final_project/matrix_conv.cpp:26]   --->   Operation 45 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %12, label %4" [final_project/matrix_conv.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [final_project/matrix_conv.cpp:26]   --->   Operation 47 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [final_project/matrix_conv.cpp:26]   --->   Operation 48 'specregionbegin' 'tmp_4' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.76ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 49 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp) nounwind" [final_project/matrix_conv.cpp:36]   --->   Operation 50 'specregionend' 'empty_7' <Predicate = (exitcond2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [final_project/matrix_conv.cpp:25]   --->   Operation 51 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sum = phi i16 [ 0, %4 ], [ %sum_1, %9 ]" [final_project/matrix_conv.cpp:30]   --->   Operation 52 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%m = phi i2 [ 0, %4 ], [ %m_1, %9 ]"   --->   Operation 53 'phi' 'm' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %m, -1" [final_project/matrix_conv.cpp:28]   --->   Operation 54 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.56ns)   --->   "%m_1 = add i2 %m, 1" [final_project/matrix_conv.cpp:28]   --->   Operation 56 'add' 'm_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %6" [final_project/matrix_conv.cpp:28]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [final_project/matrix_conv.cpp:28]   --->   Operation 58 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [final_project/matrix_conv.cpp:28]   --->   Operation 59 'specregionbegin' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = zext i2 %m to i4" [final_project/matrix_conv.cpp:28]   --->   Operation 60 'zext' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.73ns)   --->   "%tmp_4_t = add i4 %tmp_6, %i" [final_project/matrix_conv.cpp:30]   --->   Operation 61 'add' 'tmp_4_t' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %7" [final_project/matrix_conv.cpp:29]   --->   Operation 62 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = zext i4 %j to i64" [final_project/matrix_conv.cpp:34]   --->   Operation 63 'zext' 'tmp_2' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%res_0_addr = getelementptr [8 x i16]* %res_0, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 64 'getelementptr' 'res_0_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%res_1_addr = getelementptr [8 x i16]* %res_1, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 65 'getelementptr' 'res_1_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%res_2_addr = getelementptr [8 x i16]* %res_2, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 66 'getelementptr' 'res_2_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%res_3_addr = getelementptr [8 x i16]* %res_3, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 67 'getelementptr' 'res_3_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%res_4_addr = getelementptr [8 x i16]* %res_4, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 68 'getelementptr' 'res_4_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%res_5_addr = getelementptr [8 x i16]* %res_5, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 69 'getelementptr' 'res_5_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%res_6_addr = getelementptr [8 x i16]* %res_6, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 70 'getelementptr' 'res_6_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%res_7_addr = getelementptr [8 x i16]* %res_7, i64 0, i64 %tmp_2" [final_project/matrix_conv.cpp:34]   --->   Operation 71 'getelementptr' 'res_7_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.36ns)   --->   "switch i3 %tmp_12, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [final_project/matrix_conv.cpp:34]   --->   Operation 72 'switch' <Predicate = (exitcond1)> <Delay = 1.36>
ST_4 : Operation 73 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_6_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 73 'store' <Predicate = (exitcond1 & tmp_12 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 74 'br' <Predicate = (exitcond1 & tmp_12 == 6)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_5_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 75 'store' <Predicate = (exitcond1 & tmp_12 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 76 'br' <Predicate = (exitcond1 & tmp_12 == 5)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_4_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 77 'store' <Predicate = (exitcond1 & tmp_12 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 78 'br' <Predicate = (exitcond1 & tmp_12 == 4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_3_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 79 'store' <Predicate = (exitcond1 & tmp_12 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 80 'br' <Predicate = (exitcond1 & tmp_12 == 3)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_2_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 81 'store' <Predicate = (exitcond1 & tmp_12 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 82 'br' <Predicate = (exitcond1 & tmp_12 == 2)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_1_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 83 'store' <Predicate = (exitcond1 & tmp_12 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 84 'br' <Predicate = (exitcond1 & tmp_12 == 1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_0_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 85 'store' <Predicate = (exitcond1 & tmp_12 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 86 'br' <Predicate = (exitcond1 & tmp_12 == 0)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.32ns)   --->   "store i16 %sum, i16* %res_7_addr, align 2" [final_project/matrix_conv.cpp:34]   --->   Operation 87 'store' <Predicate = (exitcond1 & tmp_12 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %11" [final_project/matrix_conv.cpp:34]   --->   Operation 88 'br' <Predicate = (exitcond1 & tmp_12 == 7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.05>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sum_1 = phi i16 [ %sum, %6 ], [ %sum_2, %8 ]"   --->   Operation 89 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%n = phi i2 [ 0, %6 ], [ %n_1, %8 ]"   --->   Operation 90 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%n_cast2 = zext i2 %n to i4" [final_project/matrix_conv.cpp:29]   --->   Operation 91 'zext' 'n_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %n, -1" [final_project/matrix_conv.cpp:29]   --->   Operation 92 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.56ns)   --->   "%n_1 = add i2 %n, 1" [final_project/matrix_conv.cpp:29]   --->   Operation 94 'add' 'n_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [final_project/matrix_conv.cpp:29]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.73ns)   --->   "%tmp_8 = add i4 %n_cast2, %j" [final_project/matrix_conv.cpp:30]   --->   Operation 96 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_9 = zext i4 %tmp_8 to i64" [final_project/matrix_conv.cpp:30]   --->   Operation 97 'zext' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [10 x i8]* %a_0, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 98 'getelementptr' 'a_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 99 [2/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 99 'load' 'a_0_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [10 x i8]* %a_1, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 100 'getelementptr' 'a_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 101 'load' 'a_1_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [10 x i8]* %a_2, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 102 'getelementptr' 'a_2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 103 'load' 'a_2_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [10 x i8]* %a_3, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 104 'getelementptr' 'a_3_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 105 'load' 'a_3_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [10 x i8]* %a_4, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 106 'getelementptr' 'a_4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 107 'load' 'a_4_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [10 x i8]* %a_5, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 108 'getelementptr' 'a_5_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 109 'load' 'a_5_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [10 x i8]* %a_6, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 110 'getelementptr' 'a_6_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 111 'load' 'a_6_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [10 x i8]* %a_7, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 112 'getelementptr' 'a_7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 113 'load' 'a_7_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [10 x i8]* %a_8, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 114 'getelementptr' 'a_8_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 115 'load' 'a_8_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [10 x i8]* %a_9, i64 0, i64 %tmp_9" [final_project/matrix_conv.cpp:30]   --->   Operation 116 'getelementptr' 'a_9_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 117 [2/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 117 'load' 'a_9_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = zext i2 %n to i64" [final_project/matrix_conv.cpp:30]   --->   Operation 118 'zext' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 %tmp_1" [final_project/matrix_conv.cpp:30]   --->   Operation 119 'getelementptr' 'b_0_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 120 'load' 'b_0_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 %tmp_1" [final_project/matrix_conv.cpp:30]   --->   Operation 121 'getelementptr' 'b_1_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 122 'load' 'b_1_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 %tmp_1" [final_project/matrix_conv.cpp:30]   --->   Operation 123 'getelementptr' 'b_2_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 124 'load' 'b_2_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [final_project/matrix_conv.cpp:32]   --->   Operation 125 'specregionend' 'empty_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %5" [final_project/matrix_conv.cpp:28]   --->   Operation 126 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.95>
ST_6 : Operation 127 [1/2] (2.32ns)   --->   "%a_0_load = load i8* %a_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 127 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 128 [1/2] (2.32ns)   --->   "%a_1_load = load i8* %a_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 128 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 129 [1/2] (2.32ns)   --->   "%a_2_load = load i8* %a_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 129 'load' 'a_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 130 [1/2] (2.32ns)   --->   "%a_3_load = load i8* %a_3_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 130 'load' 'a_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 131 [1/2] (2.32ns)   --->   "%a_4_load = load i8* %a_4_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 131 'load' 'a_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 132 [1/2] (2.32ns)   --->   "%a_5_load = load i8* %a_5_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 132 'load' 'a_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 133 [1/2] (2.32ns)   --->   "%a_6_load = load i8* %a_6_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 133 'load' 'a_6_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 134 [1/2] (2.32ns)   --->   "%a_7_load = load i8* %a_7_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 134 'load' 'a_7_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/2] (2.32ns)   --->   "%a_8_load = load i8* %a_8_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 135 'load' 'a_8_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 136 [1/2] (2.32ns)   --->   "%a_9_load = load i8* %a_9_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 136 'load' 'a_9_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 137 [1/1] (2.63ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.10i8.i4(i8 %a_0_load, i8 %a_1_load, i8 %a_2_load, i8 %a_3_load, i8 %a_4_load, i8 %a_5_load, i8 %a_6_load, i8 %a_7_load, i8 %a_8_load, i8 %a_9_load, i4 %tmp_4_t)" [final_project/matrix_conv.cpp:30]   --->   Operation 137 'mux' 'tmp_10' <Predicate = true> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/2] (2.32ns)   --->   "%b_0_load = load i8* %b_0_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 138 'load' 'b_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 139 [1/2] (2.32ns)   --->   "%b_1_load = load i8* %b_1_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 139 'load' 'b_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 140 [1/2] (2.32ns)   --->   "%b_2_load = load i8* %b_2_addr, align 1" [final_project/matrix_conv.cpp:30]   --->   Operation 140 'load' 'b_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 141 [1/1] (1.77ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_0_load, i8 %b_1_load, i8 %b_2_load, i2 %m)" [final_project/matrix_conv.cpp:30]   --->   Operation 141 'mux' 'tmp_11' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [final_project/matrix_conv.cpp:29]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %tmp_10 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 143 'sext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = sext i8 %tmp_11 to i16" [final_project/matrix_conv.cpp:30]   --->   Operation 144 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (3.36ns) (grouped into DSP with root node sum_2)   --->   "%tmp_7 = mul i16 %tmp_3, %tmp_s" [final_project/matrix_conv.cpp:30]   --->   Operation 145 'mul' 'tmp_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 146 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_2 = add i16 %tmp_7, %sum_1" [final_project/matrix_conv.cpp:30]   --->   Operation 146 'add' 'sum_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "br label %7" [final_project/matrix_conv.cpp:29]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_4) nounwind" [final_project/matrix_conv.cpp:35]   --->   Operation 148 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "br label %3" [final_project/matrix_conv.cpp:26]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ res_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9   (specbitsmap      ) [ 000000000]
StgValue_10  (specbitsmap      ) [ 000000000]
StgValue_11  (specbitsmap      ) [ 000000000]
StgValue_12  (specbitsmap      ) [ 000000000]
StgValue_13  (specbitsmap      ) [ 000000000]
StgValue_14  (specbitsmap      ) [ 000000000]
StgValue_15  (specbitsmap      ) [ 000000000]
StgValue_16  (specbitsmap      ) [ 000000000]
StgValue_17  (specbitsmap      ) [ 000000000]
StgValue_18  (specbitsmap      ) [ 000000000]
StgValue_19  (specbitsmap      ) [ 000000000]
StgValue_20  (specbitsmap      ) [ 000000000]
StgValue_21  (specbitsmap      ) [ 000000000]
StgValue_22  (specbitsmap      ) [ 000000000]
StgValue_23  (specbitsmap      ) [ 000000000]
StgValue_24  (specbitsmap      ) [ 000000000]
StgValue_25  (specbitsmap      ) [ 000000000]
StgValue_26  (specbitsmap      ) [ 000000000]
StgValue_27  (specbitsmap      ) [ 000000000]
StgValue_28  (specbitsmap      ) [ 000000000]
StgValue_29  (specbitsmap      ) [ 000000000]
StgValue_30  (spectopmodule    ) [ 000000000]
StgValue_31  (br               ) [ 011111111]
i            (phi              ) [ 001011110]
exitcond3    (icmp             ) [ 001111111]
empty        (speclooptripcount) [ 000000000]
i_1          (add              ) [ 011111111]
StgValue_36  (br               ) [ 000000000]
StgValue_37  (specloopname     ) [ 000000000]
tmp          (specregionbegin  ) [ 000111111]
tmp_12       (trunc            ) [ 000111111]
StgValue_40  (br               ) [ 001111111]
StgValue_41  (ret              ) [ 000000000]
j            (phi              ) [ 000111110]
exitcond2    (icmp             ) [ 001111111]
empty_2      (speclooptripcount) [ 000000000]
j_1          (add              ) [ 001111111]
StgValue_46  (br               ) [ 000000000]
StgValue_47  (specloopname     ) [ 000000000]
tmp_4        (specregionbegin  ) [ 000011111]
StgValue_49  (br               ) [ 001111111]
empty_7      (specregionend    ) [ 000000000]
StgValue_51  (br               ) [ 011111111]
sum          (phi              ) [ 000011110]
m            (phi              ) [ 000010100]
exitcond1    (icmp             ) [ 001111111]
empty_3      (speclooptripcount) [ 000000000]
m_1          (add              ) [ 001111111]
StgValue_57  (br               ) [ 000000000]
StgValue_58  (specloopname     ) [ 000000000]
tmp_5        (specregionbegin  ) [ 000001110]
tmp_6        (zext             ) [ 000000000]
tmp_4_t      (add              ) [ 000001110]
StgValue_62  (br               ) [ 001111111]
tmp_2        (zext             ) [ 000000000]
res_0_addr   (getelementptr    ) [ 000000000]
res_1_addr   (getelementptr    ) [ 000000000]
res_2_addr   (getelementptr    ) [ 000000000]
res_3_addr   (getelementptr    ) [ 000000000]
res_4_addr   (getelementptr    ) [ 000000000]
res_5_addr   (getelementptr    ) [ 000000000]
res_6_addr   (getelementptr    ) [ 000000000]
res_7_addr   (getelementptr    ) [ 000000000]
StgValue_72  (switch           ) [ 000000000]
StgValue_73  (store            ) [ 000000000]
StgValue_74  (br               ) [ 000000000]
StgValue_75  (store            ) [ 000000000]
StgValue_76  (br               ) [ 000000000]
StgValue_77  (store            ) [ 000000000]
StgValue_78  (br               ) [ 000000000]
StgValue_79  (store            ) [ 000000000]
StgValue_80  (br               ) [ 000000000]
StgValue_81  (store            ) [ 000000000]
StgValue_82  (br               ) [ 000000000]
StgValue_83  (store            ) [ 000000000]
StgValue_84  (br               ) [ 000000000]
StgValue_85  (store            ) [ 000000000]
StgValue_86  (br               ) [ 000000000]
StgValue_87  (store            ) [ 000000000]
StgValue_88  (br               ) [ 000000000]
sum_1        (phi              ) [ 001111111]
n            (phi              ) [ 000001000]
n_cast2      (zext             ) [ 000000000]
exitcond     (icmp             ) [ 001111111]
empty_4      (speclooptripcount) [ 000000000]
n_1          (add              ) [ 001111111]
StgValue_95  (br               ) [ 000000000]
tmp_8        (add              ) [ 000000000]
tmp_9        (zext             ) [ 000000000]
a_0_addr     (getelementptr    ) [ 000000100]
a_1_addr     (getelementptr    ) [ 000000100]
a_2_addr     (getelementptr    ) [ 000000100]
a_3_addr     (getelementptr    ) [ 000000100]
a_4_addr     (getelementptr    ) [ 000000100]
a_5_addr     (getelementptr    ) [ 000000100]
a_6_addr     (getelementptr    ) [ 000000100]
a_7_addr     (getelementptr    ) [ 000000100]
a_8_addr     (getelementptr    ) [ 000000100]
a_9_addr     (getelementptr    ) [ 000000100]
tmp_1        (zext             ) [ 000000000]
b_0_addr     (getelementptr    ) [ 000000100]
b_1_addr     (getelementptr    ) [ 000000100]
b_2_addr     (getelementptr    ) [ 000000100]
empty_5      (specregionend    ) [ 000000000]
StgValue_126 (br               ) [ 001111111]
a_0_load     (load             ) [ 000000000]
a_1_load     (load             ) [ 000000000]
a_2_load     (load             ) [ 000000000]
a_3_load     (load             ) [ 000000000]
a_4_load     (load             ) [ 000000000]
a_5_load     (load             ) [ 000000000]
a_6_load     (load             ) [ 000000000]
a_7_load     (load             ) [ 000000000]
a_8_load     (load             ) [ 000000000]
a_9_load     (load             ) [ 000000000]
tmp_10       (mux              ) [ 000000010]
b_0_load     (load             ) [ 000000000]
b_1_load     (load             ) [ 000000000]
b_2_load     (load             ) [ 000000000]
tmp_11       (mux              ) [ 000000010]
StgValue_142 (specloopname     ) [ 000000000]
tmp_s        (sext             ) [ 000000000]
tmp_3        (sext             ) [ 000000000]
tmp_7        (mul              ) [ 000000000]
sum_2        (add              ) [ 001111111]
StgValue_147 (br               ) [ 001111111]
empty_6      (specregionend    ) [ 000000000]
StgValue_149 (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="b_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_4">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_conv_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i8.i4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="res_0_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_0_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="res_1_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_1_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="res_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_2_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="res_3_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_3_addr/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="res_4_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_4_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="res_5_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_5_addr/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="res_6_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_6_addr/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="res_7_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_7_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_73_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_75_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_77_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="StgValue_79_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="StgValue_81_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="StgValue_83_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_85_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="StgValue_87_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_87/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="a_0_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="a_1_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="a_2_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_2_addr/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_2_load/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="a_3_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_3_addr/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_3_load/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="a_4_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="4" slack="0"/>
<pin id="262" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_4_addr/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_4_load/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="a_5_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_5_addr/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_5_load/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="a_6_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_6_addr/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_6_load/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="a_7_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_7_addr/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_7_load/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="a_8_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_8_addr/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_8_load/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="a_9_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_9_addr/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_9_load/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="b_0_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="2" slack="0"/>
<pin id="340" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="b_1_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="2" slack="0"/>
<pin id="353" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="b_2_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="2" slack="0"/>
<pin id="366" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/5 "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="i_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="4" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="j_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="1"/>
<pin id="389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="j_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="4" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="sum_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="1"/>
<pin id="401" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="sum_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="16" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="m_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="1"/>
<pin id="421" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="m_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="2" slack="0"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="431" class="1005" name="sum_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="sum_1_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="16" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/5 "/>
</bind>
</comp>

<comp id="443" class="1005" name="n_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="1"/>
<pin id="445" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="n_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="2" slack="0"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="exitcond3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="4" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="i_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_12_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="exitcond2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="exitcond1_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="m_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_4_t_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="2"/>
<pin id="501" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4_t/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="n_cast2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast2/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="exitcond_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="n_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="2"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_9_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_10_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="0" index="3" bw="8" slack="0"/>
<pin id="564" dir="0" index="4" bw="8" slack="0"/>
<pin id="565" dir="0" index="5" bw="8" slack="0"/>
<pin id="566" dir="0" index="6" bw="8" slack="0"/>
<pin id="567" dir="0" index="7" bw="8" slack="0"/>
<pin id="568" dir="0" index="8" bw="8" slack="0"/>
<pin id="569" dir="0" index="9" bw="8" slack="0"/>
<pin id="570" dir="0" index="10" bw="8" slack="0"/>
<pin id="571" dir="0" index="11" bw="4" slack="2"/>
<pin id="572" dir="1" index="12" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_11_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="0" index="2" bw="8" slack="0"/>
<pin id="588" dir="0" index="3" bw="8" slack="0"/>
<pin id="589" dir="0" index="4" bw="2" slack="2"/>
<pin id="590" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_s_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_3_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="602" class="1007" name="grp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="0" index="2" bw="16" slack="2"/>
<pin id="606" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/7 sum_2/7 "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="tmp_12_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="2"/>
<pin id="620" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="625" class="1005" name="j_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="4" slack="0"/>
<pin id="627" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="m_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="2" slack="0"/>
<pin id="635" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_4_t_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="2"/>
<pin id="640" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_t "/>
</bind>
</comp>

<comp id="646" class="1005" name="n_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="2" slack="0"/>
<pin id="648" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="a_0_addr_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="656" class="1005" name="a_1_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="1"/>
<pin id="658" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="a_2_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="1"/>
<pin id="663" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_2_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="a_3_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_3_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="a_4_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="4" slack="1"/>
<pin id="673" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_4_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="a_5_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="4" slack="1"/>
<pin id="678" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_5_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="a_6_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="1"/>
<pin id="683" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_6_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="a_7_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="1"/>
<pin id="688" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_7_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="a_8_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_8_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="a_9_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="4" slack="1"/>
<pin id="698" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_9_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="b_0_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="b_1_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="b_2_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_10_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_11_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="726" class="1005" name="sum_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="80" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="80" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="80" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="80" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="80" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="137" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="130" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="123" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="116" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="109" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="102" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="151" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="80" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="80" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="80" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="80" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="80" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="80" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="22" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="80" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="391" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="402"><net_src comp="68" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="411"><net_src comp="403" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="412"><net_src comp="403" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="413"><net_src comp="403" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="414"><net_src comp="403" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="415"><net_src comp="403" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="416"><net_src comp="403" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="417"><net_src comp="403" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="418"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="423" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="441"><net_src comp="399" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="379" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="50" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="379" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="56" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="379" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="391" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="391" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="423" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="72" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="423" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="76" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="423" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="375" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="387" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="513"><net_src comp="504" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="514"><net_src comp="504" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="515"><net_src comp="504" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="519"><net_src comp="447" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="447" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="447" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="516" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="387" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="545"><net_src comp="538" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="549"><net_src comp="538" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="550"><net_src comp="538" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="551"><net_src comp="538" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="555"><net_src comp="447" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="573"><net_src comp="96" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="574"><net_src comp="213" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="575"><net_src comp="226" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="576"><net_src comp="239" pin="3"/><net_sink comp="559" pin=3"/></net>

<net id="577"><net_src comp="252" pin="3"/><net_sink comp="559" pin=4"/></net>

<net id="578"><net_src comp="265" pin="3"/><net_sink comp="559" pin=5"/></net>

<net id="579"><net_src comp="278" pin="3"/><net_sink comp="559" pin=6"/></net>

<net id="580"><net_src comp="291" pin="3"/><net_sink comp="559" pin=7"/></net>

<net id="581"><net_src comp="304" pin="3"/><net_sink comp="559" pin=8"/></net>

<net id="582"><net_src comp="317" pin="3"/><net_sink comp="559" pin=9"/></net>

<net id="583"><net_src comp="330" pin="3"/><net_sink comp="559" pin=10"/></net>

<net id="591"><net_src comp="98" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="343" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="356" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="594"><net_src comp="369" pin="3"/><net_sink comp="584" pin=3"/></net>

<net id="595"><net_src comp="419" pin="1"/><net_sink comp="584" pin=4"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="596" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="431" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="616"><net_src comp="460" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="621"><net_src comp="466" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="476" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="636"><net_src comp="488" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="641"><net_src comp="498" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="559" pin=11"/></net>

<net id="649"><net_src comp="526" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="654"><net_src comp="206" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="659"><net_src comp="219" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="664"><net_src comp="232" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="669"><net_src comp="245" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="674"><net_src comp="258" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="679"><net_src comp="271" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="684"><net_src comp="284" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="689"><net_src comp="297" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="694"><net_src comp="310" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="699"><net_src comp="323" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="704"><net_src comp="336" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="709"><net_src comp="349" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="714"><net_src comp="362" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="719"><net_src comp="559" pin="12"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="724"><net_src comp="584" pin="5"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="729"><net_src comp="602" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="435" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0 | {4 }
	Port: res_1 | {4 }
	Port: res_2 | {4 }
	Port: res_3 | {4 }
	Port: res_4 | {4 }
	Port: res_5 | {4 }
	Port: res_6 | {4 }
	Port: res_7 | {4 }
 - Input state : 
	Port: matrix_conv : a_0 | {5 6 }
	Port: matrix_conv : a_1 | {5 6 }
	Port: matrix_conv : a_2 | {5 6 }
	Port: matrix_conv : a_3 | {5 6 }
	Port: matrix_conv : a_4 | {5 6 }
	Port: matrix_conv : a_5 | {5 6 }
	Port: matrix_conv : a_6 | {5 6 }
	Port: matrix_conv : a_7 | {5 6 }
	Port: matrix_conv : a_8 | {5 6 }
	Port: matrix_conv : a_9 | {5 6 }
	Port: matrix_conv : b_0 | {5 6 }
	Port: matrix_conv : b_1 | {5 6 }
	Port: matrix_conv : b_2 | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_36 : 2
		tmp_12 : 1
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_46 : 2
	State 4
		exitcond1 : 1
		m_1 : 1
		StgValue_57 : 2
		tmp_6 : 1
		tmp_4_t : 2
		res_0_addr : 1
		res_1_addr : 1
		res_2_addr : 1
		res_3_addr : 1
		res_4_addr : 1
		res_5_addr : 1
		res_6_addr : 1
		res_7_addr : 1
		StgValue_73 : 2
		StgValue_75 : 2
		StgValue_77 : 2
		StgValue_79 : 2
		StgValue_81 : 2
		StgValue_83 : 2
		StgValue_85 : 2
		StgValue_87 : 2
	State 5
		n_cast2 : 1
		exitcond : 1
		n_1 : 1
		StgValue_95 : 2
		tmp_8 : 2
		tmp_9 : 3
		a_0_addr : 4
		a_0_load : 5
		a_1_addr : 4
		a_1_load : 5
		a_2_addr : 4
		a_2_load : 5
		a_3_addr : 4
		a_3_load : 5
		a_4_addr : 4
		a_4_load : 5
		a_5_addr : 4
		a_5_load : 5
		a_6_addr : 4
		a_6_load : 5
		a_7_addr : 4
		a_7_load : 5
		a_8_addr : 4
		a_8_load : 5
		a_9_addr : 4
		a_9_load : 5
		tmp_1 : 1
		b_0_addr : 2
		b_0_load : 3
		b_1_addr : 2
		b_1_load : 3
		b_2_addr : 2
		b_2_load : 3
	State 6
		tmp_10 : 1
		tmp_11 : 1
	State 7
		tmp_7 : 1
		sum_2 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |    i_1_fu_460    |    0    |    0    |    13   |
|          |    j_1_fu_476    |    0    |    0    |    13   |
|    add   |    m_1_fu_488    |    0    |    0    |    10   |
|          |  tmp_4_t_fu_498  |    0    |    0    |    13   |
|          |    n_1_fu_526    |    0    |    0    |    10   |
|          |   tmp_8_fu_532   |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|          | exitcond3_fu_454 |    0    |    0    |    9    |
|   icmp   | exitcond2_fu_470 |    0    |    0    |    9    |
|          | exitcond1_fu_482 |    0    |    0    |    8    |
|          |  exitcond_fu_520 |    0    |    0    |    8    |
|----------|------------------|---------|---------|---------|
|    mux   |   tmp_10_fu_559  |    0    |    0    |    15   |
|          |   tmp_11_fu_584  |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|  muladd  |    grp_fu_602    |    1    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   trunc  |   tmp_12_fu_466  |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          |   tmp_6_fu_494   |    0    |    0    |    0    |
|          |   tmp_2_fu_504   |    0    |    0    |    0    |
|   zext   |  n_cast2_fu_516  |    0    |    0    |    0    |
|          |   tmp_9_fu_538   |    0    |    0    |    0    |
|          |   tmp_1_fu_552   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   sext   |   tmp_s_fu_596   |    0    |    0    |    0    |
|          |   tmp_3_fu_599   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    1    |    0    |   136   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_0_addr_reg_651|    4   |
|a_1_addr_reg_656|    4   |
|a_2_addr_reg_661|    4   |
|a_3_addr_reg_666|    4   |
|a_4_addr_reg_671|    4   |
|a_5_addr_reg_676|    4   |
|a_6_addr_reg_681|    4   |
|a_7_addr_reg_686|    4   |
|a_8_addr_reg_691|    4   |
|a_9_addr_reg_696|    4   |
|b_0_addr_reg_701|    2   |
|b_1_addr_reg_706|    2   |
|b_2_addr_reg_711|    2   |
|   i_1_reg_613  |    4   |
|    i_reg_375   |    4   |
|   j_1_reg_625  |    4   |
|    j_reg_387   |    4   |
|   m_1_reg_633  |    2   |
|    m_reg_419   |    2   |
|   n_1_reg_646  |    2   |
|    n_reg_443   |    2   |
|  sum_1_reg_431 |   16   |
|  sum_2_reg_726 |   16   |
|   sum_reg_399  |   16   |
| tmp_10_reg_716 |    8   |
| tmp_11_reg_721 |    8   |
| tmp_12_reg_618 |    3   |
| tmp_4_t_reg_638|    4   |
+----------------+--------+
|      Total     |   141  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_213 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_239 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_252 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   2  |    4   ||    9    |
|     i_reg_375     |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_387     |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_399    |  p0  |   2  |  16  |   32   ||    9    |
|     m_reg_419     |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   144  ||  30.073 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |   141  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   30   |   141  |   289  |
+-----------+--------+--------+--------+--------+
