--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3
-s 4 -n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK_FROM_KEY to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<0>     |   10.030(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<1>     |    9.992(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<2>     |    9.338(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<3>     |    9.556(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<4>     |    9.606(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<5>     |   10.025(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP0<6>     |   10.025(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP1<0>     |    7.990(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP1<1>     |    9.382(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP1<2>     |    7.871(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP1<3>     |    8.665(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP1<4>     |    9.266(R)|CLK_FROM_KEY_BUFGP|   0.000|
DYP1<6>     |    9.312(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<0> |    8.897(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2ADDR<1> |    8.877(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<0> |    7.360(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<1> |    8.774(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<2> |    8.495(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<3> |    8.492(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<4> |    7.657(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<5> |    7.975(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<6> |    8.535(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<7> |    7.907(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<8> |    8.181(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<9> |    9.154(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<10>|    7.909(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<11>|    7.357(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<12>|    8.459(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<13>|    9.027(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<14>|    7.638(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2DATA<15>|    8.655(R)|CLK_FROM_KEY_BUFGP|   0.000|
RAM2_RW     |    9.077(R)|CLK_FROM_KEY_BUFGP|   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_FROM_KEY
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_FROM_KEY   |    4.303|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW_DIP<0>      |FPGA_LED<0>    |    9.442|
SW_DIP<1>      |FPGA_LED<1>    |    9.455|
SW_DIP<2>      |FPGA_LED<2>    |    8.955|
SW_DIP<3>      |FPGA_LED<3>    |    8.183|
SW_DIP<4>      |FPGA_LED<4>    |   10.170|
SW_DIP<5>      |FPGA_LED<5>    |   10.218|
SW_DIP<6>      |FPGA_LED<6>    |   10.239|
SW_DIP<7>      |FPGA_LED<7>    |    9.502|
SW_DIP<8>      |FPGA_LED<8>    |    9.962|
SW_DIP<9>      |FPGA_LED<9>    |    9.427|
SW_DIP<10>     |FPGA_LED<10>   |    9.053|
SW_DIP<11>     |FPGA_LED<11>   |    9.083|
SW_DIP<12>     |FPGA_LED<12>   |    9.168|
SW_DIP<13>     |FPGA_LED<13>   |    8.635|
SW_DIP<14>     |FPGA_LED<14>   |    8.773|
SW_DIP<15>     |FPGA_LED<15>   |    8.802|
---------------+---------------+---------+


Analysis completed Mon Nov 14 20:57:50 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



