GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":2)
Analyzing included file 'parameter.vh'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":19)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":19)
Compiling module 'Integer_Multiplier_Top'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier_wrap.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
NOTE  (EX0101) : Current top module is "Integer_Multiplier_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "(compressor42)/(Integer_Multiplier_Top)(WIDTH_P=16)" instantiated to "gen_layer0[1].compressor42_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
WARN  (NL0002) : The module "(compressor42)/(Integer_Multiplier_Top)(WIDTH_P=16)" instantiated to "gen_layer2[0].compressor42_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
WARN  (NL0002) : The module "(compressor42)/(Integer_Multiplier_Top)(WIDTH_P=16)" instantiated to "gen_layer3[0].compressor42_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
WARN  (NL0002) : The module "(compressor42)/(Integer_Multiplier_Top)(WIDTH_P=16)" instantiated to "gen_layer4[0].compressor42_inst" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\INT_MULT\data\integer_multiplier.v":633)
[95%] Generate netlist file "D:\fpga\Programming_fpga_edv\iverilog_example\gw_prj\src\integer_multiplier\temp\integer_multiplier\integer_multiplier.vg" completed
Generate template file "D:\fpga\Programming_fpga_edv\iverilog_example\gw_prj\src\integer_multiplier\temp\integer_multiplier\integer_multiplier_tmp.v" completed
[100%] Generate report file "D:\fpga\Programming_fpga_edv\iverilog_example\gw_prj\src\integer_multiplier\temp\integer_multiplier\integer_multiplier_syn.rpt.html" completed
GowinSynthesis finish
