Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 19 12:52:23 2021
| Host         : LAPTOP-JSV7HJ63 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.417        0.000                      0                10560        0.082        0.000                      0                10560        1.100        0.000                       0                  6256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.153        0.000                      0                   14        0.143        0.000                      0                   14        4.232        0.000                       0                   107  
  clkout2          34.280        0.000                      0                  298        0.086        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.617        0.000                      0                 8700        0.082        0.000                      0                 8700       49.358        0.000                       0                  5983  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.852        0.000                      0                  264        0.184        0.000                      0                  264  
clkout3       clkout0             0.417        0.000                      0                   32        1.410        0.000                      0                   32  
clkout0       clkout2             6.285        0.000                      0                   12        0.156        0.000                      0                   12  
clkout3       clkout2            16.521        0.000                      0                  135        0.197        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 46.541        0.000                      0                 1251        0.224        0.000                      0                 1251  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.111ns (31.071%)  route 2.465ns (68.929%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.498     0.871    vga/U12/number__0[2]
    SLICE_X14Y160        LUT6 (Prop_lut6_I1_O)        0.124     0.995 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.387     1.382    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.043     1.425 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.425    vga/U12_n_84
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.676     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)        0.064     7.578    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 1.210ns (34.052%)  route 2.343ns (65.948%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.474     0.846    vga/U12/number__0[2]
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.132     0.978 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.290     1.268    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.134     1.402 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.402    vga/U12_n_79
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.676     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)        0.066     7.580    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 1.216ns (34.258%)  route 2.334ns (65.742%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.469     0.841    vga/U12/number__0[2]
    SLICE_X14Y161        LUT5 (Prop_lut5_I2_O)        0.134     0.975 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.285     1.260    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.138     1.398 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.398    vga/U12_n_80
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.676     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.066     7.580    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -1.398    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.111ns (31.496%)  route 2.416ns (68.504%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.466     0.839    vga/U12/number__0[2]
    SLICE_X14Y160        LUT6 (Prop_lut6_I1_O)        0.124     0.963 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.371     1.333    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.043     1.376 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.376    vga/U12_n_83
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.676     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)        0.065     7.579    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 1.111ns (31.698%)  route 2.394ns (68.302%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.474     0.846    vga/U12/number__0[2]
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.124     0.970 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.340     1.311    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.043     1.354 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.354    vga/U12_n_82
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.676     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.065     7.579    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.111ns (32.258%)  route 2.333ns (67.742%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 f  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 f  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 f  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.469     0.841    vga/U12/number__0[2]
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.124     0.965 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.285     1.250    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.043     1.293 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.293    vga/U12_n_81
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.676     7.580    
                         clock uncertainty           -0.066     7.514    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.066     7.580    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 1.111ns (32.974%)  route 2.258ns (67.026%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 8.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.676ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.443    -2.151    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704    -1.447 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580    -0.867    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132    -0.735 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.735    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108    -0.627 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.497     0.870    vga/U12/number__0[2]
    SLICE_X14Y160        LUT6 (Prop_lut6_I1_O)        0.124     0.994 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.182     1.175    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.043     1.218 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.218    vga/U12_n_85
    SLICE_X13Y160        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.163     8.257    vga/CLK_OUT1
    SLICE_X13Y160        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.676     7.582    
                         clock uncertainty           -0.066     7.516    
    SLICE_X13Y160        FDRE (Setup_fdre_C_D)        0.034     7.550    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -1.218    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             8.647ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.259ns (30.443%)  route 0.592ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 8.281 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.293    -2.301    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.259    -2.042 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.592    -1.450    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.187     8.281    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.678    
                         clock uncertainty           -0.066     7.612    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.196    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  8.647    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.259ns (31.386%)  route 0.566ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 8.281 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.293    -2.301    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.259    -2.042 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.566    -1.476    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.187     8.281    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.678    
                         clock uncertainty           -0.066     7.612    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     7.196    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.702ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.259ns (32.580%)  route 0.536ns (67.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 8.281 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.293    -2.301    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.259    -2.042 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.536    -1.506    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.187     8.281    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.603     7.678    
                         clock uncertainty           -0.066     7.612    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.196    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.196    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  8.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.100ns (26.185%)  route 0.282ns (73.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.604    vga/CLK_OUT1
    SLICE_X13Y160        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y160        FDRE (Prop_fdre_C_Q)         0.100    -0.504 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.282    -0.222    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.118ns (30.537%)  route 0.268ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.268    -0.219    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.118ns (30.350%)  route 0.271ns (69.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.271    -0.217    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.118ns (30.267%)  route 0.272ns (69.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.272    -0.216    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.118ns (29.576%)  route 0.281ns (70.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.281    -0.207    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.118ns (28.558%)  route 0.295ns (71.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.295    -0.192    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.118ns (27.715%)  route 0.308ns (72.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.587    -0.606    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y164        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.308    -0.180    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.098    -0.548    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.156ns (28.754%)  route 0.387ns (71.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.604    vga/CLK_OUT1
    SLICE_X11Y161        FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y161        FDRE (Prop_fdre_C_Q)         0.100    -0.504 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.083    -0.421    vga/U12/strdata[23]
    SLICE_X10Y161        LUT6 (Prop_lut6_I4_O)        0.028    -0.393 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.304    -0.089    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I1_O)        0.028    -0.061 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    vga/U12_n_83
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.786    -0.672    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.098    -0.575    
    SLICE_X12Y164        FDRE (Hold_fdre_C_D)         0.087    -0.488    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 vga/strdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.174ns (31.168%)  route 0.384ns (68.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.590    -0.603    vga/CLK_OUT1
    SLICE_X14Y158        FDRE                                         r  vga/strdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y158        FDRE (Prop_fdre_C_Q)         0.118    -0.485 r  vga/strdata_reg[27]/Q
                         net (fo=1, routed)           0.169    -0.316    vga/U12/strdata[24]
    SLICE_X13Y158        LUT6 (Prop_lut6_I4_O)        0.028    -0.288 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.216    -0.072    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I1_O)        0.028    -0.044 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    vga/U12_n_82
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.786    -0.672    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.080    -0.593    
    SLICE_X14Y164        FDRE (Hold_fdre_C_D)         0.087    -0.506    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 vga/strdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.156ns (25.809%)  route 0.448ns (74.191%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.589    -0.604    vga/CLK_OUT1
    SLICE_X9Y161         FDRE                                         r  vga/strdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y161         FDRE (Prop_fdre_C_Q)         0.100    -0.504 r  vga/strdata_reg[30]/Q
                         net (fo=1, routed)           0.226    -0.277    vga/U12/strdata[27]
    SLICE_X10Y161        LUT6 (Prop_lut6_I4_O)        0.028    -0.249 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.222    -0.027    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I1_O)        0.028     0.001 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.001    vga/U12_n_79
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.786    -0.672    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.098    -0.575    
    SLICE_X12Y164        FDRE (Hold_fdre_C_D)         0.087    -0.488    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y66     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y162    vga/flag_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X14Y158    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X10Y156    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X8Y158     vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y155    vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y161     vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y161    vga/strdata_reg[43]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y122    vga/data_buf_reg_0_3_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y122    vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y124    vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y123    vga/data_buf_reg_0_3_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.280ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 0.493ns (8.714%)  route 5.165ns (91.286%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.744ns = ( 38.256 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X15Y163        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.076 r  vga/U12/h_count_reg[4]/Q
                         net (fo=532, routed)         3.264     1.187    vga/U12/Q[2]
    SLICE_X36Y119        LUT2 (Prop_lut2_I0_O)        0.052     1.239 r  vga/U12/rdn_i_9/O
                         net (fo=1, routed)           1.456     2.696    vga/U12/rdn_i_9_n_0
    SLICE_X21Y163        LUT6 (Prop_lut6_I0_O)        0.132     2.828 f  vga/U12/rdn_i_8/O
                         net (fo=1, routed)           0.281     3.109    vga/U12/rdn_i_8_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I5_O)        0.043     3.152 r  vga/U12/rdn_i_4/O
                         net (fo=1, routed)           0.164     3.315    vga/U12/rdn_i_4_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I5_O)        0.043     3.358 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000     3.358    vga/U12/rdn_i_1_n_0
    SLICE_X18Y163        FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.162    38.256    vga/U12/CLK_OUT3
    SLICE_X18Y163        FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism             -0.603    37.654    
                         clock uncertainty           -0.081    37.572    
    SLICE_X18Y163        FDRE (Setup_fdre_C_D)        0.066    37.638    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                         37.638    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                 34.280    

Slack (MET) :             34.482ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 0.663ns (12.436%)  route 4.668ns (87.564%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.324    -0.806    vga/U12/h_count[8]_i_2_n_0
    SLICE_X21Y162        LUT6 (Prop_lut6_I1_O)        0.043    -0.763 f  vga/U12/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=37, routed)          0.948     0.185    vga/U12/data_buf_reg_0_3_0_5_i_45_n_0
    SLICE_X18Y166        LUT5 (Prop_lut5_I0_O)        0.047     0.232 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.402     0.634    vga/U12/R[3]_i_22_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I5_O)        0.134     0.768 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.524     1.292    vga/U12/p_33_in
    SLICE_X18Y166        LUT6 (Prop_lut6_I5_O)        0.043     1.335 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.183     1.518    vga/U12/R[3]_i_3_n_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.561 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.942     2.503    vga/U12/dout1
    SLICE_X6Y162         LUT5 (Prop_lut5_I4_O)        0.051     2.554 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.478     3.032    vga/U12/G[3]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.603    37.710    
                         clock uncertainty           -0.081    37.628    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.114    37.514    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                 34.482    

Slack (MET) :             34.485ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 0.663ns (12.443%)  route 4.665ns (87.557%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.324    -0.806    vga/U12/h_count[8]_i_2_n_0
    SLICE_X21Y162        LUT6 (Prop_lut6_I1_O)        0.043    -0.763 f  vga/U12/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=37, routed)          0.948     0.185    vga/U12/data_buf_reg_0_3_0_5_i_45_n_0
    SLICE_X18Y166        LUT5 (Prop_lut5_I0_O)        0.047     0.232 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.402     0.634    vga/U12/R[3]_i_22_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I5_O)        0.134     0.768 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.524     1.292    vga/U12/p_33_in
    SLICE_X18Y166        LUT6 (Prop_lut6_I5_O)        0.043     1.335 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.183     1.518    vga/U12/R[3]_i_3_n_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.561 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.942     2.503    vga/U12/dout1
    SLICE_X6Y162         LUT5 (Prop_lut5_I4_O)        0.051     2.554 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.475     3.029    vga/U12/G[3]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.603    37.710    
                         clock uncertainty           -0.081    37.628    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.114    37.514    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.514    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 34.485    

Slack (MET) :             34.621ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 0.655ns (12.349%)  route 4.649ns (87.651%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.324    -0.806    vga/U12/h_count[8]_i_2_n_0
    SLICE_X21Y162        LUT6 (Prop_lut6_I1_O)        0.043    -0.763 f  vga/U12/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=37, routed)          0.948     0.185    vga/U12/data_buf_reg_0_3_0_5_i_45_n_0
    SLICE_X18Y166        LUT5 (Prop_lut5_I0_O)        0.047     0.232 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.402     0.634    vga/U12/R[3]_i_22_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I5_O)        0.134     0.768 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.524     1.292    vga/U12/p_33_in
    SLICE_X18Y166        LUT6 (Prop_lut6_I5_O)        0.043     1.335 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.183     1.518    vga/U12/R[3]_i_3_n_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.561 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.942     2.503    vga/U12/dout1
    SLICE_X6Y162         LUT5 (Prop_lut5_I4_O)        0.043     2.546 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.459     3.005    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.603    37.709    
                         clock uncertainty           -0.081    37.627    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)       -0.002    37.625    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.625    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                 34.621    

Slack (MET) :             34.703ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 0.658ns (12.861%)  route 4.458ns (87.139%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.324    -0.806    vga/U12/h_count[8]_i_2_n_0
    SLICE_X21Y162        LUT6 (Prop_lut6_I1_O)        0.043    -0.763 f  vga/U12/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=37, routed)          0.948     0.185    vga/U12/data_buf_reg_0_3_0_5_i_45_n_0
    SLICE_X18Y166        LUT5 (Prop_lut5_I0_O)        0.047     0.232 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.402     0.634    vga/U12/R[3]_i_22_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I5_O)        0.134     0.768 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.524     1.292    vga/U12/p_33_in
    SLICE_X18Y166        LUT6 (Prop_lut6_I5_O)        0.043     1.335 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.183     1.518    vga/U12/R[3]_i_3_n_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.561 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.824     2.385    vga/U12/dout1
    SLICE_X6Y162         LUT2 (Prop_lut2_I0_O)        0.046     2.431 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.386     2.817    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.603    37.710    
                         clock uncertainty           -0.081    37.628    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)       -0.108    37.520    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                          -2.817    
  -------------------------------------------------------------------
                         slack                                 34.703    

Slack (MET) :             34.812ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.658ns (13.141%)  route 4.349ns (86.859%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.324    -0.806    vga/U12/h_count[8]_i_2_n_0
    SLICE_X21Y162        LUT6 (Prop_lut6_I1_O)        0.043    -0.763 f  vga/U12/data_buf_reg_0_3_0_5_i_45/O
                         net (fo=37, routed)          0.948     0.185    vga/U12/data_buf_reg_0_3_0_5_i_45_n_0
    SLICE_X18Y166        LUT5 (Prop_lut5_I0_O)        0.047     0.232 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.402     0.634    vga/U12/R[3]_i_22_n_0
    SLICE_X17Y164        LUT6 (Prop_lut6_I5_O)        0.134     0.768 r  vga/U12/R[3]_i_12/O
                         net (fo=1, routed)           0.524     1.292    vga/U12/p_33_in
    SLICE_X18Y166        LUT6 (Prop_lut6_I5_O)        0.043     1.335 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.183     1.518    vga/U12/R[3]_i_3_n_0
    SLICE_X17Y166        LUT6 (Prop_lut6_I1_O)        0.043     1.561 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.824     2.385    vga/U12/dout1
    SLICE_X6Y162         LUT2 (Prop_lut2_I0_O)        0.046     2.431 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.277     2.708    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.603    37.710    
                         clock uncertainty           -0.081    37.628    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)       -0.108    37.520    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                 34.812    

Slack (MET) :             35.595ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.431ns (10.000%)  route 3.879ns (90.000%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.874    -1.166    vga/U12/PRow[1]
    SLICE_X19Y165        LUT2 (Prop_lut2_I0_O)        0.043    -1.123 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.155    -0.968    vga/U12/v_count[5]_i_2_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I1_O)        0.043    -0.925 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.682    -0.243    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y164        LUT4 (Prop_lut4_I0_O)        0.043    -0.200 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.498     1.298    vga/U12/G[3]_i_2_0
    SLICE_X6Y162         LUT4 (Prop_lut4_I2_O)        0.043     1.341 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.670     2.011    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.603    37.710    
                         clock uncertainty           -0.081    37.628    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.022    37.606    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.606    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                 35.595    

Slack (MET) :             35.697ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.431ns (10.263%)  route 3.769ns (89.737%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.874    -1.166    vga/U12/PRow[1]
    SLICE_X19Y165        LUT2 (Prop_lut2_I0_O)        0.043    -1.123 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.155    -0.968    vga/U12/v_count[5]_i_2_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I1_O)        0.043    -0.925 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.682    -0.243    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y164        LUT4 (Prop_lut4_I0_O)        0.043    -0.200 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.498     1.298    vga/U12/G[3]_i_2_0
    SLICE_X6Y162         LUT4 (Prop_lut4_I2_O)        0.043     1.341 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.560     1.901    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.603    37.710    
                         clock uncertainty           -0.081    37.628    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.031    37.597    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.597    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                 35.697    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.435ns (10.597%)  route 3.670ns (89.403%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.874    -1.166    vga/U12/PRow[1]
    SLICE_X19Y165        LUT2 (Prop_lut2_I0_O)        0.043    -1.123 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.155    -0.968    vga/U12/v_count[5]_i_2_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I1_O)        0.043    -0.925 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.682    -0.243    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y164        LUT4 (Prop_lut4_I0_O)        0.043    -0.200 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.498     1.298    vga/U12/G[3]_i_2_0
    SLICE_X6Y162         LUT4 (Prop_lut4_I3_O)        0.047     1.345 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461     1.806    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.603    37.709    
                         clock uncertainty           -0.081    37.627    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)       -0.101    37.526    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                 35.721    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 0.431ns (10.533%)  route 3.661ns (89.467%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.603ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.874    -1.166    vga/U12/PRow[1]
    SLICE_X19Y165        LUT2 (Prop_lut2_I0_O)        0.043    -1.123 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.155    -0.968    vga/U12/v_count[5]_i_2_n_0
    SLICE_X19Y165        LUT6 (Prop_lut6_I1_O)        0.043    -0.925 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.682    -0.243    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y164        LUT4 (Prop_lut4_I0_O)        0.043    -0.200 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.389     1.189    vga/U12/G[3]_i_2_0
    SLICE_X6Y162         LUT4 (Prop_lut4_I3_O)        0.043     1.232 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.561     1.793    vga/U12/G[1]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.603    37.709    
                         clock uncertainty           -0.081    37.627    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)        0.000    37.627    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.627    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 35.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X7Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_LED/buff_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.313    DISPLAY/P2S_LED/buff[3]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.028    -0.285 r  DISPLAY/P2S_LED/buff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    DISPLAY/P2S_LED/buff[4]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism              0.038    -0.458    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.087    -0.371    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    BTN_SCAN/CLK_OUT3
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.062    -0.338    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    BTN_SCAN/CLK_OUT3
    SLICE_X11Y85         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.027    -0.501    
    SLICE_X11Y85         FDRE (Hold_fdre_C_D)         0.049    -0.452    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.151%)  route 0.147ns (57.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDSE (Prop_fdse_C_Q)         0.107    -0.366 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.147    -0.219    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.344    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.879%)  route 0.076ns (37.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.076    -0.295    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X4Y83          LUT6 (Prop_lut6_I2_O)        0.028    -0.267 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.060    -0.400    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.958%)  route 0.093ns (44.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X6Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.118    -0.351 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.093    -0.258    DISPLAY/P2S_LED/buff[7]
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.040    -0.456    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.047    -0.409    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.110%)  route 0.154ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.091    -0.382 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.154    -0.227    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.442    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.379    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.265%)  route 0.122ns (48.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y80          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/buff_reg[37]/Q
                         net (fo=1, routed)           0.122    -0.251    DISPLAY/P2S_SEG/buff__0[37]
    SLICE_X2Y80          LUT4 (Prop_lut4_I3_O)        0.028    -0.223 r  DISPLAY/P2S_SEG/buff[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    DISPLAY/P2S_SEG/buff[38]_i_1_n_0
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[38]/C
                         clock pessimism              0.039    -0.462    
    SLICE_X2Y80          FDSE (Hold_fdse_C_D)         0.087    -0.375    DISPLAY/P2S_SEG/buff_reg[38]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.091ns (36.775%)  route 0.156ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDSE (Prop_fdse_C_Q)         0.091    -0.382 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.156    -0.225    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.442    
    SLICE_X2Y81          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.378    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.471%)  route 0.146ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y80          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.146    -0.237    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.462    
    SLICE_X6Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.398    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.132ns (49.281%)  route 0.136ns (50.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[2]/Q
                         net (fo=18, routed)          0.136    -0.231    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[2]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.032    -0.199 r  DISPLAY/P2S_LED/data_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.199    DISPLAY/P2S_LED/data_count[3]_i_2_n_0
    SLICE_X2Y89          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y89          FDRE                                         r  DISPLAY/P2S_LED/data_count_reg[3]/C
                         clock pessimism              0.037    -0.456    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.096    -0.360    DISPLAY/P2S_LED/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X11Y85     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y87      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y89      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y82      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y79      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y81      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.617ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[51][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.310ns  (logic 0.989ns (9.592%)  route 9.321ns (90.408%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.373ns = ( 50.373 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 f  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.201     6.282    core/mem/adder/data_reg[0][0][4]
    SLICE_X74Y122        LUT4 (Prop_lut4_I1_O)        0.124     6.406 f  core/mem/adder/i___21_i_1/O
                         net (fo=75, routed)          3.007     9.414    core/mem/adder/rs1_data_reg_reg[3]_7
    SLICE_X42Y113        LUT5 (Prop_lut5_I2_O)        0.046     9.460 f  core/mem/adder/data[51][7]_i_4/O
                         net (fo=1, routed)           0.231     9.691    core/mem/adder/data[51][7]_i_4_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I5_O)        0.132     9.823 r  core/mem/adder/data[51][7]_i_2/O
                         net (fo=1, routed)           0.524    10.347    core/mem/adder/data[51][7]_i_2_n_0
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.043    10.390 r  core/mem/adder/data[51][7]_i_1/O
                         net (fo=1, routed)           0.000    10.390    core/mem/ram/data_reg[51][7]_1[6]
    SLICE_X43Y112        FDRE                                         r  core/mem/ram/data_reg[51][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.318    50.373    core/mem/ram/debug_clk
    SLICE_X43Y112        FDRE                                         r  core/mem/ram/data_reg[51][7]/C  (IS_INVERTED)
                         clock pessimism             -0.310    50.063    
                         clock uncertainty           -0.095    49.969    
    SLICE_X43Y112        FDRE (Setup_fdre_C_D)        0.038    50.007    core/mem/ram/data_reg[51][7]
  -------------------------------------------------------------------
                         required time                         50.007    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                 39.617    

Slack (MET) :             39.852ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[121][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.042ns  (logic 1.002ns (9.978%)  route 9.040ns (90.022%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 50.360 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 f  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.882     6.963    core/mem/adder/data_reg[0][0][4]
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.135     7.098 f  core/mem/adder/i___16_i_1/O
                         net (fo=25, routed)          1.381     8.479    core/mem/adder/i___16_i_1_n_0
    SLICE_X55Y129        LUT5 (Prop_lut5_I4_O)        0.137     8.616 r  core/mem/adder/data[121][3]_i_3/O
                         net (fo=2, routed)           0.664     9.279    core/mem/adder/data[121][3]_i_3_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I5_O)        0.043     9.322 r  core/mem/adder/data[121][7]_i_2/O
                         net (fo=1, routed)           0.756    10.078    core/mem/adder/data[121][7]_i_2_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I5_O)        0.043    10.121 r  core/mem/adder/data[121][7]_i_1/O
                         net (fo=1, routed)           0.000    10.121    core/mem/ram/data_reg[121][7]_1[7]
    SLICE_X47Y124        FDRE                                         r  core/mem/ram/data_reg[121][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.305    50.360    core/mem/ram/debug_clk
    SLICE_X47Y124        FDRE                                         r  core/mem/ram/data_reg[121][7]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.029    
                         clock uncertainty           -0.095    49.935    
    SLICE_X47Y124        FDRE (Setup_fdre_C_D)        0.038    49.973    core/mem/ram/data_reg[121][7]
  -------------------------------------------------------------------
                         required time                         49.973    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 39.852    

Slack (MET) :             40.209ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[50][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 0.854ns (8.786%)  route 8.866ns (91.214%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.366ns = ( 50.366 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 r  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.201     6.282    core/mem/adder/data_reg[0][0][4]
    SLICE_X74Y122        LUT4 (Prop_lut4_I1_O)        0.124     6.406 r  core/mem/adder/i___21_i_1/O
                         net (fo=75, routed)          2.869     9.276    core/mem/adder/rs1_data_reg_reg[3]_7
    SLICE_X47Y120        LUT6 (Prop_lut6_I2_O)        0.043     9.319 r  core/mem/adder/data[50][7]_i_2/O
                         net (fo=1, routed)           0.438     9.756    core/mem/adder/data[50][7]_i_2_n_0
    SLICE_X46Y119        LUT6 (Prop_lut6_I5_O)        0.043     9.799 r  core/mem/adder/data[50][7]_i_1/O
                         net (fo=1, routed)           0.000     9.799    core/mem/ram/data_reg[50][7]_1[7]
    SLICE_X46Y119        FDRE                                         r  core/mem/ram/data_reg[50][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.311    50.366    core/mem/ram/debug_clk
    SLICE_X46Y119        FDRE                                         r  core/mem/ram/data_reg[50][7]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.035    
                         clock uncertainty           -0.095    49.941    
    SLICE_X46Y119        FDRE (Setup_fdre_C_D)        0.068    50.009    core/mem/ram/data_reg[50][7]
  -------------------------------------------------------------------
                         required time                         50.009    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                 40.209    

Slack (MET) :             40.214ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[18][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.681ns  (logic 1.054ns (10.888%)  route 8.627ns (89.112%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.362ns = ( 50.362 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.136 r  adder/i__i_3/O[1]
                         net (fo=452, routed)         5.045     6.181    core/mem/adder/data_reg[0][0][5]
    SLICE_X50Y131        LUT3 (Prop_lut3_I1_O)        0.131     6.312 r  core/mem/adder/i___79_i_1/O
                         net (fo=26, routed)          1.504     7.817    core/mem/adder/i___79_i_1_n_0
    SLICE_X66Y128        LUT6 (Prop_lut6_I0_O)        0.138     7.955 f  core/mem/adder/i___84/O
                         net (fo=5, routed)           1.026     8.981    core/mem/adder/bhw_reg_reg[1]_rep__2_2
    SLICE_X57Y122        LUT6 (Prop_lut6_I0_O)        0.043     9.024 r  core/mem/adder/data[18][7]_i_2/O
                         net (fo=1, routed)           0.693     9.717    core/mem/adder/data[18][7]_i_2_n_0
    SLICE_X47Y122        LUT6 (Prop_lut6_I0_O)        0.043     9.760 r  core/mem/adder/data[18][7]_i_1/O
                         net (fo=1, routed)           0.000     9.760    core/mem/ram/data_reg[18][7]_1[7]
    SLICE_X47Y122        FDRE                                         r  core/mem/ram/data_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.307    50.362    core/mem/ram/debug_clk
    SLICE_X47Y122        FDRE                                         r  core/mem/ram/data_reg[18][7]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X47Y122        FDRE (Setup_fdre_C_D)        0.037    49.974    core/mem/ram/data_reg[18][7]
  -------------------------------------------------------------------
                         required time                         49.974    
                         arrival time                          -9.760    
  -------------------------------------------------------------------
                         slack                                 40.214    

Slack (MET) :             40.272ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[99][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 0.854ns (8.924%)  route 8.715ns (91.076%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.308ns = ( 50.308 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 f  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.882     6.963    core/mem/adder/data_reg[0][0][4]
    SLICE_X45Y137        LUT5 (Prop_lut5_I3_O)        0.124     7.087 f  core/mem/adder/data[104][4]_i_2/O
                         net (fo=52, routed)          2.151     9.238    core/mem/adder/bhw_reg_reg[1]_rep__1_19
    SLICE_X59Y132        LUT6 (Prop_lut6_I0_O)        0.043     9.281 r  core/mem/adder/data[99][2]_i_6/O
                         net (fo=1, routed)           0.325     9.606    core/mem/adder/data[99][2]_i_6_n_0
    SLICE_X59Y132        LUT6 (Prop_lut6_I5_O)        0.043     9.649 r  core/mem/adder/data[99][2]_i_1/O
                         net (fo=1, routed)           0.000     9.649    core/mem/ram/data_reg[99][7]_1[1]
    SLICE_X59Y132        FDRE                                         r  core/mem/ram/data_reg[99][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.253    50.308    core/mem/ram/debug_clk
    SLICE_X59Y132        FDRE                                         r  core/mem/ram/data_reg[99][2]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.977    
                         clock uncertainty           -0.095    49.883    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.038    49.921    core/mem/ram/data_reg[99][2]
  -------------------------------------------------------------------
                         required time                         49.921    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 40.272    

Slack (MET) :             40.348ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[102][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.488ns  (logic 0.854ns (9.001%)  route 8.634ns (90.999%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.303ns = ( 50.303 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 r  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.882     6.963    core/mem/adder/data_reg[0][0][4]
    SLICE_X45Y137        LUT5 (Prop_lut5_I3_O)        0.124     7.087 r  core/mem/adder/data[104][4]_i_2/O
                         net (fo=52, routed)          2.154     9.241    core/mem/adder/bhw_reg_reg[1]_rep__1_19
    SLICE_X55Y127        LUT6 (Prop_lut6_I5_O)        0.043     9.284 f  core/mem/adder/data[102][4]_i_2/O
                         net (fo=1, routed)           0.240     9.524    core/mem/adder/data[102][4]_i_2_n_0
    SLICE_X55Y127        LUT6 (Prop_lut6_I5_O)        0.043     9.567 r  core/mem/adder/data[102][4]_i_1/O
                         net (fo=1, routed)           0.000     9.567    core/mem/ram/data_reg[102][7]_1[2]
    SLICE_X55Y127        FDRE                                         r  core/mem/ram/data_reg[102][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.248    50.303    core/mem/ram/debug_clk
    SLICE_X55Y127        FDRE                                         r  core/mem/ram/data_reg[102][4]/C  (IS_INVERTED)
                         clock pessimism             -0.331    49.972    
                         clock uncertainty           -0.095    49.878    
    SLICE_X55Y127        FDRE (Setup_fdre_C_D)        0.038    49.916    core/mem/ram/data_reg[102][4]
  -------------------------------------------------------------------
                         required time                         49.916    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                 40.348    

Slack (MET) :             40.418ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[99][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 0.955ns (10.078%)  route 8.521ns (89.922%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 50.360 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 r  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.882     6.963    core/mem/adder/data_reg[0][0][4]
    SLICE_X45Y137        LUT5 (Prop_lut5_I3_O)        0.124     7.087 r  core/mem/adder/data[104][4]_i_2/O
                         net (fo=52, routed)          1.674     8.761    core/mem/adder/bhw_reg_reg[1]_rep__1_19
    SLICE_X53Y124        LUT4 (Prop_lut4_I3_O)        0.051     8.812 f  core/mem/adder/data[99][5]_i_2/O
                         net (fo=4, routed)           0.607     9.419    core/mem/adder/data[99][5]_i_2_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I5_O)        0.136     9.555 r  core/mem/adder/data[99][5]_i_1/O
                         net (fo=1, routed)           0.000     9.555    core/mem/ram/data_reg[99][7]_1[4]
    SLICE_X49Y124        FDRE                                         r  core/mem/ram/data_reg[99][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.305    50.360    core/mem/ram/debug_clk
    SLICE_X49Y124        FDRE                                         r  core/mem/ram/data_reg[99][5]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.029    
                         clock uncertainty           -0.095    49.935    
    SLICE_X49Y124        FDRE (Setup_fdre_C_D)        0.038    49.973    core/mem/ram/data_reg[99][5]
  -------------------------------------------------------------------
                         required time                         49.973    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 40.418    

Slack (MET) :             40.425ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[49][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.504ns  (logic 0.854ns (8.985%)  route 8.650ns (91.015%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.367ns = ( 50.367 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 r  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.201     6.282    core/mem/adder/data_reg[0][0][4]
    SLICE_X74Y122        LUT4 (Prop_lut4_I1_O)        0.124     6.406 r  core/mem/adder/i___21_i_1/O
                         net (fo=75, routed)          2.725     9.131    core/mem/adder/rs1_data_reg_reg[3]_7
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.043     9.174 r  core/mem/adder/data[49][7]_i_2/O
                         net (fo=1, routed)           0.367     9.541    core/mem/adder/data[49][7]_i_2_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I0_O)        0.043     9.584 r  core/mem/adder/data[49][7]_i_1/O
                         net (fo=1, routed)           0.000     9.584    core/mem/ram/data_reg[49][7]_1[6]
    SLICE_X46Y117        FDRE                                         r  core/mem/ram/data_reg[49][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.312    50.367    core/mem/ram/debug_clk
    SLICE_X46Y117        FDRE                                         r  core/mem/ram/data_reg[49][7]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.036    
                         clock uncertainty           -0.095    49.942    
    SLICE_X46Y117        FDRE (Setup_fdre_C_D)        0.067    50.009    core/mem/ram/data_reg[49][7]
  -------------------------------------------------------------------
                         required time                         50.009    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 40.425    

Slack (MET) :             40.478ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[101][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.854ns (9.070%)  route 8.562ns (90.930%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.360ns = ( 50.360 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 r  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.882     6.963    core/mem/adder/data_reg[0][0][4]
    SLICE_X45Y137        LUT5 (Prop_lut5_I3_O)        0.124     7.087 r  core/mem/adder/data[104][4]_i_2/O
                         net (fo=52, routed)          1.547     8.634    core/mem/adder/bhw_reg_reg[1]_rep__1_19
    SLICE_X57Y129        LUT6 (Prop_lut6_I3_O)        0.043     8.677 f  core/mem/adder/data[101][6]_i_2/O
                         net (fo=4, routed)           0.775     9.452    core/mem/adder/data[101][6]_i_2_n_0
    SLICE_X49Y125        LUT6 (Prop_lut6_I4_O)        0.043     9.495 r  core/mem/adder/data[101][5]_i_1/O
                         net (fo=1, routed)           0.000     9.495    core/mem/ram/data_reg[101][7]_1[4]
    SLICE_X49Y125        FDRE                                         r  core/mem/ram/data_reg[101][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.305    50.360    core/mem/ram/debug_clk
    SLICE_X49Y125        FDRE                                         r  core/mem/ram/data_reg[101][5]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.029    
                         clock uncertainty           -0.095    49.935    
    SLICE_X49Y125        FDRE (Setup_fdre_C_D)        0.038    49.973    core/mem/ram/data_reg[101][5]
  -------------------------------------------------------------------
                         required time                         49.973    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                 40.478    

Slack (MET) :             40.479ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[99][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.415ns  (logic 0.955ns (10.144%)  route 8.460ns (89.857%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.362ns = ( 50.362 - 50.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.081 r  adder/i__i_3/O[0]
                         net (fo=511, routed)         5.882     6.963    core/mem/adder/data_reg[0][0][4]
    SLICE_X45Y137        LUT5 (Prop_lut5_I3_O)        0.124     7.087 r  core/mem/adder/data[104][4]_i_2/O
                         net (fo=52, routed)          1.674     8.761    core/mem/adder/bhw_reg_reg[1]_rep__1_19
    SLICE_X53Y124        LUT4 (Prop_lut4_I3_O)        0.051     8.812 f  core/mem/adder/data[99][5]_i_2/O
                         net (fo=4, routed)           0.546     9.358    core/mem/adder/data[99][5]_i_2_n_0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.136     9.494 r  core/mem/adder/data[99][1]_i_1/O
                         net (fo=1, routed)           0.000     9.494    core/mem/ram/data_reg[99][7]_1[0]
    SLICE_X47Y127        FDRE                                         r  core/mem/ram/data_reg[99][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.307    50.362    core/mem/ram/debug_clk
    SLICE_X47Y127        FDRE                                         r  core/mem/ram/data_reg[99][1]/C  (IS_INVERTED)
                         clock pessimism             -0.331    50.031    
                         clock uncertainty           -0.095    49.937    
    SLICE_X47Y127        FDRE (Setup_fdre_C_D)        0.037    49.974    core/mem/ram/data_reg[99][1]
  -------------------------------------------------------------------
                         required time                         49.974    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                 40.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.206ns (49.451%)  route 0.211ns (50.549%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.677     0.494    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X1Y100         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.091     0.585 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=2, routed)           0.211     0.796    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[31]
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.066     0.862 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[31].carrymux_i_1/O
                         net (fo=1, routed)           0.000     0.862    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[31]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.911 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.911    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[31]
    SLICE_X0Y99          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.969     0.805    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X0Y99          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.047     0.758    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.071     0.829    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.387%)  route 0.154ns (60.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.728     0.545    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y99          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     0.645 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.154     0.799    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]_0[6]
    SLICE_X4Y103         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.895     0.731    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X4Y103         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.047     0.684    
    SLICE_X4Y103         FDRE (Hold_fdre_C_D)         0.032     0.716    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.639     0.456    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X15Y113        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.100     0.556 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.148     0.704    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[0]
    SLICE_X14Y113        SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.858     0.694    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X14Y113        SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism             -0.227     0.467    
    SLICE_X14Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.621    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.621    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.697     0.514    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X9Y97          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.100     0.614 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.055     0.668    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/D[15]
    SLICE_X8Y97          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.937     0.773    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/aclk
    SLICE_X8Y97          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.248     0.525    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.059     0.584    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.657%)  route 0.151ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.729     0.546    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X3Y99          FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.091     0.637 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.151     0.788    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[26]
    SLICE_X2Y100         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.897     0.733    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X2Y100         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.047     0.686    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.006     0.692    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.639     0.456    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X15Y113        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y113        FDRE (Prop_fdre_C_Q)         0.100     0.556 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.107     0.663    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[1]
    SLICE_X14Y113        SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.858     0.694    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X14Y113        SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
                         clock pessimism             -0.227     0.467    
    SLICE_X14Y113        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.566    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core/du/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.201ns (46.030%)  route 0.236ns (53.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.643     0.460    core/du/debug_clk
    SLICE_X10Y104        FDRE                                         r  core/du/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y104        FDRE (Prop_fdre_C_Q)         0.118     0.578 r  core/du/A_reg_reg[0]/Q
                         net (fo=1, routed)           0.236     0.814    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[0]
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     0.897 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.897    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[0]
    SLICE_X11Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.936     0.772    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]/C
                         clock pessimism             -0.047     0.725    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.071     0.796    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 core/du/A_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.222ns (50.818%)  route 0.215ns (49.182%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.773ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.644     0.461    core/du/debug_clk
    SLICE_X10Y101        FDRE                                         r  core/du/A_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDRE (Prop_fdre_C_Q)         0.107     0.568 r  core/du/A_reg_reg[5]/Q
                         net (fo=1, routed)           0.215     0.783    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[5]
    SLICE_X11Y97         LUT2 (Prop_lut2_I1_O)        0.066     0.849 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_4__1/O
                         net (fo=1, routed)           0.000     0.849    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[7]_i_4__1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.898 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[7]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.898    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[5]
    SLICE_X11Y97         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.937     0.773    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y97         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]/C
                         clock pessimism             -0.047     0.726    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.071     0.797    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core/du/A_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.195ns (44.318%)  route 0.245ns (55.682%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.772ns
    Source Clock Delay      (SCD):    0.460ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.643     0.460    core/du/debug_clk
    SLICE_X10Y103        FDRE                                         r  core/du/A_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.118     0.578 r  core/du/A_reg_reg[1]/Q
                         net (fo=1, routed)           0.245     0.823    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s_axis_dividend_tdata[1]
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.028     0.851 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_4__1/O
                         net (fo=1, routed)           0.000     0.851    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i[3]_i_4__1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.900 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[3]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.900    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/s[1]
    SLICE_X11Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.936     0.772    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/aclk
    SLICE_X11Y96         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]/C
                         clock pessimism             -0.047     0.725    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.071     0.796    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_dividend/twos_comp/i_reg_arch_simp.i_q.q_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.680     0.497    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y84         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.100     0.597 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.055     0.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].num_stages.numerator_gen.del_numer/D[2]
    SLICE_X37Y84         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.919     0.755    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].num_stages.numerator_gen.del_numer/aclk
    SLICE_X37Y84         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.258     0.497    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.047     0.544    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y91     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y91     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y91     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X16Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[17]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X15Y93     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X22Y113    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X22Y113    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X22Y113    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X22Y113    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X22Y113    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X22Y113    core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X14Y113    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.514ns (17.332%)  route 7.221ns (82.668%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.800     3.703    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X38Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.746 r  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.593     4.339    vga/U12/number0[29]
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.382 r  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.382    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.120     4.502 r  vga/U12/ascii_code_reg[6]_i_26/O
                         net (fo=7, routed)           1.385     5.887    vga/U12/number__0[1]
    SLICE_X14Y161        LUT5 (Prop_lut5_I2_O)        0.126     6.013 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.290     6.302    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.134     6.436 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.436    vga/U12_n_79
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.424    
                         clock uncertainty           -0.201     7.222    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)        0.066     7.288    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 1.522ns (17.425%)  route 7.213ns (82.575%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.800     3.703    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X38Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.746 f  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.593     4.339    vga/U12/number0[29]
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.382 f  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.382    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.120     4.502 f  vga/U12/ascii_code_reg[6]_i_26/O
                         net (fo=7, routed)           1.381     5.883    vga/U12/number__0[1]
    SLICE_X14Y161        LUT5 (Prop_lut5_I1_O)        0.130     6.013 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.285     6.297    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.138     6.435 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     6.435    vga/U12_n_80
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.424    
                         clock uncertainty           -0.201     7.222    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.066     7.288    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 1.501ns (17.204%)  route 7.224ns (82.796%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.606     3.508    vga/data_buf_reg_0_3_6_11/ADDRC0
    SLICE_X38Y121        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046     3.554 r  vga/data_buf_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.580     4.133    vga/U12/number0[10]
    SLICE_X39Y125        LUT6 (Prop_lut6_I1_O)        0.132     4.265 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000     4.265    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X39Y125        MUXF7 (Prop_muxf7_I1_O)      0.108     4.373 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           1.498     5.872    vga/U12/number__0[2]
    SLICE_X14Y160        LUT6 (Prop_lut6_I1_O)        0.124     5.996 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.387     6.382    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.043     6.425 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.425    vga/U12_n_84
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.424    
                         clock uncertainty           -0.201     7.222    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)        0.064     7.286    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.286    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.714ns  (logic 1.419ns (16.283%)  route 7.295ns (83.717%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.800     3.703    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X38Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.746 r  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.593     4.339    vga/U12/number0[29]
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.382 r  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.382    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.120     4.502 r  vga/U12/ascii_code_reg[6]_i_26/O
                         net (fo=7, routed)           1.378     5.880    vga/U12/number__0[1]
    SLICE_X14Y160        LUT6 (Prop_lut6_I0_O)        0.122     6.002 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.371     6.372    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X12Y164        LUT6 (Prop_lut6_I2_O)        0.043     6.415 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     6.415    vga/U12_n_83
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X12Y164        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.424    
                         clock uncertainty           -0.201     7.222    
    SLICE_X12Y164        FDRE (Setup_fdre_C_D)        0.065     7.287    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.287    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 1.419ns (16.327%)  route 7.272ns (83.673%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.800     3.703    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X38Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.746 f  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.593     4.339    vga/U12/number0[29]
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.382 f  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.382    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.120     4.502 f  vga/U12/ascii_code_reg[6]_i_26/O
                         net (fo=7, routed)           1.385     5.887    vga/U12/number__0[1]
    SLICE_X14Y161        LUT5 (Prop_lut5_I0_O)        0.122     6.009 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.340     6.349    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.043     6.392 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     6.392    vga/U12_n_82
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.424    
                         clock uncertainty           -0.201     7.222    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.065     7.287    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.287    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.631ns  (logic 1.419ns (16.440%)  route 7.212ns (83.560%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.745ns = ( 8.255 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.800     3.703    vga/data_buf_reg_0_3_24_29/ADDRC0
    SLICE_X38Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.746 f  vga/data_buf_reg_0_3_24_29/RAMC_D1/O
                         net (fo=1, routed)           0.593     4.339    vga/U12/number0[29]
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.382 f  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.382    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.120     4.502 f  vga/U12/ascii_code_reg[6]_i_26/O
                         net (fo=7, routed)           1.381     5.883    vga/U12/number__0[1]
    SLICE_X14Y161        LUT5 (Prop_lut5_I0_O)        0.122     6.005 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.285     6.289    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.043     6.332 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     6.332    vga/U12_n_81
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.161     8.255    vga/CLK_OUT1
    SLICE_X14Y164        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.424    
                         clock uncertainty           -0.201     7.222    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.066     7.288    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 1.409ns (16.482%)  route 7.140ns (83.518%))
  Logic Levels:           12  (CARRY4=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.743ns = ( 8.257 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.299ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.295    -2.299    vga/U12/CLK_OUT3
    SLICE_X8Y163         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y163         FDRE (Prop_fdre_C_Q)         0.259    -2.040 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.867    -1.173    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y162        LUT4 (Prop_lut4_I1_O)        0.043    -1.130 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.354    -0.777    vga/U12/h_count[8]_i_2_n_0
    SLICE_X19Y161        LUT4 (Prop_lut4_I1_O)        0.048    -0.729 r  vga/U12/data_buf_reg_0_3_0_5_i_47/O
                         net (fo=72, routed)          0.465    -0.264    vga/U12/data_buf_reg_0_3_0_5_i_47_n_0
    SLICE_X19Y160        LUT5 (Prop_lut5_I0_O)        0.139    -0.125 r  vga/U12/data_buf_reg_0_3_0_5_i_44/O
                         net (fo=7, routed)           0.328     0.203    vga/U12/char_index_col[3]
    SLICE_X17Y160        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.351     0.554 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[2]
                         net (fo=5, routed)           0.344     0.897    vga/U12/data_buf_reg_0_3_0_5_i_21_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.122     1.019 r  vga/U12/data_buf_reg_0_3_0_5_i_43/O
                         net (fo=1, routed)           0.453     1.472    vga/U12/data_buf_reg_0_3_0_5_i_43_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.515 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.344     1.859    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X18Y161        LUT6 (Prop_lut6_I4_O)        0.043     1.902 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.723     3.625    vga/data_buf_reg_0_3_24_29/ADDRB0
    SLICE_X38Y120        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.668 r  vga/data_buf_reg_0_3_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.505     4.173    vga/U12/number0[27]
    SLICE_X39Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.216 r  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000     4.216    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I1_O)      0.108     4.324 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.577     5.901    vga/U12/number__0[3]
    SLICE_X14Y160        LUT6 (Prop_lut6_I0_O)        0.124     6.025 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.182     6.207    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.043     6.250 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.250    vga/U12_n_85
    SLICE_X13Y160        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.163     8.257    vga/CLK_OUT1
    SLICE_X13Y160        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.426    
                         clock uncertainty           -0.201     7.224    
    SLICE_X13Y160        FDRE (Setup_fdre_C_D)        0.034     7.258    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.258    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 0.625ns (8.960%)  route 6.350ns (91.040%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.294    -2.300    vga/U12/CLK_OUT3
    SLICE_X19Y163        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.077 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.873    -1.204    vga/U12/PRow[0]
    SLICE_X15Y163        LUT5 (Prop_lut5_I1_O)        0.043    -1.161 r  vga/U12/data_buf_reg_0_3_0_5_i_173/O
                         net (fo=97, routed)          3.195     2.034    core/register/data_buf_reg_0_3_6_11_i_30_0
    SLICE_X13Y100        MUXF7 (Prop_muxf7_S_O)       0.147     2.181 r  core/register/data_buf_reg_0_3_12_17_i_50/O
                         net (fo=1, routed)           0.000     2.181    core/register/data_buf_reg_0_3_12_17_i_50_n_0
    SLICE_X13Y100        MUXF8 (Prop_muxf8_I1_O)      0.043     2.224 r  core/register/data_buf_reg_0_3_12_17_i_20/O
                         net (fo=1, routed)           1.424     3.647    core/register/data_buf_reg_0_3_12_17_i_20_n_0
    SLICE_X37Y114        LUT6 (Prop_lut6_I5_O)        0.126     3.773 r  core/register/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.488     4.261    vga/U12/data_buf_reg_0_3_30_31[4]
    SLICE_X37Y120        LUT2 (Prop_lut2_I1_O)        0.043     4.304 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.371     4.675    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.310     8.404    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.201     7.371    
    SLICE_X38Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.275    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.275    
                         arrival time                          -4.675    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.586ns (8.590%)  route 6.236ns (91.410%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 8.406 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.294    -2.300    vga/U12/CLK_OUT3
    SLICE_X19Y163        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.077 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.873    -1.204    vga/U12/PRow[0]
    SLICE_X15Y163        LUT5 (Prop_lut5_I1_O)        0.043    -1.161 r  vga/U12/data_buf_reg_0_3_0_5_i_173/O
                         net (fo=97, routed)          4.145     2.984    core/reg_ID/data_buf_reg_0_3_6_11_i_22
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.043     3.027 r  core/reg_ID/data_buf_reg_0_3_6_11_i_40/O
                         net (fo=1, routed)           0.000     3.027    core/register/data_buf_reg_0_3_6_11_i_7
    SLICE_X38Y118        MUXF7 (Prop_muxf7_I1_O)      0.103     3.130 r  core/register/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.391     3.521    vga/U12/data_buf_reg_0_3_6_11_i_1_0
    SLICE_X38Y118        LUT6 (Prop_lut6_I3_O)        0.123     3.644 r  vga/U12/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.524     4.167    vga/U12/debug_data[7]
    SLICE_X39Y121        LUT2 (Prop_lut2_I1_O)        0.051     4.218 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.304     4.522    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.312     8.406    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.832     7.575    
                         clock uncertainty           -0.201     7.373    
    SLICE_X38Y121        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.233     7.140    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.655ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 0.651ns (9.477%)  route 6.218ns (90.523%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.294    -2.300    vga/U12/CLK_OUT3
    SLICE_X19Y163        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.223    -2.077 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.873    -1.204    vga/U12/PRow[0]
    SLICE_X15Y163        LUT5 (Prop_lut5_I1_O)        0.043    -1.161 r  vga/U12/data_buf_reg_0_3_0_5_i_173/O
                         net (fo=97, routed)          3.020     1.859    core/register/data_buf_reg_0_3_6_11_i_30_0
    SLICE_X2Y105         MUXF7 (Prop_muxf7_S_O)       0.171     2.030 r  core/register/data_buf_reg_0_3_18_23_i_75/O
                         net (fo=1, routed)           0.000     2.030    core/register/data_buf_reg_0_3_18_23_i_75_n_0
    SLICE_X2Y105         MUXF8 (Prop_muxf8_I0_O)      0.046     2.076 r  core/register/data_buf_reg_0_3_18_23_i_32/O
                         net (fo=1, routed)           1.157     3.232    core/register/data_buf_reg_0_3_18_23_i_32_n_0
    SLICE_X22Y115        LUT6 (Prop_lut6_I5_O)        0.125     3.357 r  core/register/data_buf_reg_0_3_18_23_i_11/O
                         net (fo=1, routed)           0.753     4.110    vga/U12/data_buf_reg_0_3_30_31[14]
    SLICE_X37Y120        LUT2 (Prop_lut2_I1_O)        0.043     4.153 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.416     4.569    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.201     7.370    
    SLICE_X38Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.223    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  2.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.174ns (23.238%)  route 0.575ns (76.762%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[1]/Q
                         net (fo=26, routed)          0.368    -0.120    vga/U12/PRow[1]
    SLICE_X15Y159        LUT6 (Prop_lut6_I2_O)        0.028    -0.092 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.207     0.115    vga/U12/strdata[4]_i_2_n_0
    SLICE_X12Y159        LUT6 (Prop_lut6_I3_O)        0.028     0.143 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.143    vga/U12_n_54
    SLICE_X12Y159        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.790    -0.668    vga/CLK_OUT1
    SLICE_X12Y159        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.330    
                         clock uncertainty            0.201    -0.128    
    SLICE_X12Y159        FDRE (Hold_fdre_C_D)         0.087    -0.041    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.174ns (22.128%)  route 0.612ns (77.872%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.219    -0.268    vga/U12/PRow[4]
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.028    -0.240 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.393     0.153    vga/U12/v_count_reg[8]_20
    SLICE_X10Y159        LUT6 (Prop_lut6_I2_O)        0.028     0.181 r  vga/U12/strdata[9]_i_1/O
                         net (fo=1, routed)           0.000     0.181    vga/U12_n_61
    SLICE_X10Y159        FDRE                                         r  vga/strdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.791    -0.667    vga/CLK_OUT1
    SLICE_X10Y159        FDRE                                         r  vga/strdata_reg[9]/C
                         clock pessimism              0.339    -0.329    
                         clock uncertainty            0.201    -0.127    
    SLICE_X10Y159        FDRE (Hold_fdre_C_D)         0.087    -0.040    vga/strdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.174ns (22.197%)  route 0.610ns (77.803%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          0.226    -0.262    vga/U12/PRow[3]
    SLICE_X19Y161        LUT6 (Prop_lut6_I1_O)        0.028    -0.234 r  vga/U12/strdata[41]_i_2/O
                         net (fo=78, routed)          0.384     0.150    vga/U12/debug_addr[0]
    SLICE_X13Y158        LUT6 (Prop_lut6_I2_O)        0.028     0.178 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     0.178    vga/U12_n_24
    SLICE_X13Y158        FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.790    -0.668    vga/CLK_OUT1
    SLICE_X13Y158        FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.339    -0.330    
                         clock uncertainty            0.201    -0.128    
    SLICE_X13Y158        FDRE (Hold_fdre_C_D)         0.060    -0.068    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.185ns (22.019%)  route 0.655ns (77.981%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.586    -0.607    vga/U12/CLK_OUT3
    SLICE_X19Y163        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.091    -0.516 r  vga/U12/v_count_reg[6]/Q
                         net (fo=19, routed)          0.181    -0.334    vga/U12/PRow[6]
    SLICE_X19Y164        LUT6 (Prop_lut6_I0_O)        0.066    -0.268 r  vga/U12/strdata[8]_i_4/O
                         net (fo=108, routed)         0.474     0.206    vga/U12/v_count_reg[6]_0
    SLICE_X10Y157        LUT6 (Prop_lut6_I5_O)        0.028     0.234 r  vga/U12/strdata[34]_i_1/O
                         net (fo=1, routed)           0.000     0.234    vga/U12_n_66
    SLICE_X10Y157        FDSE                                         r  vga/strdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.791    -0.667    vga/CLK_OUT1
    SLICE_X10Y157        FDSE                                         r  vga/strdata_reg[34]/C
                         clock pessimism              0.339    -0.329    
                         clock uncertainty            0.201    -0.127    
    SLICE_X10Y157        FDSE (Hold_fdse_C_D)         0.087    -0.040    vga/strdata_reg[34]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.129ns (13.947%)  route 0.796ns (86.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.586    -0.607    vga/U12/CLK_OUT3
    SLICE_X19Y163        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.100    -0.507 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.269    -0.237    vga/U12/PRow[0]
    SLICE_X19Y165        LUT4 (Prop_lut4_I1_O)        0.029    -0.208 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.527     0.318    vga/FONT_8X16/ADDR[6]
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.646    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.201    -0.106    
    RAMB18_X0Y66         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.142     0.036    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.174ns (21.206%)  route 0.647ns (78.794%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          0.226    -0.262    vga/U12/PRow[3]
    SLICE_X19Y161        LUT6 (Prop_lut6_I1_O)        0.028    -0.234 r  vga/U12/strdata[41]_i_2/O
                         net (fo=78, routed)          0.421     0.187    vga/U12/debug_addr[0]
    SLICE_X11Y162        LUT6 (Prop_lut6_I2_O)        0.028     0.215 r  vga/U12/strdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.215    vga/U12_n_64
    SLICE_X11Y162        FDRE                                         r  vga/strdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.788    -0.670    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/strdata_reg[3]/C
                         clock pessimism              0.339    -0.332    
                         clock uncertainty            0.201    -0.130    
    SLICE_X11Y162        FDRE (Hold_fdre_C_D)         0.060    -0.070    vga/strdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.156ns (18.310%)  route 0.696ns (81.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.586    -0.607    vga/U12/CLK_OUT3
    SLICE_X19Y163        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.100    -0.507 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.278    -0.229    vga/U12/PRow[0]
    SLICE_X15Y163        LUT5 (Prop_lut5_I1_O)        0.028    -0.201 r  vga/U12/strdata[41]_i_3/O
                         net (fo=97, routed)          0.418     0.217    vga/U12/v_count_reg[3]_2
    SLICE_X12Y160        LUT6 (Prop_lut6_I4_O)        0.028     0.245 r  vga/U12/strdata[11]_i_1/O
                         net (fo=1, routed)           0.000     0.245    vga/U12_n_23
    SLICE_X12Y160        FDRE                                         r  vga/strdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.789    -0.669    vga/CLK_OUT1
    SLICE_X12Y160        FDRE                                         r  vga/strdata_reg[11]/C
                         clock pessimism              0.339    -0.331    
                         clock uncertainty            0.201    -0.129    
    SLICE_X12Y160        FDRE (Hold_fdre_C_D)         0.087    -0.042    vga/strdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.174ns (20.801%)  route 0.663ns (79.199%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          0.226    -0.262    vga/U12/PRow[3]
    SLICE_X19Y161        LUT6 (Prop_lut6_I1_O)        0.028    -0.234 r  vga/U12/strdata[41]_i_2/O
                         net (fo=78, routed)          0.437     0.203    vga/U12/debug_addr[0]
    SLICE_X9Y158         LUT6 (Prop_lut6_I3_O)        0.028     0.231 r  vga/U12/strdata[46]_i_1/O
                         net (fo=1, routed)           0.000     0.231    vga/U12_n_27
    SLICE_X9Y158         FDSE                                         r  vga/strdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.791    -0.667    vga/CLK_OUT1
    SLICE_X9Y158         FDSE                                         r  vga/strdata_reg[46]/C
                         clock pessimism              0.339    -0.329    
                         clock uncertainty            0.201    -0.127    
    SLICE_X9Y158         FDSE (Hold_fdse_C_D)         0.061    -0.066    vga/strdata_reg[46]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.174ns (20.633%)  route 0.669ns (79.367%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.219    -0.268    vga/U12/PRow[4]
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.028    -0.240 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.450     0.210    vga/U12/v_count_reg[8]_20
    SLICE_X13Y156        LUT2 (Prop_lut2_I0_O)        0.028     0.238 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.238    vga/U12_n_62
    SLICE_X13Y156        FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.791    -0.667    vga/CLK_OUT1
    SLICE_X13Y156        FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.339    -0.329    
                         clock uncertainty            0.201    -0.127    
    SLICE_X13Y156        FDRE (Hold_fdre_C_D)         0.060    -0.067    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.174ns (19.699%)  route 0.709ns (80.301%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.587    -0.606    vga/U12/CLK_OUT3
    SLICE_X18Y162        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.488 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.219    -0.268    vga/U12/PRow[4]
    SLICE_X19Y163        LUT6 (Prop_lut6_I3_O)        0.028    -0.240 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.490     0.250    vga/U12/v_count_reg[8]_20
    SLICE_X16Y158        LUT5 (Prop_lut5_I4_O)        0.028     0.278 r  vga/U12/strdata[35]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vga/U12_n_58
    SLICE_X16Y158        FDRE                                         r  vga/strdata_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.790    -0.668    vga/CLK_OUT1
    SLICE_X16Y158        FDRE                                         r  vga/strdata_reg[35]/C
                         clock pessimism              0.339    -0.330    
                         clock uncertainty            0.201    -0.128    
    SLICE_X16Y158        FDRE (Hold_fdre_C_D)         0.087    -0.041    vga/strdata_reg[35]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.319    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 1.119ns (16.882%)  route 5.509ns (83.118%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X43Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.319     0.621    core/mem/adder/Q[0]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.664 r  core/mem/adder/i__i_9/O
                         net (fo=1, routed)           0.000     0.664    core_n_146
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.788 r  adder/i__i_2/O[0]
                         net (fo=2185, routed)        1.091     1.879    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X59Y117        LUT3 (Prop_lut3_I1_O)        0.135     2.014 r  core/mem/ram/Q[13]_i_58/O
                         net (fo=1, routed)           0.461     2.475    core/mem/ram/Q[13]_i_58_n_0
    SLICE_X59Y117        LUT6 (Prop_lut6_I1_O)        0.137     2.612 f  core/mem/ram/Q[13]_i_21/O
                         net (fo=1, routed)           0.361     2.974    core/mem/ram/Q[13]_i_21_n_0
    SLICE_X58Y116        LUT6 (Prop_lut6_I0_O)        0.043     3.017 r  core/mem/ram/Q[13]_i_7/O
                         net (fo=1, routed)           0.623     3.639    core/mem/ram/Q[13]_i_7_n_0
    SLICE_X48Y119        LUT6 (Prop_lut6_I3_O)        0.043     3.682 f  core/mem/ram/Q[13]_i_3/O
                         net (fo=1, routed)           0.313     3.996    core/mem/ram/Q[13]_i_3_n_0
    SLICE_X47Y119        LUT6 (Prop_lut6_I3_O)        0.043     4.039 r  core/mem/ram/Q[13]_i_1/O
                         net (fo=2, routed)           0.682     4.721    core/du/data_buf_reg_0_3_30_31_i_5_1[5]
    SLICE_X23Y123        LUT6 (Prop_lut6_I4_O)        0.043     4.764 r  core/du/data_buf_reg_0_3_12_17_i_35/O
                         net (fo=1, routed)           0.000     4.764    core/du/data_buf_reg_0_3_12_17_i_35_n_0
    SLICE_X23Y123        MUXF7 (Prop_muxf7_I0_O)      0.107     4.871 r  core/du/data_buf_reg_0_3_12_17_i_13/O
                         net (fo=1, routed)           0.518     5.389    core/register/data_buf_reg_0_3_12_17_i_1
    SLICE_X23Y111        LUT6 (Prop_lut6_I2_O)        0.124     5.513 r  core/register/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.760     6.273    vga/U12/data_buf_reg_0_3_30_31[5]
    SLICE_X37Y120        LUT2 (Prop_lut2_I1_O)        0.054     6.327 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.381     6.708    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.310     8.404    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.215     7.358    
    SLICE_X38Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.234     7.124    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.124    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.611ns  (logic 1.163ns (17.591%)  route 5.448ns (82.409%))
  Logic Levels:           12  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X43Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.319     0.621    core/mem/adder/Q[0]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.664 r  core/mem/adder/i__i_9/O
                         net (fo=1, routed)           0.000     0.664    core_n_146
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.788 r  adder/i__i_2/O[0]
                         net (fo=2185, routed)        0.983     1.772    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X60Y112        LUT3 (Prop_lut3_I1_O)        0.130     1.902 r  core/mem/ram/Q[1]_i_48/O
                         net (fo=1, routed)           0.922     2.824    core/reg_WB_mem/Q[1]_i_7_2
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.136     2.960 r  core/reg_WB_mem/Q[1]_i_22/O
                         net (fo=1, routed)           0.242     3.202    core/reg_WB_mem/Q[1]_i_22_n_0
    SLICE_X48Y108        LUT6 (Prop_lut6_I0_O)        0.043     3.245 r  core/reg_WB_mem/Q[1]_i_7/O
                         net (fo=1, routed)           0.278     3.523    core/mem/ram/Q_reg[1]_0
    SLICE_X46Y110        LUT6 (Prop_lut6_I2_O)        0.043     3.566 f  core/mem/ram/Q[1]_i_2/O
                         net (fo=1, routed)           0.430     3.997    core/reg_WB_mem/Q_reg[1]_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I1_O)        0.043     4.040 r  core/reg_WB_mem/Q[1]_i_1/O
                         net (fo=2, routed)           0.351     4.391    vga/U12/data_buf_reg_0_3_24_29_i_17_0[1]
    SLICE_X36Y119        LUT4 (Prop_lut4_I2_O)        0.043     4.434 r  vga/U12/data_buf_reg_0_3_0_5_i_124/O
                         net (fo=1, routed)           0.422     4.856    vga/U12/data_buf_reg_0_3_0_5_i_124_n_0
    SLICE_X36Y113        LUT6 (Prop_lut6_I5_O)        0.043     4.899 r  vga/U12/data_buf_reg_0_3_0_5_i_63/O
                         net (fo=1, routed)           0.473     5.372    vga/U12/data_buf_reg_0_3_0_5_i_63_n_0
    SLICE_X21Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.415 r  vga/U12/data_buf_reg_0_3_0_5_i_27/O
                         net (fo=1, routed)           0.000     5.415    vga/U12/data_buf_reg_0_3_0_5_i_27_n_0
    SLICE_X21Y113        MUXF7 (Prop_muxf7_I1_O)      0.122     5.537 r  vga/U12/data_buf_reg_0_3_0_5_i_12/O
                         net (fo=1, routed)           0.709     6.246    vga/U12/debug_data[1]
    SLICE_X37Y120        LUT2 (Prop_lut2_I1_O)        0.127     6.373 r  vga/U12/data_buf_reg_0_3_0_5_i_2/O
                         net (fo=1, routed)           0.317     6.691    vga/data_buf_reg_0_3_0_5/DIA1
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.215     7.357    
    SLICE_X38Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.229     7.128    vga/data_buf_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.421ns (22.324%)  route 4.944ns (77.676%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.970 r  adder/i__i_2/CO[3]
                         net (fo=1, routed)           0.000     0.970    adder/i__i_2_n_0
    SLICE_X45Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.136 r  adder/i__i_3/O[1]
                         net (fo=452, routed)         0.745     1.881    core/mem/adder/data_reg[0][0][5]
    SLICE_X44Y125        LUT4 (Prop_lut4_I1_O)        0.129     2.010 r  core/mem/adder/i___10/O
                         net (fo=70, routed)          0.885     2.895    core/reg_WB_mem/Q[14]_i_9_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I0_O)        0.136     3.031 r  core/reg_WB_mem/Q[16]_i_6/O
                         net (fo=1, routed)           0.554     3.585    core/reg_WB_mem/Q[16]_i_6_n_0
    SLICE_X50Y129        LUT6 (Prop_lut6_I1_O)        0.043     3.628 f  core/reg_WB_mem/Q[16]_i_3/O
                         net (fo=1, routed)           0.673     4.301    core/mem/ram/Q_reg[16]
    SLICE_X44Y121        LUT6 (Prop_lut6_I3_O)        0.043     4.344 r  core/mem/ram/Q[16]_i_1/O
                         net (fo=2, routed)           0.430     4.774    core/reg_ID/data_buf_reg_0_3_12_17_i_80_2[0]
    SLICE_X36Y121        LUT6 (Prop_lut6_I0_O)        0.043     4.817 r  core/reg_ID/data_buf_reg_0_3_12_17_i_145/O
                         net (fo=1, routed)           0.236     5.053    core/reg_ID/data_buf_reg_0_3_12_17_i_145_n_0
    SLICE_X36Y121        LUT5 (Prop_lut5_I4_O)        0.043     5.096 r  core/reg_ID/data_buf_reg_0_3_12_17_i_80/O
                         net (fo=1, routed)           0.335     5.431    core/reg_ID/data_buf_reg_0_3_12_17_i_80_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I2_O)        0.043     5.474 r  core/reg_ID/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.000     5.474    core/register/data_buf_reg_0_3_12_17_i_6
    SLICE_X36Y121        MUXF7 (Prop_muxf7_I1_O)      0.108     5.582 r  core/register/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.351     5.932    vga/U12/data_buf_reg_0_3_30_31[7]
    SLICE_X37Y121        LUT2 (Prop_lut2_I1_O)        0.134     6.066 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.378     6.445    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.310     8.404    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.215     7.358    
    SLICE_X38Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.204     7.154    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 1.099ns (17.305%)  route 5.252ns (82.695%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -2.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 8.408 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X43Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.319     0.621    core/mem/adder/Q[0]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.664 r  core/mem/adder/i__i_9/O
                         net (fo=1, routed)           0.000     0.664    core_n_146
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.788 r  adder/i__i_2/O[0]
                         net (fo=2185, routed)        0.940     1.728    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X42Y108        LUT3 (Prop_lut3_I1_O)        0.132     1.860 r  core/mem/ram/Q[27]_i_65/O
                         net (fo=1, routed)           0.473     2.334    core/mem/ram/Q[27]_i_65_n_0
    SLICE_X42Y108        LUT6 (Prop_lut6_I5_O)        0.138     2.472 r  core/mem/ram/Q[27]_i_35/O
                         net (fo=1, routed)           0.388     2.860    core/reg_WB_mem/Q[27]_i_3_1
    SLICE_X42Y109        LUT6 (Prop_lut6_I4_O)        0.043     2.903 f  core/reg_WB_mem/Q[27]_i_10/O
                         net (fo=1, routed)           0.571     3.473    core/mem/ram/Q_reg[27]_0
    SLICE_X41Y119        LUT6 (Prop_lut6_I1_O)        0.043     3.516 f  core/mem/ram/Q[27]_i_3/O
                         net (fo=1, routed)           0.358     3.875    core/mem/ram/Q[27]_i_3_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.043     3.918 r  core/mem/ram/Q[27]_i_1/O
                         net (fo=2, routed)           0.871     4.789    core/du/data_buf_reg_0_3_30_31_i_5_1[16]
    SLICE_X22Y130        LUT6 (Prop_lut6_I4_O)        0.043     4.832 r  core/du/data_buf_reg_0_3_24_29_i_53/O
                         net (fo=1, routed)           0.000     4.832    core/du/data_buf_reg_0_3_24_29_i_53_n_0
    SLICE_X22Y130        MUXF7 (Prop_muxf7_I0_O)      0.101     4.933 r  core/du/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=1, routed)           0.329     5.263    core/register/data_buf_reg_0_3_24_29_i_3
    SLICE_X21Y128        LUT6 (Prop_lut6_I2_O)        0.123     5.386 r  core/register/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.635     6.021    vga/U12/data_buf_reg_0_3_30_31[17]
    SLICE_X39Y123        LUT2 (Prop_lut2_I1_O)        0.043     6.064 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.366     6.430    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X38Y120        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.314     8.408    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y120        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.832     7.577    
                         clock uncertainty           -0.215     7.362    
    SLICE_X38Y120        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.227    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 1.247ns (19.574%)  route 5.124ns (80.426%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X43Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.319     0.621    core/mem/adder/Q[0]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.664 r  core/mem/adder/i__i_9/O
                         net (fo=1, routed)           0.000     0.664    core_n_146
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.788 r  adder/i__i_2/O[0]
                         net (fo=2185, routed)        1.090     1.878    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X64Y116        LUT3 (Prop_lut3_I1_O)        0.133     2.011 r  core/mem/ram/Q[0]_i_34/O
                         net (fo=1, routed)           0.434     2.446    core/mem/ram/Q[0]_i_34_n_0
    SLICE_X65Y116        LUT6 (Prop_lut6_I1_O)        0.132     2.578 f  core/mem/ram/Q[0]_i_10/O
                         net (fo=1, routed)           0.441     3.019    core/mem/ram/Q[0]_i_10_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I1_O)        0.043     3.062 r  core/mem/ram/Q[0]_i_3/O
                         net (fo=1, routed)           0.539     3.601    core/reg_WB_mem/Q_reg[0]_2
    SLICE_X53Y123        LUT6 (Prop_lut6_I3_O)        0.043     3.644 r  core/reg_WB_mem/Q[0]_i_1/O
                         net (fo=2, routed)           0.588     4.232    vga/U12/data_buf_reg_0_3_24_29_i_17_0[0]
    SLICE_X36Y122        LUT5 (Prop_lut5_I0_O)        0.043     4.275 r  vga/U12/data_buf_reg_0_3_0_5_i_140/O
                         net (fo=1, routed)           0.000     4.275    vga/U12/data_buf_reg_0_3_0_5_i_140_n_0
    SLICE_X36Y122        MUXF7 (Prop_muxf7_I0_O)      0.107     4.382 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=1, routed)           0.659     5.041    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X23Y122        LUT6 (Prop_lut6_I2_O)        0.124     5.165 r  vga/U12/data_buf_reg_0_3_0_5_i_29/O
                         net (fo=1, routed)           0.000     5.165    vga/U12/data_buf_reg_0_3_0_5_i_29_n_0
    SLICE_X23Y122        MUXF7 (Prop_muxf7_I1_O)      0.108     5.273 r  vga/U12/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.592     5.864    vga/U12/debug_data[0]
    SLICE_X37Y124        LUT2 (Prop_lut2_I1_O)        0.124     5.988 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.461     6.450    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.215     7.357    
    SLICE_X38Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.261    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.314ns (21.175%)  route 4.892ns (78.825%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.985 r  adder/i__i_2/O[2]
                         net (fo=1282, routed)        1.025     2.011    core/mem/ram/data_reg[113][2]_0[2]
    SLICE_X65Y131        MUXF7 (Prop_muxf7_S_O)       0.226     2.237 r  core/mem/ram/Q_reg[2]_i_6/O
                         net (fo=1, routed)           0.524     2.761    core/mem/ram/Q_reg[2]_i_6_n_0
    SLICE_X65Y127        LUT6 (Prop_lut6_I1_O)        0.124     2.885 r  core/mem/ram/Q[2]_i_2/O
                         net (fo=1, routed)           0.742     3.627    core/reg_WB_mem/Q_reg[2]_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I1_O)        0.043     3.670 r  core/reg_WB_mem/Q[2]_i_1/O
                         net (fo=2, routed)           0.478     4.148    vga/U12/data_buf_reg_0_3_24_29_i_17_0[2]
    SLICE_X36Y118        LUT4 (Prop_lut4_I2_O)        0.043     4.191 r  vga/U12/data_buf_reg_0_3_0_5_i_168/O
                         net (fo=1, routed)           0.159     4.350    vga/U12/data_buf_reg_0_3_0_5_i_168_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I5_O)        0.043     4.393 r  vga/U12/data_buf_reg_0_3_0_5_i_87/O
                         net (fo=1, routed)           0.518     4.911    vga/U12/data_buf_reg_0_3_0_5_i_87_n_0
    SLICE_X21Y120        LUT6 (Prop_lut6_I2_O)        0.043     4.954 r  vga/U12/data_buf_reg_0_3_0_5_i_33/O
                         net (fo=1, routed)           0.000     4.954    vga/U12/data_buf_reg_0_3_0_5_i_33_n_0
    SLICE_X21Y120        MUXF7 (Prop_muxf7_I1_O)      0.108     5.062 r  vga/U12/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=1, routed)           0.706     5.768    vga/U12/debug_data[2]
    SLICE_X37Y124        LUT2 (Prop_lut2_I1_O)        0.136     5.904 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.381     6.285    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.215     7.357    
    SLICE_X38Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.205     7.152    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 1.519ns (24.615%)  route 4.652ns (75.385%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X45Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[1]/Q
                         net (fo=2, routed)           0.358     0.660    core/mem/adder/Q[1]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.703 r  core/mem/adder/i__i_8/O
                         net (fo=1, routed)           0.000     0.703    core_n_145
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     0.985 r  adder/i__i_2/O[2]
                         net (fo=1282, routed)        0.744     1.730    core/mem/ram/data_reg[113][2]_0[2]
    SLICE_X48Y129        MUXF7 (Prop_muxf7_S_O)       0.242     1.972 r  core/mem/ram/Q_reg[19]_i_21/O
                         net (fo=1, routed)           0.000     1.972    core/mem/ram/Q_reg[19]_i_21_n_0
    SLICE_X48Y129        MUXF8 (Prop_muxf8_I0_O)      0.045     2.017 r  core/mem/ram/Q_reg[19]_i_9/O
                         net (fo=1, routed)           0.838     2.855    core/mem/ram/Q_reg[19]_i_9_n_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.126     2.981 r  core/mem/ram/Q[19]_i_4/O
                         net (fo=1, routed)           0.000     2.981    core/mem/ram/Q[19]_i_4_n_0
    SLICE_X48Y118        MUXF7 (Prop_muxf7_I1_O)      0.108     3.089 r  core/mem/ram/Q_reg[19]_i_2/O
                         net (fo=1, routed)           0.621     3.710    core/mem/ram/Q_reg[19]_i_2_n_0
    SLICE_X42Y120        LUT5 (Prop_lut5_I1_O)        0.124     3.834 r  core/mem/ram/Q[19]_i_1/O
                         net (fo=2, routed)           0.854     4.688    core/du/data_buf_reg_0_3_30_31_i_5_1[9]
    SLICE_X23Y126        LUT6 (Prop_lut6_I4_O)        0.043     4.731 r  core/du/data_buf_reg_0_3_18_23_i_37/O
                         net (fo=1, routed)           0.000     4.731    core/du/data_buf_reg_0_3_18_23_i_37_n_0
    SLICE_X23Y126        MUXF7 (Prop_muxf7_I0_O)      0.107     4.838 r  core/du/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=1, routed)           0.363     5.200    core/register/data_buf_reg_0_3_18_23_i_1
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.124     5.324 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.587     5.911    vga/U12/data_buf_reg_0_3_30_31[10]
    SLICE_X37Y125        LUT2 (Prop_lut2_I1_O)        0.052     5.963 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.287     6.250    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.215     7.357    
    SLICE_X38Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.229     7.128    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.128    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.257ns (20.429%)  route 4.896ns (79.571%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X43Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.319     0.621    core/mem/adder/Q[0]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.664 r  core/mem/adder/i__i_9/O
                         net (fo=1, routed)           0.000     0.664    core_n_146
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.788 r  adder/i__i_2/O[0]
                         net (fo=2185, routed)        1.029     1.818    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X56Y127        LUT3 (Prop_lut3_I1_O)        0.134     1.952 r  core/mem/ram/Q[4]_i_57/O
                         net (fo=1, routed)           0.720     2.672    core/mem/ram/Q[4]_i_57_n_0
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.138     2.810 f  core/mem/ram/Q[4]_i_18/O
                         net (fo=1, routed)           0.243     3.053    core/mem/ram/Q[4]_i_18_n_0
    SLICE_X53Y123        LUT6 (Prop_lut6_I4_O)        0.043     3.096 r  core/mem/ram/Q[4]_i_5/O
                         net (fo=1, routed)           0.000     3.096    core/mem/ram/Q[4]_i_5_n_0
    SLICE_X53Y123        MUXF7 (Prop_muxf7_I0_O)      0.107     3.203 r  core/mem/ram/Q_reg[4]_i_2/O
                         net (fo=1, routed)           0.455     3.657    core/reg_WB_mem/Q_reg[4]_0
    SLICE_X52Y121        LUT6 (Prop_lut6_I1_O)        0.124     3.781 r  core/reg_WB_mem/Q[4]_i_1/O
                         net (fo=2, routed)           0.798     4.580    vga/U12/data_buf_reg_0_3_24_29_i_17_0[4]
    SLICE_X38Y114        LUT6 (Prop_lut6_I4_O)        0.043     4.623 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                         net (fo=1, routed)           0.333     4.956    vga/U12/data_buf_reg_0_3_0_5_i_103_n_0
    SLICE_X38Y114        LUT6 (Prop_lut6_I2_O)        0.043     4.999 r  vga/U12/data_buf_reg_0_3_0_5_i_39/O
                         net (fo=1, routed)           0.000     4.999    vga/U12/data_buf_reg_0_3_0_5_i_39_n_0
    SLICE_X38Y114        MUXF7 (Prop_muxf7_I1_O)      0.103     5.102 r  vga/U12/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=1, routed)           0.590     5.692    vga/U12/debug_data[4]
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.132     5.824 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.408     6.232    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.215     7.357    
    SLICE_X38Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.201     7.156    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 core/reg_ID/IR_ID_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.991ns (16.186%)  route 5.132ns (83.814%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 8.404 - 10.000 ) 
    Source Clock Delay      (SCD):    0.096ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.460     0.096    core/reg_ID/debug_clk
    SLICE_X22Y116        FDCE                                         r  core/reg_ID/IR_ID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDCE (Prop_fdce_C_Q)         0.259     0.355 f  core/reg_ID/IR_ID_reg[3]/Q
                         net (fo=27, routed)          0.808     1.163    core/reg_ID/Q[1]
    SLICE_X36Y117        LUT5 (Prop_lut5_I1_O)        0.051     1.214 r  core/reg_ID/B[30]_i_2/O
                         net (fo=49, routed)          0.474     1.688    core/reg_ID/ALUSrcB_ctrl
    SLICE_X36Y117        LUT6 (Prop_lut6_I0_O)        0.136     1.824 r  core/reg_ID/imm_reg[30]_i_4/O
                         net (fo=22, routed)          0.784     2.608    core/reg_ID/ImmSel_ctrl[0]
    SLICE_X21Y119        LUT4 (Prop_lut4_I1_O)        0.052     2.660 r  core/reg_ID/imm_reg[31]_i_5/O
                         net (fo=25, routed)          0.954     3.613    core/reg_ID/Imm_out30_out[0]
    SLICE_X37Y119        LUT6 (Prop_lut6_I0_O)        0.132     3.745 r  core/reg_ID/imm_reg[17]_i_1/O
                         net (fo=4, routed)           0.343     4.089    core/reg_ID/IR_ID_reg[31]_4[15]
    SLICE_X36Y120        LUT6 (Prop_lut6_I4_O)        0.043     4.132 r  core/reg_ID/data_buf_reg_0_3_12_17_i_124/O
                         net (fo=1, routed)           0.105     4.237    core/reg_ID/data_buf_reg_0_3_12_17_i_124_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I0_O)        0.043     4.280 r  core/reg_ID/data_buf_reg_0_3_12_17_i_70/O
                         net (fo=1, routed)           0.000     4.280    core/register/data_buf_reg_0_3_12_17_i_11_0
    SLICE_X36Y120        MUXF7 (Prop_muxf7_I1_O)      0.108     4.388 r  core/register/data_buf_reg_0_3_12_17_i_30/O
                         net (fo=1, routed)           0.814     5.201    core/register/data_buf_reg_0_3_12_17_i_30_n_0
    SLICE_X23Y129        LUT6 (Prop_lut6_I3_O)        0.124     5.325 r  core/register/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.742     6.067    vga/U12/data_buf_reg_0_3_30_31[8]
    SLICE_X39Y123        LUT2 (Prop_lut2_I1_O)        0.043     6.110 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.109     6.219    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.310     8.404    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism             -0.832     7.573    
                         clock uncertainty           -0.215     7.358    
    SLICE_X38Y123        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.211    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.211    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 core/mem/rs1_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 1.260ns (20.858%)  route 4.781ns (79.142%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -2.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 8.403 - 10.000 ) 
    Source Clock Delay      (SCD):    0.079ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.466    -2.128    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -2.085 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.629    -1.457    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.364 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.443     0.079    core/mem/debug_clk
    SLICE_X43Y120        FDRE                                         r  core/mem/rs1_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.223     0.302 r  core/mem/rs1_data_reg_reg[0]/Q
                         net (fo=2, routed)           0.319     0.621    core/mem/adder/Q[0]
    SLICE_X45Y120        LUT2 (Prop_lut2_I0_O)        0.043     0.664 r  core/mem/adder/i__i_9/O
                         net (fo=1, routed)           0.000     0.664    core_n_146
    SLICE_X45Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     0.788 r  adder/i__i_2/O[0]
                         net (fo=2185, routed)        0.951     1.740    core/mem/ram/data_reg[113][2]_0[0]
    SLICE_X54Y116        LUT3 (Prop_lut3_I1_O)        0.132     1.872 r  core/mem/ram/Q[3]_i_53/O
                         net (fo=1, routed)           0.245     2.117    core/mem/ram/Q[3]_i_53_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I2_O)        0.138     2.255 f  core/mem/ram/Q[3]_i_19/O
                         net (fo=1, routed)           0.456     2.710    core/mem/ram/Q[3]_i_19_n_0
    SLICE_X51Y115        LUT6 (Prop_lut6_I0_O)        0.043     2.753 r  core/mem/ram/Q[3]_i_6/O
                         net (fo=1, routed)           0.000     2.753    core/mem/ram/Q[3]_i_6_n_0
    SLICE_X51Y115        MUXF7 (Prop_muxf7_I1_O)      0.108     2.861 r  core/mem/ram/Q_reg[3]_i_2/O
                         net (fo=1, routed)           0.581     3.442    core/reg_WB_mem/Q_reg[3]_0
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.124     3.566 r  core/reg_WB_mem/Q[3]_i_1/O
                         net (fo=2, routed)           0.310     3.876    vga/U12/data_buf_reg_0_3_24_29_i_17_0[3]
    SLICE_X36Y115        LUT6 (Prop_lut6_I4_O)        0.043     3.919 r  vga/U12/data_buf_reg_0_3_0_5_i_79/O
                         net (fo=1, routed)           0.673     4.591    vga/U12/data_buf_reg_0_3_0_5_i_79_n_0
    SLICE_X21Y121        LUT6 (Prop_lut6_I2_O)        0.043     4.634 r  vga/U12/data_buf_reg_0_3_0_5_i_31/O
                         net (fo=1, routed)           0.000     4.634    vga/U12/data_buf_reg_0_3_0_5_i_31_n_0
    SLICE_X21Y121        MUXF7 (Prop_muxf7_I1_O)      0.108     4.742 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=1, routed)           0.886     5.629    vga/U12/debug_data[3]
    SLICE_X37Y123        LUT2 (Prop_lut2_I1_O)        0.131     5.760 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.361     6.120    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.309     8.403    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X38Y124        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.832     7.572    
                         clock uncertainty           -0.215     7.357    
    SLICE_X38Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.224     7.133    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 core/mem/bhw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.302ns (29.863%)  route 0.709ns (70.137%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.622     0.439    core/mem/debug_clk
    SLICE_X40Y120        FDRE                                         r  core/mem/bhw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.100     0.539 f  core/mem/bhw_reg_reg[2]/Q
                         net (fo=23, routed)          0.082     0.621    core/mem/ram/Q[1]
    SLICE_X41Y120        LUT5 (Prop_lut5_I3_O)        0.028     0.649 r  core/mem/ram/Q[11]_i_1/O
                         net (fo=2, routed)           0.155     0.804    core/du/data_buf_reg_0_3_30_31_i_5_1[3]
    SLICE_X39Y120        LUT6 (Prop_lut6_I4_O)        0.028     0.832 r  core/du/data_buf_reg_0_3_6_11_i_69/O
                         net (fo=1, routed)           0.000     0.832    core/du/data_buf_reg_0_3_6_11_i_69_n_0
    SLICE_X39Y120        MUXF7 (Prop_muxf7_I0_O)      0.050     0.882 r  core/du/data_buf_reg_0_3_6_11_i_29/O
                         net (fo=1, routed)           0.166     1.048    core/register/data_buf_reg_0_3_6_11_i_5
    SLICE_X37Y119        LUT6 (Prop_lut6_I2_O)        0.068     1.116 r  core/register/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.203     1.320    vga/U12/data_buf_reg_0_3_30_31[3]
    SLICE_X37Y122        LUT2 (Prop_lut2_I1_O)        0.028     1.348 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.103     1.450    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.839    -0.619    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.040    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.305ns (30.216%)  route 0.704ns (69.784%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.628     0.445    core/reg_WB_div/debug_clk
    SLICE_X37Y115        FDCE                                         r  core/reg_WB_div/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDCE (Prop_fdce_C_Q)         0.100     0.545 r  core/reg_WB_div/Q_reg[8]/Q
                         net (fo=1, routed)           0.180     0.724    core/ctrl/register_reg[30][31]_0[8]
    SLICE_X37Y115        LUT6 (Prop_lut6_I3_O)        0.028     0.752 r  core/ctrl/register[1][8]_i_1/O
                         net (fo=32, routed)          0.058     0.810    core/ju/adder_pc_jump/Wt_data[3]
    SLICE_X37Y115        LUT6 (Prop_lut6_I0_O)        0.028     0.838 r  core/ju/adder_pc_jump/data_buf_reg_0_3_6_11_i_62/O
                         net (fo=1, routed)           0.000     0.838    core/du/data_buf_reg_0_3_6_11_i_10
    SLICE_X37Y115        MUXF7 (Prop_muxf7_I1_O)      0.051     0.889 r  core/du/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.116     1.005    core/register/data_buf_reg_0_3_6_11_i_4
    SLICE_X37Y115        LUT6 (Prop_lut6_I2_O)        0.068     1.073 r  core/register/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.244     1.316    vga/U12/data_buf_reg_0_3_30_31[0]
    SLICE_X37Y122        LUT2 (Prop_lut2_I1_O)        0.030     1.346 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.108     1.454    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.839    -0.619    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091     0.025    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 core/mem/bhw_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.304ns (26.158%)  route 0.858ns (73.842%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.622     0.439    core/mem/debug_clk
    SLICE_X40Y120        FDRE                                         r  core/mem/bhw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.100     0.539 f  core/mem/bhw_reg_reg[1]/Q
                         net (fo=73, routed)          0.246     0.785    core/mem/ram/Q[0]
    SLICE_X40Y124        LUT5 (Prop_lut5_I4_O)        0.028     0.813 r  core/mem/ram/Q[10]_i_1/O
                         net (fo=2, routed)           0.216     1.030    core/du/data_buf_reg_0_3_30_31_i_5_1[2]
    SLICE_X38Y119        LUT6 (Prop_lut6_I4_O)        0.028     1.058 r  core/du/data_buf_reg_0_3_6_11_i_77/O
                         net (fo=1, routed)           0.000     1.058    core/du/data_buf_reg_0_3_6_11_i_77_n_0
    SLICE_X38Y119        MUXF7 (Prop_muxf7_I0_O)      0.053     1.111 r  core/du/data_buf_reg_0_3_6_11_i_33/O
                         net (fo=1, routed)           0.134     1.245    core/register/data_buf_reg_0_3_6_11_i_6
    SLICE_X38Y117        LUT6 (Prop_lut6_I2_O)        0.067     1.312 r  core/register/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.166     1.478    vga/U12/data_buf_reg_0_3_30_31[2]
    SLICE_X39Y120        LUT2 (Prop_lut2_I1_O)        0.028     1.506 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.096     1.601    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.839    -0.619    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.063    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.297ns (26.865%)  route 0.809ns (73.135%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    0.443ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.626     0.443    core/reg_WB_div/debug_clk
    SLICE_X39Y116        FDCE                                         r  core/reg_WB_div/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.100     0.543 r  core/reg_WB_div/Q_reg[9]/Q
                         net (fo=1, routed)           0.129     0.671    core/ctrl/register_reg[30][31]_0[9]
    SLICE_X39Y116        LUT6 (Prop_lut6_I3_O)        0.028     0.699 r  core/ctrl/register[1][9]_i_1/O
                         net (fo=32, routed)          0.143     0.843    core/ju/adder_pc_jump/Wt_data[4]
    SLICE_X38Y116        LUT6 (Prop_lut6_I0_O)        0.028     0.871 r  core/ju/adder_pc_jump/data_buf_reg_0_3_6_11_i_54/O
                         net (fo=1, routed)           0.000     0.871    core/du/data_buf_reg_0_3_6_11_i_9
    SLICE_X38Y116        MUXF7 (Prop_muxf7_I1_O)      0.043     0.914 r  core/du/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.162     1.076    core/register/data_buf_reg_0_3_6_11_i_3
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.068     1.144 r  core/register/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.239     1.383    vga/U12/data_buf_reg_0_3_30_31[1]
    SLICE_X39Y123        LUT2 (Prop_lut2_I1_O)        0.030     1.413 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.136     1.548    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.839    -0.619    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X38Y121        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.281    
                         clock uncertainty            0.215    -0.066    
    SLICE_X38Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.075     0.009    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.544ns  (arrival time - required time)
  Source:                 core/mem/bhw_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.302ns (26.269%)  route 0.848ns (73.731%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.622     0.439    core/mem/debug_clk
    SLICE_X40Y120        FDRE                                         r  core/mem/bhw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.100     0.539 r  core/mem/bhw_reg_reg[1]/Q
                         net (fo=73, routed)          0.240     0.779    core/mem/ram/Q[0]
    SLICE_X40Y121        LUT5 (Prop_lut5_I2_O)        0.028     0.807 r  core/mem/ram/Q[21]_i_1/O
                         net (fo=2, routed)           0.145     0.952    core/du/data_buf_reg_0_3_30_31_i_5_1[11]
    SLICE_X37Y122        LUT6 (Prop_lut6_I4_O)        0.028     0.980 r  core/du/data_buf_reg_0_3_18_23_i_53/O
                         net (fo=1, routed)           0.000     0.980    core/du/data_buf_reg_0_3_18_23_i_53_n_0
    SLICE_X37Y122        MUXF7 (Prop_muxf7_I0_O)      0.050     1.030 r  core/du/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.137     1.167    core/register/data_buf_reg_0_3_18_23_i_3
    SLICE_X36Y122        LUT6 (Prop_lut6_I2_O)        0.068     1.235 r  core/register/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.127     1.363    vga/U12/data_buf_reg_0_3_30_31[12]
    SLICE_X37Y122        LUT2 (Prop_lut2_I1_O)        0.028     1.391 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.198     1.589    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.835    -0.623    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X38Y125        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.045    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.274ns (23.545%)  route 0.890ns (76.455%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.634     0.451    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X23Y118        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.100     0.551 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[22]/Q
                         net (fo=2, routed)           0.207     0.758    core/du/D[22]
    SLICE_X23Y125        LUT6 (Prop_lut6_I0_O)        0.028     0.786 r  core/du/data_buf_reg_0_3_18_23_i_77/O
                         net (fo=1, routed)           0.000     0.786    core/du/data_buf_reg_0_3_18_23_i_77_n_0
    SLICE_X23Y125        MUXF7 (Prop_muxf7_I0_O)      0.050     0.836 r  core/du/data_buf_reg_0_3_18_23_i_33/O
                         net (fo=1, routed)           0.124     0.960    core/register/data_buf_reg_0_3_18_23_i_6
    SLICE_X21Y125        LUT6 (Prop_lut6_I2_O)        0.068     1.028 r  core/register/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.389     1.417    vga/U12/data_buf_reg_0_3_30_31[13]
    SLICE_X37Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.445 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.170     1.615    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.835    -0.623    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X38Y125        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.059    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.565ns  (arrival time - required time)
  Source:                 core/reg_WB_div/Q_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.322ns (28.825%)  route 0.795ns (71.175%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.629     0.446    core/reg_WB_div/debug_clk
    SLICE_X22Y126        FDCE                                         r  core/reg_WB_div/Q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDCE (Prop_fdce_C_Q)         0.118     0.564 r  core/reg_WB_div/Q_reg[19]/Q
                         net (fo=1, routed)           0.051     0.614    core/ctrl/register_reg[30][31]_0[19]
    SLICE_X23Y126        LUT6 (Prop_lut6_I3_O)        0.028     0.642 r  core/ctrl/register[1][19]_i_1/O
                         net (fo=32, routed)          0.051     0.693    core/ju/adder_pc_jump/Wt_data[13]
    SLICE_X23Y126        LUT6 (Prop_lut6_I0_O)        0.028     0.721 r  core/ju/adder_pc_jump/data_buf_reg_0_3_18_23_i_38/O
                         net (fo=1, routed)           0.000     0.721    core/du/data_buf_reg_0_3_18_23_i_7
    SLICE_X23Y126        MUXF7 (Prop_muxf7_I1_O)      0.051     0.772 r  core/du/data_buf_reg_0_3_18_23_i_13/O
                         net (fo=1, routed)           0.191     0.963    core/register/data_buf_reg_0_3_18_23_i_1
    SLICE_X22Y126        LUT6 (Prop_lut6_I2_O)        0.068     1.031 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.359     1.390    vga/U12/data_buf_reg_0_3_30_31[10]
    SLICE_X37Y125        LUT2 (Prop_lut2_I1_O)        0.029     1.419 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.144     1.563    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.835    -0.623    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y125        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X38Y125        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068    -0.002    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.274ns (22.868%)  route 0.924ns (77.132%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.632     0.449    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X23Y120        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y120        FDRE (Prop_fdre_C_Q)         0.100     0.549 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[28]/Q
                         net (fo=2, routed)           0.502     1.051    core/du/D[28]
    SLICE_X40Y125        LUT6 (Prop_lut6_I0_O)        0.028     1.079 r  core/du/data_buf_reg_0_3_24_29_i_77/O
                         net (fo=1, routed)           0.000     1.079    core/du/data_buf_reg_0_3_24_29_i_77_n_0
    SLICE_X40Y125        MUXF7 (Prop_muxf7_I0_O)      0.050     1.129 r  core/du/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.156     1.284    core/register/data_buf_reg_0_3_24_29_i_6
    SLICE_X36Y124        LUT6 (Prop_lut6_I2_O)        0.068     1.352 r  core/register/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.164     1.516    vga/U12/data_buf_reg_0_3_30_31[18]
    SLICE_X37Y121        LUT2 (Prop_lut2_I1_O)        0.028     1.544 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.103     1.647    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X38Y120        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.840    -0.618    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y120        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.280    
                         clock uncertainty            0.215    -0.065    
    SLICE_X38Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.064    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 core/mem/bhw_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.302ns (24.819%)  route 0.915ns (75.181%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.622     0.439    core/mem/debug_clk
    SLICE_X40Y120        FDRE                                         r  core/mem/bhw_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.100     0.539 r  core/mem/bhw_reg_reg[1]/Q
                         net (fo=73, routed)          0.293     0.832    core/mem/ram/Q[0]
    SLICE_X40Y124        LUT5 (Prop_lut5_I2_O)        0.028     0.860 r  core/mem/ram/Q[26]_i_1/O
                         net (fo=2, routed)           0.166     1.026    core/du/data_buf_reg_0_3_30_31_i_5_1[15]
    SLICE_X36Y126        LUT6 (Prop_lut6_I4_O)        0.028     1.054 r  core/du/data_buf_reg_0_3_24_29_i_61/O
                         net (fo=1, routed)           0.000     1.054    core/du/data_buf_reg_0_3_24_29_i_61_n_0
    SLICE_X36Y126        MUXF7 (Prop_muxf7_I0_O)      0.050     1.104 r  core/du/data_buf_reg_0_3_24_29_i_25/O
                         net (fo=1, routed)           0.120     1.224    core/register/data_buf_reg_0_3_24_29_i_4
    SLICE_X36Y126        LUT6 (Prop_lut6_I2_O)        0.068     1.292 r  core/register/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.179     1.471    vga/U12/data_buf_reg_0_3_30_31[16]
    SLICE_X37Y124        LUT2 (Prop_lut2_I1_O)        0.028     1.499 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.157     1.656    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y120        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.840    -0.618    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y120        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.280    
                         clock uncertainty            0.215    -0.065    
    SLICE_X38Y120        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.067    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 core/mem/bhw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.353ns (28.656%)  route 0.879ns (71.344%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    0.439ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.661    -0.532    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.504 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.295    -0.209    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.183 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.622     0.439    core/mem/debug_clk
    SLICE_X40Y120        FDRE                                         r  core/mem/bhw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.100     0.539 f  core/mem/bhw_reg_reg[2]/Q
                         net (fo=23, routed)          0.166     0.705    core/mem/ram/Q[1]
    SLICE_X43Y120        LUT5 (Prop_lut5_I3_O)        0.030     0.735 r  core/mem/ram/Q[12]_i_1/O
                         net (fo=2, routed)           0.110     0.845    core/du/data_buf_reg_0_3_30_31_i_5_1[4]
    SLICE_X40Y120        LUT6 (Prop_lut6_I4_O)        0.069     0.914 r  core/du/data_buf_reg_0_3_12_17_i_43/O
                         net (fo=1, routed)           0.000     0.914    core/du/data_buf_reg_0_3_12_17_i_43_n_0
    SLICE_X40Y120        MUXF7 (Prop_muxf7_I0_O)      0.059     0.973 r  core/du/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.173     1.146    core/register/data_buf_reg_0_3_12_17_i_2_1
    SLICE_X37Y114        LUT6 (Prop_lut6_I2_O)        0.067     1.213 r  core/register/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.244     1.457    vga/U12/data_buf_reg_0_3_30_31[4]
    SLICE_X37Y120        LUT2 (Prop_lut2_I1_O)        0.028     1.485 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.186     1.671    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.836    -0.622    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y123        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.284    
                         clock uncertainty            0.215    -0.069    
    SLICE_X38Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.062    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  1.609    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.248ns  (logic 1.843ns (56.750%)  route 1.405ns (43.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.259    vga/U12/DO[0]
    SLICE_X6Y162         LUT4 (Prop_lut4_I0_O)        0.043    30.302 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.670    30.972    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.481    
                         clock uncertainty           -0.201    37.279    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.022    37.257    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.257    
                         arrival time                         -30.972    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.137ns  (logic 1.843ns (58.746%)  route 1.294ns (41.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.259    vga/U12/DO[0]
    SLICE_X6Y162         LUT4 (Prop_lut4_I0_O)        0.043    30.302 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.560    30.862    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.481    
                         clock uncertainty           -0.201    37.279    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.031    37.248    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.248    
                         arrival time                         -30.862    
  -------------------------------------------------------------------
                         slack                                  6.387    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.148ns  (logic 1.843ns (58.550%)  route 1.305ns (41.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.744    30.268    vga/U12/DO[0]
    SLICE_X6Y162         LUT4 (Prop_lut4_I1_O)        0.043    30.311 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.561    30.872    vga/U12/G[1]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.480    
                         clock uncertainty           -0.201    37.278    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)        0.000    37.278    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.278    
                         arrival time                         -30.872    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.411ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.042ns  (logic 1.847ns (60.711%)  route 1.195ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.735    30.259    vga/U12/DO[0]
    SLICE_X6Y162         LUT4 (Prop_lut4_I0_O)        0.047    30.306 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.461    30.767    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.480    
                         clock uncertainty           -0.201    37.278    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)       -0.101    37.177    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -30.767    
  -------------------------------------------------------------------
                         slack                                  6.411    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.976ns  (logic 1.846ns (62.024%)  route 1.130ns (37.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.744    30.268    vga/U12/DO[0]
    SLICE_X6Y162         LUT2 (Prop_lut2_I1_O)        0.046    30.314 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.386    30.701    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.481    
                         clock uncertainty           -0.201    37.279    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)       -0.108    37.171    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -30.701    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.872ns  (logic 1.851ns (64.460%)  route 1.021ns (35.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.542    30.066    vga/U12/DO[0]
    SLICE_X6Y162         LUT5 (Prop_lut5_I3_O)        0.051    30.117 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.478    30.596    vga/U12/G[3]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.481    
                         clock uncertainty           -0.201    37.279    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.114    37.165    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -30.596    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.869ns  (logic 1.851ns (64.528%)  route 1.018ns (35.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.542    30.066    vga/U12/DO[0]
    SLICE_X6Y162         LUT5 (Prop_lut5_I3_O)        0.051    30.117 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.475    30.593    vga/U12/G[3]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.481    
                         clock uncertainty           -0.201    37.279    
    SLICE_X5Y160         FDRE (Setup_fdre_C_D)       -0.114    37.165    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.165    
                         arrival time                         -30.593    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.867ns  (logic 1.846ns (64.381%)  route 1.021ns (35.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.744    30.268    vga/U12/DO[0]
    SLICE_X6Y162         LUT2 (Prop_lut2_I1_O)        0.046    30.314 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.277    30.592    vga/U12/R[3]_i_1_n_0
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.218    38.312    vga/U12/CLK_OUT3
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.481    
                         clock uncertainty           -0.201    37.279    
    SLICE_X4Y160         FDRE (Setup_fdre_C_D)       -0.108    37.171    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.171    
                         arrival time                         -30.592    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.844ns  (logic 1.843ns (64.800%)  route 1.001ns (35.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.542    30.066    vga/U12/DO[0]
    SLICE_X6Y162         LUT5 (Prop_lut5_I3_O)        0.043    30.109 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.459    30.569    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.480    
                         clock uncertainty           -0.201    37.278    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)       -0.002    37.276    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.276    
                         arrival time                         -30.569    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.587ns  (logic 1.843ns (71.239%)  route 0.744ns (28.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 38.311 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.276ns = ( 27.724 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.319    27.724    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.524 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.744    30.268    vga/U12/DO[0]
    SLICE_X6Y162         LUT4 (Prop_lut4_I1_O)        0.043    30.311 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000    30.311    vga/U12/G[1]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.217    38.311    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.480    
                         clock uncertainty           -0.201    37.278    
    SLICE_X6Y162         FDRE (Setup_fdre_C_D)        0.066    37.344    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.344    
                         arrival time                         -30.311    
  -------------------------------------------------------------------
                         slack                                  7.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.157ns (20.988%)  route 0.591ns (79.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.591     0.077    vga/U12/flag
    SLICE_X6Y162         LUT4 (Prop_lut4_I0_O)        0.066     0.143 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.143    vga/U12/G[1]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.819    -0.639    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.301    
                         clock uncertainty            0.201    -0.099    
    SLICE_X6Y162         FDRE (Hold_fdre_C_D)         0.087    -0.012    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.585ns (65.402%)  route 0.309ns (34.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.614    -0.579    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.006 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.309     0.315    vga/U12/DO[0]
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.821    -0.637    vga/U12/CLK_OUT3
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.299    
                         clock uncertainty            0.201    -0.097    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.040    -0.057    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.585ns (61.985%)  route 0.359ns (38.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.614    -0.579    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y66         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.006 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.359     0.365    vga/U12/DO[0]
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.821    -0.637    vga/U12/CLK_OUT3
    SLICE_X4Y160         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.299    
                         clock uncertainty            0.201    -0.097    
    SLICE_X4Y160         FDRE (Hold_fdre_C_D)         0.038    -0.059    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.157ns (14.622%)  route 0.917ns (85.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.591     0.077    vga/U12/flag
    SLICE_X6Y162         LUT4 (Prop_lut4_I0_O)        0.066     0.143 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.326     0.469    vga/U12/G[1]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.819    -0.639    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.301    
                         clock uncertainty            0.201    -0.099    
    SLICE_X6Y162         FDRE (Hold_fdre_C_D)         0.040    -0.059    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.157ns (14.480%)  route 0.927ns (85.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.650     0.137    vga/U12/flag
    SLICE_X6Y162         LUT5 (Prop_lut5_I1_O)        0.066     0.203 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.277     0.480    vga/U12/B[2]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.819    -0.639    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.301    
                         clock uncertainty            0.201    -0.099    
    SLICE_X6Y162         FDRE (Hold_fdre_C_D)         0.037    -0.062    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.156ns (14.394%)  route 0.928ns (85.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.639ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.650     0.137    vga/U12/flag
    SLICE_X6Y162         LUT4 (Prop_lut4_I2_O)        0.065     0.202 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.278     0.479    vga/U12/B[3]_i_1_n_0
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.819    -0.639    vga/U12/CLK_OUT3
    SLICE_X6Y162         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.301    
                         clock uncertainty            0.201    -0.099    
    SLICE_X6Y162         FDRE (Hold_fdre_C_D)        -0.008    -0.107    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.157ns (13.837%)  route 0.978ns (86.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.650     0.137    vga/U12/flag
    SLICE_X6Y162         LUT4 (Prop_lut4_I1_O)        0.066     0.203 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.328     0.530    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.821    -0.637    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.299    
                         clock uncertainty            0.201    -0.097    
    SLICE_X5Y160         FDRE (Hold_fdre_C_D)         0.038    -0.059    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.159ns (14.473%)  route 0.940ns (85.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.650     0.137    vga/U12/flag
    SLICE_X6Y162         LUT5 (Prop_lut5_I0_O)        0.068     0.205 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.289     0.494    vga/U12/G[3]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.821    -0.637    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.299    
                         clock uncertainty            0.201    -0.097    
    SLICE_X5Y160         FDRE (Hold_fdre_C_D)         0.000    -0.097    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.097    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.159ns (14.499%)  route 0.938ns (85.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.650     0.137    vga/U12/flag
    SLICE_X6Y162         LUT5 (Prop_lut5_I0_O)        0.068     0.205 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.287     0.492    vga/U12/G[3]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.821    -0.637    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.299    
                         clock uncertainty            0.201    -0.097    
    SLICE_X5Y160         FDRE (Hold_fdre_C_D)        -0.002    -0.099    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.157ns (13.226%)  route 1.030ns (86.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.588    -0.605    vga/CLK_OUT1
    SLICE_X11Y162        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.091    -0.514 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.650     0.137    vga/U12/flag
    SLICE_X6Y162         LUT4 (Prop_lut4_I1_O)        0.066     0.203 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.380     0.582    vga/U12/B[1]_i_1_n_0
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.821    -0.637    vga/U12/CLK_OUT3
    SLICE_X5Y160         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.299    
                         clock uncertainty            0.201    -0.097    
    SLICE_X5Y160         FDRE (Hold_fdre_C_D)         0.040    -0.057    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.370ns (14.148%)  route 2.245ns (85.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.850   100.710    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.370   117.231    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.231    
                         arrival time                        -100.710    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.370ns (14.148%)  route 2.245ns (85.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.850   100.710    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.370   117.231    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.231    
                         arrival time                        -100.710    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.619ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.370ns (14.148%)  route 2.245ns (85.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.850   100.710    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.272   117.329    DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        117.329    
                         arrival time                        -100.710    
  -------------------------------------------------------------------
                         slack                                 16.619    

Slack (MET) :             16.619ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.615ns  (logic 0.370ns (14.148%)  route 2.245ns (85.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.850   100.710    DISPLAY/P2S_SEG/buff
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDRE (Setup_fdre_C_CE)      -0.272   117.329    DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3
  -------------------------------------------------------------------
                         required time                        117.329    
                         arrival time                        -100.710    
  -------------------------------------------------------------------
                         slack                                 16.619    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.370ns (14.291%)  route 2.219ns (85.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.824   100.684    DISPLAY/P2S_SEG/buff
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y81          FDSE (Setup_fdse_C_CE)      -0.295   117.305    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.684    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.370ns (14.291%)  route 2.219ns (85.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.824   100.684    DISPLAY/P2S_SEG/buff
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y81          FDSE (Setup_fdse_C_CE)      -0.295   117.305    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.684    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.370ns (14.291%)  route 2.219ns (85.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.824   100.684    DISPLAY/P2S_SEG/buff
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[22]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y81          FDSE (Setup_fdse_C_CE)      -0.295   117.305    DISPLAY/P2S_SEG/buff_reg[22]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.684    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.370ns (14.291%)  route 2.219ns (85.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.824   100.684    DISPLAY/P2S_SEG/buff
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y81          FDSE (Setup_fdse_C_CE)      -0.295   117.305    DISPLAY/P2S_SEG/buff_reg[23]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.684    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.370ns (14.291%)  route 2.219ns (85.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.824   100.684    DISPLAY/P2S_SEG/buff
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y81          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X4Y81          FDSE (Setup_fdse_C_CE)      -0.295   117.305    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.684    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.632ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.503ns  (logic 0.370ns (14.779%)  route 2.133ns (85.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 118.646 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.905ns = ( 98.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    98.095    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    98.331 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.395    99.726    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.134    99.860 r  DISPLAY/P2S_SEG/buff[64]_i_2/O
                         net (fo=42, routed)          0.738   100.598    DISPLAY/P2S_SEG/buff
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.552   118.646    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism             -0.832   117.815    
                         clock uncertainty           -0.215   117.600    
    SLICE_X6Y80          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.370   117.230    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                        117.230    
                         arrival time                        -100.598    
  -------------------------------------------------------------------
                         slack                                 16.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.171ns (21.849%)  route 0.612ns (78.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.612     0.247    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.064     0.311 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     0.311    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.959    -0.499    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.339    -0.161    
                         clock uncertainty            0.215     0.054    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.060     0.114    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.107ns (14.405%)  route 0.636ns (85.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.636     0.271    DISPLAY/rst_all
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)        -0.030     0.026    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.107ns (14.405%)  route 0.636ns (85.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.636     0.271    DISPLAY/rst_all
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)        -0.030     0.026    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.107ns (14.405%)  route 0.636ns (85.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.636     0.271    DISPLAY/rst_all
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[6]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)        -0.030     0.026    DISPLAY/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.107ns (14.405%)  route 0.636ns (85.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.636     0.271    DISPLAY/rst_all
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X2Y83          FDRE                                         r  DISPLAY/clk_count_reg[7]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X2Y83          FDRE (Hold_fdre_C_R)        -0.030     0.026    DISPLAY/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.107ns (14.209%)  route 0.646ns (85.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.646     0.282    DISPLAY/rst_all
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X2Y82          FDRE (Hold_fdre_C_R)        -0.030     0.025    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.107ns (14.209%)  route 0.646ns (85.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.646     0.282    DISPLAY/rst_all
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X2Y82          FDRE (Hold_fdre_C_R)        -0.030     0.025    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.107ns (14.209%)  route 0.646ns (85.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.646     0.282    DISPLAY/rst_all
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X2Y82          FDRE (Hold_fdre_C_R)        -0.030     0.025    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.107ns (14.209%)  route 0.646ns (85.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.646     0.282    DISPLAY/rst_all
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/CLK_OUT3
    SLICE_X2Y82          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X2Y82          FDRE (Hold_fdre_C_R)        -0.030     0.025    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.107ns (14.322%)  route 0.640ns (85.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 r  rst_all_reg/Q
                         net (fo=1298, routed)        0.640     0.276    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.160    
                         clock uncertainty            0.215     0.055    
    SLICE_X5Y83          FDRE (Hold_fdre_C_R)        -0.050     0.005    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       46.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.541ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 0.236ns (4.994%)  route 4.490ns (95.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.490     2.820    core/register/rst_all
    SLICE_X0Y126         FDCE                                         f  core/register/register_reg[7][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.378    50.433    core/register/debug_clk
    SLICE_X0Y126         FDCE                                         r  core/register/register_reg[7][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.650    
    SLICE_X0Y126         FDCE (Recov_fdce_C_CLR)     -0.288    49.362    core/register/register_reg[7][30]
  -------------------------------------------------------------------
                         required time                         49.362    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                 46.541    

Slack (MET) :             46.543ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.236ns (4.996%)  route 4.487ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.487     2.818    core/register/rst_all
    SLICE_X1Y126         FDCE                                         f  core/register/register_reg[5][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.378    50.433    core/register/debug_clk
    SLICE_X1Y126         FDCE                                         r  core/register/register_reg[5][26]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.650    
    SLICE_X1Y126         FDCE (Recov_fdce_C_CLR)     -0.288    49.362    core/register/register_reg[5][26]
  -------------------------------------------------------------------
                         required time                         49.362    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 46.543    

Slack (MET) :             46.543ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.236ns (4.996%)  route 4.487ns (95.004%))
  Logic Levels:           0  
  Clock Path Skew:        1.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.433ns = ( 50.433 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.487     2.818    core/register/rst_all
    SLICE_X1Y126         FDCE                                         f  core/register/register_reg[5][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.378    50.433    core/register/debug_clk
    SLICE_X1Y126         FDCE                                         r  core/register/register_reg[5][30]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.744    
                         clock uncertainty           -0.095    49.650    
    SLICE_X1Y126         FDCE (Recov_fdce_C_CLR)     -0.288    49.362    core/register/register_reg[5][30]
  -------------------------------------------------------------------
                         required time                         49.362    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 46.543    

Slack (MET) :             46.573ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 0.236ns (5.078%)  route 4.412ns (94.922%))
  Logic Levels:           0  
  Clock Path Skew:        1.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.387ns = ( 50.387 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.412     2.743    core/register/rst_all
    SLICE_X19Y112        FDCE                                         f  core/register/register_reg[30][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.332    50.387    core/register/debug_clk
    SLICE_X19Y112        FDCE                                         r  core/register/register_reg[30][22]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.698    
                         clock uncertainty           -0.095    49.604    
    SLICE_X19Y112        FDCE (Recov_fdce_C_CLR)     -0.288    49.316    core/register/register_reg[30][22]
  -------------------------------------------------------------------
                         required time                         49.316    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                 46.573    

Slack (MET) :             46.616ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.236ns (5.120%)  route 4.373ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.373     2.704    core/register/rst_all
    SLICE_X17Y103        FDCE                                         f  core/register/register_reg[17][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X17Y103        FDCE                                         r  core/register/register_reg[17][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X17Y103        FDCE (Recov_fdce_C_CLR)     -0.288    49.320    core/register/register_reg[17][10]
  -------------------------------------------------------------------
                         required time                         49.320    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 46.616    

Slack (MET) :             46.616ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.236ns (5.120%)  route 4.373ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.373     2.704    core/register/rst_all
    SLICE_X17Y103        FDCE                                         f  core/register/register_reg[17][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X17Y103        FDCE                                         r  core/register/register_reg[17][12]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X17Y103        FDCE (Recov_fdce_C_CLR)     -0.288    49.320    core/register/register_reg[17][12]
  -------------------------------------------------------------------
                         required time                         49.320    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 46.616    

Slack (MET) :             46.616ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.236ns (5.120%)  route 4.373ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.373     2.704    core/register/rst_all
    SLICE_X17Y103        FDCE                                         f  core/register/register_reg[17][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X17Y103        FDCE                                         r  core/register/register_reg[17][19]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X17Y103        FDCE (Recov_fdce_C_CLR)     -0.288    49.320    core/register/register_reg[17][19]
  -------------------------------------------------------------------
                         required time                         49.320    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 46.616    

Slack (MET) :             46.616ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][5]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.236ns (5.120%)  route 4.373ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.373     2.704    core/register/rst_all
    SLICE_X17Y103        FDCE                                         f  core/register/register_reg[17][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X17Y103        FDCE                                         r  core/register/register_reg[17][5]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X17Y103        FDCE (Recov_fdce_C_CLR)     -0.288    49.320    core/register/register_reg[17][5]
  -------------------------------------------------------------------
                         required time                         49.320    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 46.616    

Slack (MET) :             46.616ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.236ns (5.120%)  route 4.373ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.391ns = ( 50.391 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.373     2.704    core/register/rst_all
    SLICE_X17Y103        FDCE                                         f  core/register/register_reg[17][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.336    50.391    core/register/debug_clk
    SLICE_X17Y103        FDCE                                         r  core/register/register_reg[17][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.702    
                         clock uncertainty           -0.095    49.608    
    SLICE_X17Y103        FDCE (Recov_fdce_C_CLR)     -0.288    49.320    core/register/register_reg[17][9]
  -------------------------------------------------------------------
                         required time                         49.320    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 46.616    

Slack (MET) :             46.624ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[8][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.236ns (5.084%)  route 4.406ns (94.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.432ns = ( 50.432 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.905ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.689    -1.905    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.236    -1.669 f  rst_all_reg/Q
                         net (fo=1298, routed)        4.406     2.737    core/register/rst_all
    SLICE_X3Y125         FDCE                                         f  core/register/register_reg[8][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.299    48.393    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.429 f  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.543    48.972    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.055 f  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        1.377    50.432    core/register/debug_clk
    SLICE_X3Y125         FDCE                                         r  core/register/register_reg[8][26]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.743    
                         clock uncertainty           -0.095    49.649    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.288    49.361    core/register/register_reg[8][26]
  -------------------------------------------------------------------
                         required time                         49.361    
                         arrival time                          -2.737    
  -------------------------------------------------------------------
                         slack                                 46.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/J_in_FU_reg/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.107ns (6.798%)  route 1.467ns (93.202%))
  Logic Levels:           0  
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.467     1.102    core/ctrl/rst_all
    SLICE_X16Y108        FDCE                                         f  core/ctrl/J_in_FU_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.862     0.698    core/ctrl/debug_clk
    SLICE_X16Y108        FDCE                                         r  core/ctrl/J_in_FU_reg/C
                         clock pessimism              0.266     0.964    
    SLICE_X16Y108        FDCE (Remov_fdce_C_CLR)     -0.086     0.878    core/ctrl/J_in_FU_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[15]_rep/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.107ns (6.584%)  route 1.518ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.518     1.154    core/reg_ID/rst_all
    SLICE_X6Y111         FDCE                                         f  core/reg_ID/IR_ID_reg[15]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.893     0.729    core/reg_ID/debug_clk
    SLICE_X6Y111         FDCE                                         r  core/reg_ID/IR_ID_reg[15]_rep/C
                         clock pessimism              0.266     0.995    
    SLICE_X6Y111         FDCE (Remov_fdce_C_CLR)     -0.086     0.909    core/reg_ID/IR_ID_reg[15]_rep
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[15]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.107ns (6.584%)  route 1.518ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.518     1.154    core/reg_ID/rst_all
    SLICE_X6Y111         FDCE                                         f  core/reg_ID/IR_ID_reg[15]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.893     0.729    core/reg_ID/debug_clk
    SLICE_X6Y111         FDCE                                         r  core/reg_ID/IR_ID_reg[15]_rep__0/C
                         clock pessimism              0.266     0.995    
    SLICE_X6Y111         FDCE (Remov_fdce_C_CLR)     -0.086     0.909    core/reg_ID/IR_ID_reg[15]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.107ns (6.584%)  route 1.518ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.518     1.154    core/reg_ID/rst_all
    SLICE_X6Y111         FDCE                                         f  core/reg_ID/IR_ID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.893     0.729    core/reg_ID/debug_clk
    SLICE_X6Y111         FDCE                                         r  core/reg_ID/IR_ID_reg[19]/C
                         clock pessimism              0.266     0.995    
    SLICE_X6Y111         FDCE (Remov_fdce_C_CLR)     -0.086     0.909    core/reg_ID/IR_ID_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.107ns (6.584%)  route 1.518ns (93.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.518     1.154    core/reg_ID/rst_all
    SLICE_X6Y111         FDCE                                         f  core/reg_ID/IR_ID_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.893     0.729    core/reg_ID/debug_clk
    SLICE_X6Y111         FDCE                                         r  core/reg_ID/IR_ID_reg[23]/C
                         clock pessimism              0.266     0.995    
    SLICE_X6Y111         FDCE (Remov_fdce_C_CLR)     -0.086     0.909    core/reg_ID/IR_ID_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[16]_rep__0/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.107ns (6.501%)  route 1.539ns (93.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.539     1.174    core/reg_ID/rst_all
    SLICE_X7Y109         FDCE                                         f  core/reg_ID/IR_ID_reg[16]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.894     0.730    core/reg_ID/debug_clk
    SLICE_X7Y109         FDCE                                         r  core/reg_ID/IR_ID_reg[16]_rep__0/C
                         clock pessimism              0.266     0.996    
    SLICE_X7Y109         FDCE (Remov_fdce_C_CLR)     -0.105     0.891    core/reg_ID/IR_ID_reg[16]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.107ns (6.501%)  route 1.539ns (93.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.539     1.174    core/reg_ID/rst_all
    SLICE_X7Y109         FDCE                                         f  core/reg_ID/IR_ID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.894     0.730    core/reg_ID/debug_clk
    SLICE_X7Y109         FDCE                                         r  core/reg_ID/IR_ID_reg[18]/C
                         clock pessimism              0.266     0.996    
    SLICE_X7Y109         FDCE (Remov_fdce_C_CLR)     -0.105     0.891    core/reg_ID/IR_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID/IR_ID_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.107ns (6.501%)  route 1.539ns (93.499%))
  Logic Levels:           0  
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.539     1.174    core/reg_ID/rst_all
    SLICE_X7Y109         FDCE                                         f  core/reg_ID/IR_ID_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.894     0.730    core/reg_ID/debug_clk
    SLICE_X7Y109         FDCE                                         r  core/reg_ID/IR_ID_reg[24]/C
                         clock pessimism              0.266     0.996    
    SLICE_X7Y109         FDCE (Remov_fdce_C_CLR)     -0.105     0.891    core/reg_ID/IR_ID_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.107ns (5.705%)  route 1.769ns (94.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.769     1.404    core/REG_PC/rst_all
    SLICE_X19Y116        FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.856     0.692    core/REG_PC/debug_clk
    SLICE_X19Y116        FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism              0.266     0.958    
    SLICE_X19Y116        FDCE (Remov_fdce_C_CLR)     -0.105     0.853    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.107ns (5.705%)  route 1.769ns (94.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.692ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.721    -0.472    clk_cpu
    SLICE_X6Y82          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.107    -0.365 f  rst_all_reg/Q
                         net (fo=1298, routed)        1.769     1.404    core/REG_PC/rst_all
    SLICE_X19Y116        FDCE                                         f  core/REG_PC/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.884    -0.574    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.539 r  BTN_SCAN/data[126][7]_i_13/O
                         net (fo=1, routed)           0.346    -0.194    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.164 r  data_reg[126][7]_i_3/O
                         net (fo=5963, routed)        0.856     0.692    core/REG_PC/debug_clk
    SLICE_X19Y116        FDCE                                         r  core/REG_PC/Q_reg[3]/C
                         clock pessimism              0.266     0.958    
    SLICE_X19Y116        FDCE (Remov_fdce_C_CLR)     -0.105     0.853    core/REG_PC/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.551    





