/* the head file modifier:     g   2015-03-19 15:47:17*/

/*
* Copyright (C) 2013 Spreadtrum Communications Inc.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
* 
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*
*************************************************
* Automatically generated C header: do not edit *
*************************************************
*/

#ifndef __SCI_GLB_REGS_H__
#error  "Don't include this file directly, Pls include sci_glb_regs.h"
#endif 


#ifndef __H_REGS_GPU_APB_RF_HEADFILE_H__
#define __H_REGS_GPU_APB_RF_HEADFILE_H__ __FILE__

#define  REGS_GPU_APB_RF

/* registers definitions for GPU_APB_RF */
#define REG_GPU_APB_APB_RST				SCI_ADDR(REGS_GPU_APB_BASE, 0x0000)/*APB_RST*/
#define REG_GPU_APB_APB_CLK_CTRL			SCI_ADDR(REGS_GPU_APB_BASE, 0x0004)/*APB_CLK_CTRL*/
#define REG_GPU_APB_APB_BARRIER_CTRL			SCI_ADDR(REGS_GPU_APB_BASE, 0x0008)/*APB_BARRIER_CTRL*/



/* bits definitions for register REG_GPU_APB_APB_RST */
#define BIT_GPU_SOFT_RST					( BIT(0) )

/* bits definitions for register REG_GPU_APB_APB_CLK_CTRL */
#define BITS_CLK_GPU_DIV(_X_)					( (_X_) << 4 & (BIT(4)|BIT(5)) )
#define BITS_CLK_GPU_SEL(_X_)					( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for register REG_GPU_APB_APB_BARRIER_CTRL */
#define BIT_GPU_BARRIER_DISABLE_EN				( BIT(0) )

#endif
