dont_use_io iocell 1 2
dont_use_location comparatorcell -1 -1 2
dont_use_location comparatorcell -1 -1 3
dont_use_location sccell -1 -1 0
dont_use_location sccell -1 -1 1
dont_use_location sccell -1 -1 2
dont_use_location sccell -1 -1 3
dont_use_location vidaccell -1 -1 1
dont_use_location vidaccell -1 -1 2
dont_use_location vidaccell -1 -1 3
dont_use_location abufcell -1 -1 0
dont_use_location abufcell -1 -1 2
dont_use_location abufcell -1 -1 1
dont_use_location abufcell -1 -1 3
set_location "Net_246" macrocell 3 2 1 2
set_location "\UART_RS485:BUART:counter_load_not\" macrocell 2 1 1 1
set_location "Net_41" macrocell 2 0 1 3
set_location "\SPIM_1:BSPIM:tx_status_0\" macrocell 3 2 0 3
set_location "Net_248" macrocell 3 1 0 2
set_location "Net_255" macrocell 2 0 0 2
set_location "__ONE__" macrocell 0 3 1 0
set_location "\SPIM_1:BSPIM:rx_status_6\" macrocell 3 4 1 2
set_location "\UART_RS485:BUART:tx_status_0\" macrocell 2 0 0 1
set_location "\UART_RS485:BUART:rx_status_5\" macrocell 3 0 1 0
set_location "Net_247" macrocell 3 2 1 1
set_location "\UART_RS485:BUART:rx_load_fifo\" macrocell 2 2 0 1
set_location "\UART_RS485:BUART:txn\" macrocell 2 1 1 0
set_location "\UART_RS485:BUART:sRX:RxSts\" statusicell 2 1 4 
set_location "\UART_RS485:BUART:tx_bitclk\" macrocell 2 0 1 1
set_location "\UART_RS485:BUART:sTX:TxShifter:u0\" datapathcell 2 0 2 
set_location "Net_254" macrocell 2 0 0 3
set_location "\SPIM_1:BSPIM:RxStsReg\" statusicell 3 3 4 
set_location "\UART_RS485:BUART:rx_counter_load\" macrocell 2 1 0 3
set_location "\SPIM_1:BSPIM:BitCounter\" count7cell 3 4 7 
set_location "\SPIM_1:BSPIM:tx_status_4\" macrocell 3 2 0 1
set_location "\UART_RS485:BUART:tx_state_2\" macrocell 2 0 1 0
set_location "\UART_RS485:BUART:tx_status_2\" macrocell 3 0 0 1
set_location "\SPIM_1:BSPIM:sR8:Dp:u0\" datapathcell 3 4 2 
set_location "Net_241" macrocell 2 2 1 3
set_location "\SPIM_1:BSPIM:state_0\" macrocell 3 3 1 1
set_location "\UART_RS485:BUART:rx_state_1\" macrocell 2 1 0 0
set_location "\SPIM_1:BSPIM:load_rx_data\" macrocell 3 4 1 1
set_location "Net_258" macrocell 2 2 1 0
set_location "\SPIM_1:BSPIM:TxStsReg\" statusicell 3 1 4 
set_location "\UART_RS485:BUART:rx_last\" macrocell 3 0 1 1
set_location "\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 2 1 2 
set_location "Net_244" macrocell 2 2 1 2
set_location "Net_252" macrocell 3 1 0 3
set_location "\SPIM_1:BSPIM:cnt_enable\" macrocell 3 4 1 0
set_location "Net_251" macrocell 3 1 0 1
set_location "\SPIM_1:BSPIM:state_2\" macrocell 3 3 0 2
set_location "\UART_RS485:BUART:rx_state_3\" macrocell 2 4 0 2
set_location "\UART_RS485:BUART:rx_status_3\" macrocell 2 1 0 1
set_location "\SPIM_1:BSPIM:state_1\" macrocell 3 3 0 0
set_location "\UART_RS485:BUART:tx_state_1\" macrocell 2 0 1 2
set_location "\UART_RS485:BUART:rx_state_2\" macrocell 2 3 0 1
set_location "Net_245" macrocell 2 2 1 1
set_location "\UART_RS485:BUART:rx_break_detect\" macrocell 2 4 0 0
set_location "\SPIM_1:BSPIM:load_cond\" macrocell 3 3 1 0
set_location "\UART_RS485:BUART:rx_bitclk_enable\" macrocell 3 0 1 2
set_location "Net_1" macrocell 3 2 0 0
set_location "Net_250" macrocell 3 1 1 1
set_location "Net_256" macrocell 3 1 1 0
set_location "\UART_RS485:BUART:rx_state_stop1_reg\" macrocell 2 1 0 2
set_location "\UART_RS485:BUART:sRX:RxShifter:u0\" datapathcell 2 3 2 
set_location "\UART_RS485:BUART:rx_status_4\" macrocell 2 1 1 3
set_location "\UART_RS485:BUART:rx_state_2_split\" macrocell 2 2 0 0
set_location "Net_12" macrocell 3 4 0 3
set_location "Net_257" macrocell 3 1 0 0
set_location "Net_243" macrocell 3 2 1 3
set_location "\UART_RS485:BUART:sTX:TxSts\" statusicell 2 0 4 
set_location "\UART_RS485:BUART:rx_state_0\" macrocell 2 3 0 0
set_location "\UART_RS485:BUART:tx_state_0\" macrocell 2 0 0 0
set_location "Net_242" macrocell 3 2 1 0
set_location "\UART_RS485:BUART:rx_status_1\" macrocell 2 4 0 1
set_location "Net_2" macrocell 3 4 0 2
set_location "Net_39" macrocell 2 3 1 3
set_location "\UART_RS485:BUART:sRX:RxBitCounter\" count7cell 3 2 7 
set_location "\ADC:DSM\" dsmodcell -1 -1 0
# Note: port 12 is the logical name for port 7
set_io "CS07(0)" iocell 12 1
set_location "\Chip_Select:Sync:ctrl_reg\" controlcell 2 0 6 
set_io "CS11(0)" iocell 1 7
set_location "isr_1" interrupt -1 -1 1
set_location "ISR_RS485_RX" interrupt -1 -1 0
set_location "\ADC:IRQ\" interrupt -1 -1 29
set_io "CS04(0)" iocell 0 2
set_io "MISO(0)" iocell 0 0
set_location "\RS485_CTS:Sync:ctrl_reg\" controlcell 2 4 6 
set_location "\FTDI_ENABLE_REG:Sync:ctrl_reg\" controlcell 2 3 6 
set_io "CS12(0)" iocell 1 6
# Note: port 15 is the logical name for port 8
set_io "CS10(0)" iocell 15 0
set_location "RS485_RX(0)_SYNC" synccell 2 2 5 0
set_io "USB_VDD(0)" iocell 2 4
# Note: port 15 is the logical name for port 8
set_io "SCLK(0)" iocell 15 3
set_io "CS02(0)" iocell 0 6
set_io "CS05(0)" iocell 0 3
set_io "CS03(0)" iocell 0 1
# Note: port 12 is the logical name for port 7
set_io "CS08(0)" iocell 12 0
set_io "FTDI_ENABLE(0)" iocell 2 3
set_io "CS01(0)" iocell 0 5
# Note: port 15 is the logical name for port 8
set_io "CS06(0)" iocell 15 2
set_io "RS485_RX(0)" iocell 2 5
# Note: port 12 is the logical name for port 7
set_io "CS15(0)" iocell 12 2
# Note: port 15 is the logical name for port 8
set_io "CS09(0)" iocell 15 1
set_io "CS14(0)" iocell 1 4
set_io "RS485_TX(0)" iocell 2 7
set_location "\ADC:DEC\" decimatorcell -1 -1 0
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "RS_485_EN(0)" iocell 2 6
# Note: port 12 is the logical name for port 7
set_io "MOSI(0)" iocell 12 3
set_io "EMG_1(0)" iocell 1 0
set_io "EMG_2(0)" iocell 1 1
set_io "CS16(0)" iocell 0 7
set_io "Opto_Pin(0)" iocell 1 3
set_io "CS13(0)" iocell 1 5
set_io "CS00(0)" iocell 0 4
