Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Wed Jun 03 15:57:45 2020
| Host             : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.433  |
| Dynamic (W)              | 1.280  |
| Device Static (W)        | 0.152  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 68.5   |
| Junction Temperature (C) | 41.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     4752 |       --- |             --- |
|   LUT as Logic           |     0.003 |     1393 |     53200 |            2.62 |
|   Register               |    <0.001 |     2299 |    106400 |            2.16 |
|   LUT as Shift Register  |    <0.001 |      103 |     17400 |            0.59 |
|   CARRY4                 |    <0.001 |       82 |     13300 |            0.62 |
|   LUT as Distributed RAM |    <0.001 |       38 |     17400 |            0.22 |
|   Others                 |     0.000 |      421 |       --- |             --- |
| Signals                  |     0.006 |     3504 |       --- |             --- |
| Block RAM                |     0.006 |      2.5 |       140 |            1.79 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     1.433 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.024 |      0.013 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.674 |       0.647 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                         |     1.280 |
|   design_1_i                                                                             |     1.280 |
|     SkipList_HeadOffs_0                                                                  |     0.014 |
|       inst                                                                               |     0.014 |
|         SkipList_HeadOffs_A_BUS_m_axi_U                                                  |     0.008 |
|           bus_read                                                                       |     0.008 |
|             buff_rdata                                                                   |     0.005 |
|             fifo_rctl                                                                    |    <0.001 |
|             fifo_rreq                                                                    |     0.001 |
|             rs_rdata                                                                     |     0.001 |
|         SkipList_HeadOffs_CFG_s_axi_U                                                    |    <0.001 |
|         buff_U                                                                           |     0.003 |
|           SkipList_HeadOffsbkb_ram_U                                                     |     0.003 |
|     axi_mem_intercon                                                                     |     0.005 |
|       s00_couplers                                                                       |     0.005 |
|         auto_ds                                                                          |     0.004 |
|           inst                                                                           |     0.004 |
|             gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst                    |     0.002 |
|               USE_READ.read_addr_inst                                                    |     0.001 |
|                 cmd_queue                                                                |    <0.001 |
|                   inst                                                                   |    <0.001 |
|                     fifo_gen_inst                                                        |    <0.001 |
|                       inst_fifo_gen                                                      |    <0.001 |
|                         gconvfifo.rf                                                     |    <0.001 |
|                           grf.rf                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                          |    <0.001 |
|                               grss.rsts                                                  |    <0.001 |
|                               rpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                               gwss.wsts                                                  |    <0.001 |
|                               wpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                        |    <0.001 |
|                               gdm.dm_gen.dm                                              |    <0.001 |
|                                 RAM_reg_0_31_0_5                                         |    <0.001 |
|                                 RAM_reg_0_31_12_17                                       |    <0.001 |
|                                 RAM_reg_0_31_18_23                                       |    <0.001 |
|                                 RAM_reg_0_31_24_28                                       |    <0.001 |
|                                 RAM_reg_0_31_6_11                                        |    <0.001 |
|                             rstblk                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|               USE_READ.read_data_inst                                                    |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                  |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                |    <0.001 |
|                   inst                                                                   |    <0.001 |
|                     fifo_gen_inst                                                        |    <0.001 |
|                       inst_fifo_gen                                                      |    <0.001 |
|                         gconvfifo.rf                                                     |    <0.001 |
|                           grf.rf                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                          |    <0.001 |
|                               grss.rsts                                                  |    <0.001 |
|                               rpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                               gwss.wsts                                                  |    <0.001 |
|                               wpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                        |    <0.001 |
|                               gdm.dm_gen.dm                                              |    <0.001 |
|                                 RAM_reg_0_31_0_5                                         |    <0.001 |
|                                 RAM_reg_0_31_6_8                                         |    <0.001 |
|                             rstblk                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|                 cmd_queue                                                                |    <0.001 |
|                   inst                                                                   |    <0.001 |
|                     fifo_gen_inst                                                        |    <0.001 |
|                       inst_fifo_gen                                                      |    <0.001 |
|                         gconvfifo.rf                                                     |    <0.001 |
|                           grf.rf                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                          |    <0.001 |
|                               grss.rsts                                                  |    <0.001 |
|                               rpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                               gwss.wsts                                                  |    <0.001 |
|                               wpntr                                                      |    <0.001 |
|                             rstblk                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|               USE_WRITE.write_data_inst                                                  |     0.000 |
|             gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst            |     0.002 |
|               gen_axi4_axi3.axi3_conv_inst                                               |     0.002 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                      |     0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                |    <0.001 |
|                     inst                                                                 |    <0.001 |
|                       fifo_gen_inst                                                      |    <0.001 |
|                         inst_fifo_gen                                                    |    <0.001 |
|                           gconvfifo.rf                                                   |    <0.001 |
|                             grf.rf                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                                 gr1.gr1_int.rfwft                                        |    <0.001 |
|                                 grss.rsts                                                |    <0.001 |
|                                 rpntr                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                                 gwss.wsts                                                |    <0.001 |
|                                 wpntr                                                    |    <0.001 |
|                               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                                 gdm.dm_gen.dm                                            |    <0.001 |
|                                   RAM_reg_0_31_0_0                                       |    <0.001 |
|                               rstblk                                                     |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                   |    <0.001 |
|                     inst                                                                 |    <0.001 |
|                       fifo_gen_inst                                                      |    <0.001 |
|                         inst_fifo_gen                                                    |    <0.001 |
|                           gconvfifo.rf                                                   |    <0.001 |
|                             grf.rf                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                                 gr1.gr1_int.rfwft                                        |    <0.001 |
|                                 grss.rsts                                                |    <0.001 |
|                                 rpntr                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                                 gwss.wsts                                                |    <0.001 |
|                                 wpntr                                                    |    <0.001 |
|                               rstblk                                                     |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                     inst                                                                 |    <0.001 |
|                       fifo_gen_inst                                                      |    <0.001 |
|                         inst_fifo_gen                                                    |    <0.001 |
|                           gconvfifo.rf                                                   |    <0.001 |
|                             grf.rf                                                       |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                                 gr1.gr1_int.rfwft                                        |    <0.001 |
|                                 grss.rsts                                                |    <0.001 |
|                                 rpntr                                                    |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                                 gwss.wsts                                                |    <0.001 |
|                                 wpntr                                                    |    <0.001 |
|                               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                                 gdm.dm_gen.dm                                            |    <0.001 |
|                                   RAM_reg_0_31_0_4                                       |    <0.001 |
|                               rstblk                                                     |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 USE_WRITE.write_data_inst                                                |     0.000 |
|         auto_pc                                                                          |    <0.001 |
|           inst                                                                           |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                  |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                     |    <0.001 |
|                   inst                                                                   |    <0.001 |
|                     fifo_gen_inst                                                        |    <0.001 |
|                       inst_fifo_gen                                                      |    <0.001 |
|                         gconvfifo.rf                                                     |    <0.001 |
|                           grf.rf                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                               gr1.gr1_int.rfwft                                          |    <0.001 |
|                               grss.rsts                                                  |    <0.001 |
|                               rpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                               gwss.wsts                                                  |    <0.001 |
|                               wpntr                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                        |    <0.001 |
|                               gdm.dm_gen.dm                                              |    <0.001 |
|                                 RAM_reg_0_31_0_4                                         |    <0.001 |
|                             rstblk                                                       |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst   |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst   |    <0.001 |
|               USE_WRITE.write_data_inst                                                  |    <0.001 |
|     processing_system7_0                                                                 |     1.257 |
|       inst                                                                               |     1.257 |
|     ps7_0_axi_periph                                                                     |     0.005 |
|       s00_couplers                                                                       |     0.005 |
|         auto_pc                                                                          |     0.005 |
|           inst                                                                           |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                         |     0.005 |
|               RD.ar_channel_0                                                            |     0.001 |
|                 ar_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               RD.r_channel_0                                                             |     0.001 |
|                 rd_data_fifo_0                                                           |    <0.001 |
|                 transaction_fifo_0                                                       |    <0.001 |
|               SI_REG                                                                     |     0.001 |
|                 ar_pipe                                                                  |    <0.001 |
|                 aw_pipe                                                                  |    <0.001 |
|                 b_pipe                                                                   |    <0.001 |
|                 r_pipe                                                                   |    <0.001 |
|               WR.aw_channel_0                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               WR.b_channel_0                                                             |    <0.001 |
|                 bid_fifo_0                                                               |    <0.001 |
|                 bresp_fifo_0                                                             |    <0.001 |
|     rst_ps7_0_100M                                                                       |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     xlconstant_1                                                                         |     0.000 |
+------------------------------------------------------------------------------------------+-----------+


