{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 08 02:51:42 2015 " "Info: Processing started: Wed Apr 08 02:51:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd5x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dcd5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD5x32-behavior " "Info: Found design unit 1: DCD5x32-behavior" {  } { { "DCD5x32.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD5x32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DCD5x32 " "Info: Found entity 1: DCD5x32" {  } { { "DCD5x32.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD5x32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lib.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file my_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lib " "Info: Found design unit 1: my_lib" {  } { { "my_lib.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/my_lib.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext6x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sgnext6x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SGNEXT6X16-behavior " "Info: Found design unit 1: SGNEXT6X16-behavior" {  } { { "SGNEXT6X16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SGNEXT6X16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SGNEXT6X16 " "Info: Found entity 1: SGNEXT6X16" {  } { { "SGNEXT6X16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SGNEXT6X16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shlone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shlone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SHLONE-behavior " "Info: Found design unit 1: SHLONE-behavior" {  } { { "SHLONE.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SHLONE.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SHLONE " "Info: Found entity 1: SHLONE" {  } { { "SHLONE.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/SHLONE.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux3x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3x16-behavior " "Info: Found design unit 1: MUX3x16-behavior" {  } { { "MUX3x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/MUX3x16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX3x16 " "Info: Found entity 1: MUX3x16" {  } { { "MUX3x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/MUX3x16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD16-behavior " "Info: Found design unit 1: ADD16-behavior" {  } { { "ADD16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD16 " "Info: Found entity 1: ADD16" {  } { { "ADD16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dat_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAT_MEM-behavior " "Info: Found design unit 1: DAT_MEM-behavior" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DAT_MEM " "Info: Found entity 1: DAT_MEM" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ins_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INS_MEM-behavior " "Info: Found design unit 1: INS_MEM-behavior" {  } { { "INS_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INS_MEM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INS_MEM " "Info: Found entity 1: INS_MEM" {  } { { "INS_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INS_MEM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inctwo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inctwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INCTWO-behavior " "Info: Found design unit 1: INCTWO-behavior" {  } { { "INCTWO.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INCTWO.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INCTWO " "Info: Found entity 1: INCTWO" {  } { { "INCTWO.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/INCTWO.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD4-behavior " "Info: Found design unit 1: ADD4-behavior" {  } { { "ADD4.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Info: Found entity 1: ADD4" {  } { { "ADD4.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADD4.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDLOGIC-behavior " "Info: Found design unit 1: ADDLOGIC-behavior" {  } { { "ADDLOGIC.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADDLOGIC.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDLOGIC " "Info: Found entity 1: ADDLOGIC" {  } { { "ADDLOGIC.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/ADDLOGIC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd3x8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-behavior " "Info: Found design unit 1: DCD3x8-behavior" {  } { { "DCD3x8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD3x8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Info: Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD3x8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcd4x16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dcd4x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD4x16-behavior " "Info: Found design unit 1: DCD4x16-behavior" {  } { { "DCD4x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DCD4x16 " "Info: Found entity 1: DCD4x16" {  } { { "DCD4x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavior " "Info: Found design unit 1: REG8-behavior" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Info: Found entity 1: REG8" {  } { { "REG8.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/REG8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DAT_MEM " "Info: Elaborating entity \"DAT_MEM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[0\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[0\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[1\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[1\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[2\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[2\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[3\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[3\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[4\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[4\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[5\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[5\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[6\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[6\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[7\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[7\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[8\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[8\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[9\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[9\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[10\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[10\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[11\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[11\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[12\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[12\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[13\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[13\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[14\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[14\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT\[15\] DAT_MEM.vhd(30) " "Info (10041): Inferred latch for \"DOUT\[15\]\" at DAT_MEM.vhd(30)" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD4x16 DCD4x16:sel " "Info: Elaborating entity \"DCD4x16\" for hierarchy \"DCD4x16:sel\"" {  } { { "DAT_MEM.vhd" "sel" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel3_0 DCD4x16.vhd(18) " "Warning (10492): VHDL Process Statement warning at DCD4x16.vhd(18): signal \"sel3_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCD4x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel3_1 DCD4x16.vhd(19) " "Warning (10492): VHDL Process Statement warning at DCD4x16.vhd(19): signal \"sel3_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DCD4x16.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD3x8 DCD4x16:sel\|DCD3x8:callDCD3x8 " "Info: Elaborating entity \"DCD3x8\" for hierarchy \"DCD4x16:sel\|DCD3x8:callDCD3x8\"" {  } { { "DCD4x16.vhd" "callDCD3x8" { Text "I:/EE 443 - Computer Engineering/lab6/DCD4x16.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 REG8:\\mem:0:reg8Low " "Info: Elaborating entity \"REG8\" for hierarchy \"REG8:\\mem:0:reg8Low\"" {  } { { "DAT_MEM.vhd" "\\mem:0:reg8Low" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[0\]\$latch " "Warning: Latch DOUT\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[3\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[1\]\$latch " "Warning: Latch DOUT\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[4\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[2\]\$latch " "Warning: Latch DOUT\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[4\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[3\]\$latch " "Warning: Latch DOUT\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[4\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[4\]\$latch " "Warning: Latch DOUT\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[2\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[5\]\$latch " "Warning: Latch DOUT\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[4\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[6\]\$latch " "Warning: Latch DOUT\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[1\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[7\]\$latch " "Warning: Latch DOUT\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[3\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[8\]\$latch " "Warning: Latch DOUT\[8\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[2\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[9\]\$latch " "Warning: Latch DOUT\[9\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[4\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[10\]\$latch " "Warning: Latch DOUT\[10\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[1\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[11\]\$latch " "Warning: Latch DOUT\[11\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[3\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[12\]\$latch " "Warning: Latch DOUT\[12\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[2\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[13\]\$latch " "Warning: Latch DOUT\[13\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[4\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[14\]\$latch " "Warning: Latch DOUT\[14\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[1\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DOUT\[15\]\$latch " "Warning: Latch DOUT\[15\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ADDR\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal ADDR\[3\]" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 30 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "Warning (15610): No output dependent on input pin \"ADDR\[0\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[5\] " "Warning (15610): No output dependent on input pin \"ADDR\[5\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[6\] " "Warning (15610): No output dependent on input pin \"ADDR\[6\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "Warning (15610): No output dependent on input pin \"ADDR\[7\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[8\] " "Warning (15610): No output dependent on input pin \"ADDR\[8\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[9\] " "Warning (15610): No output dependent on input pin \"ADDR\[9\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[10\] " "Warning (15610): No output dependent on input pin \"ADDR\[10\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[11\] " "Warning (15610): No output dependent on input pin \"ADDR\[11\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[12\] " "Warning (15610): No output dependent on input pin \"ADDR\[12\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[13\] " "Warning (15610): No output dependent on input pin \"ADDR\[13\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[14\] " "Warning (15610): No output dependent on input pin \"ADDR\[14\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[15\] " "Warning (15610): No output dependent on input pin \"ADDR\[15\]\"" {  } { { "DAT_MEM.vhd" "" { Text "I:/EE 443 - Computer Engineering/lab6/DAT_MEM.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "517 " "Info: Implemented 517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Info: Implemented 35 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "466 " "Info: Implemented 466 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 08 02:51:52 2015 " "Info: Processing ended: Wed Apr 08 02:51:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
