 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : pipeline_processor
Version: D-2010.03-SP5
Date   : Tue Mar 15 03:12:39 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U13796/ZN (NAND2_X4)                                    0.03       0.30 f
  U13795/ZN (INV_X16)                                     0.03       0.34 r
  U14601/ZN (INV_X32)                                     0.01       0.35 f
  U16638/Z (MUX2_X2)                                      0.11       0.46 f
  U16639/ZN (NAND2_X2)                                    0.03       0.49 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U13796/ZN (NAND2_X4)                                    0.03       0.30 f
  U13795/ZN (INV_X16)                                     0.03       0.34 r
  U12070/ZN (INV_X16)                                     0.02       0.36 f
  U16672/ZN (OAI21_X4)                                    0.04       0.39 r
  U13601/ZN (INV_X8)                                      0.01       0.40 f
  U16673/ZN (OAI22_X2)                                    0.06       0.46 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U13796/ZN (NAND2_X4)                                    0.03       0.30 f
  U13795/ZN (INV_X16)                                     0.03       0.34 r
  U12070/ZN (INV_X16)                                     0.02       0.36 f
  U16672/ZN (OAI21_X4)                                    0.04       0.39 r
  U13601/ZN (INV_X8)                                      0.01       0.40 f
  U16706/ZN (OAI22_X2)                                    0.06       0.46 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16569/ZN (NAND2_X2)                                    0.03       0.40 r
  U16570/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15866/ZN (NAND2_X2)                                    0.03       0.40 r
  U15867/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15904/ZN (NAND2_X2)                                    0.03       0.40 r
  U15905/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15830/ZN (NAND2_X2)                                    0.03       0.40 r
  U15831/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15869/ZN (NAND2_X2)                                    0.03       0.40 r
  U15870/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16077/ZN (NAND2_X2)                                    0.03       0.40 r
  U16078/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16004/ZN (NAND2_X2)                                    0.03       0.40 r
  U16005/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16603/ZN (NAND2_X2)                                    0.03       0.40 r
  U16604/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16432/ZN (NAND2_X2)                                    0.03       0.40 r
  U16433/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16146/ZN (NAND2_X2)                                    0.03       0.40 r
  U16147/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16112/ZN (NAND2_X2)                                    0.03       0.40 r
  U16113/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16325/ZN (NAND2_X2)                                    0.03       0.40 r
  U16326/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15599/ZN (NAND2_X2)                                    0.03       0.40 r
  U15600/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16075/ZN (NAND2_X2)                                    0.03       0.40 r
  U16076/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16223/ZN (NAND2_X2)                                    0.03       0.40 r
  U16224/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16289/ZN (NAND2_X2)                                    0.03       0.40 r
  U16290/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16430/ZN (NAND2_X2)                                    0.03       0.40 r
  U16431/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16361/ZN (NAND2_X2)                                    0.03       0.40 r
  U16362/ZN (OAI221_X2)                                   0.04       0.44 f
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16071/ZN (NAND2_X2)                                    0.03       0.40 r
  U16072/ZN (OAI211_X2)                                   0.03       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16501/ZN (NAND2_X2)                                    0.03       0.40 r
  U16502/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16073/ZN (NAND2_X2)                                    0.03       0.40 r
  U16074/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15832/ZN (NAND2_X2)                                    0.03       0.40 r
  U15833/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15970/ZN (NAND2_X2)                                    0.03       0.40 r
  U15971/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16181/ZN (NAND2_X2)                                    0.03       0.40 r
  U16182/ZN (OAI211_X2)                                   0.03       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16396/ZN (NAND2_X2)                                    0.03       0.40 r
  U16397/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16467/ZN (NAND2_X2)                                    0.03       0.40 r
  U16468/ZN (OAI221_X2)                                   0.04       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16221/ZN (NAND2_X2)                                    0.03       0.40 r
  U16222/ZN (OAI211_X2)                                   0.03       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U16186/ZN (NAND2_X2)                                    0.03       0.40 r
  U16187/ZN (OAI211_X2)                                   0.03       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15583/ZN (NAND2_X2)                                    0.05       0.27 r
  U15598/ZN (NOR3_X4)                                     0.02       0.29 f
  U12698/ZN (INV_X4)                                      0.04       0.34 r
  U12697/ZN (INV_X16)                                     0.03       0.37 f
  U15635/ZN (NAND2_X2)                                    0.03       0.40 r
  U15636/ZN (OAI211_X2)                                   0.03       0.43 f
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U10490/ZN (INV_X4)                                      0.02       0.33 f
  U12710/ZN (INV_X16)                                     0.04       0.36 r
  U13772/ZN (OAI22_X1)                                    0.04       0.40 f
  IF_ID_REG/IF_ID_REG/out_reg[29]/D (DFFR_X1)             0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[29]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[57]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19100/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[57]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[57]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U10490/ZN (INV_X4)                                      0.02       0.33 f
  U12710/ZN (INV_X16)                                     0.04       0.36 r
  U19083/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[62]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[62]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19029/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[34]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[34]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19084/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[35]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[35]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19042/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[52]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[52]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19039/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[53]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[53]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[55]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19032/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[55]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[55]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[56]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U10490/ZN (INV_X4)                                      0.02       0.33 f
  U12710/ZN (INV_X16)                                     0.04       0.36 r
  U19106/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[56]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[56]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19056/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[48]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[48]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19053/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[49]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[49]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19048/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[50]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[50]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19047/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[51]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[51]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[60]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19092/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[60]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[60]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[61]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19087/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[61]/D (DFFR_X2)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[61]/CK (DFFR_X2)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[58]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U10490/ZN (INV_X4)                                      0.02       0.33 f
  U12710/ZN (INV_X16)                                     0.04       0.36 r
  U19099/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[58]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[58]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U18697/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[28]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[28]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U18893/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[30]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[30]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U18993/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[31]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[31]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19082/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[36]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[36]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19109/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[63]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[63]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19031/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[32]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[32]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19038/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[54]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[54]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: IMEM_BUS_IN[1]
              (input port clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  IMEM_BUS_IN[1] (in)                                     0.00       0.00 f
  U11216/ZN (AOI21_X2)                                    0.05       0.05 r
  U15566/ZN (NAND2_X2)                                    0.03       0.08 f
  U15577/ZN (NAND2_X2)                                    0.02       0.10 r
  U15579/ZN (NAND3_X2)                                    0.03       0.13 f
  U13707/ZN (OAI22_X4)                                    0.07       0.20 r
  U15582/ZN (NAND3_X4)                                    0.03       0.23 f
  U15597/ZN (NAND2_X2)                                    0.03       0.26 r
  U12003/ZN (INV_X4)                                      0.01       0.27 f
  U12002/ZN (INV_X4)                                      0.03       0.30 r
  U14609/ZN (INV_X16)                                     0.02       0.32 f
  U14608/ZN (INV_X32)                                     0.04       0.36 r
  U19093/ZN (OAI22_X2)                                    0.03       0.39 f
  IF_ID_REG/IF_ID_REG/out_reg[59]/D (DFFR_X1)             0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8016/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8014/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8012/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8010/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8008/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8004/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8002/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8000/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7948/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7946/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7944/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7942/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7940/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7936/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7934/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7932/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8115/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8112/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8109/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8106/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8103/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8097/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8094/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8091/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8020/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U7970/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U7966/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U7962/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U7958/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8018/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U8006/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U7992/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12619/ZN (OAI21_X2)                                    0.19       0.26 r
  U13425/ZN (INV_X4)                                      0.00       0.26 f
  U13426/ZN (INV_X4)                                      0.10       0.36 r
  U7974/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[10].REGISTER32_EVEN/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7952/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7902/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7898/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7894/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7890/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7950/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7938/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7924/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12616/ZN (OAI21_X2)                                    0.19       0.26 r
  U13427/ZN (INV_X4)                                      0.00       0.26 f
  U13428/ZN (INV_X4)                                      0.10       0.36 r
  U7906/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[12].REGISTER32_EVEN/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8121/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: reset (input port clocked by clk)
  Endpoint: FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  reset (in)                                              0.00       0.00 f
  U12333/ZN (INV_X4)                                      0.02       0.02 r
  U12538/ZN (INV_X4)                                      0.05       0.07 f
  U12618/ZN (OAI21_X2)                                    0.19       0.26 r
  U13451/ZN (INV_X4)                                      0.00       0.26 f
  U13452/ZN (INV_X4)                                      0.10       0.36 r
  U8046/ZN (OAI22_X2)                                     0.04       0.41 f
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.41 f
  data arrival time                                                  0.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  FP_REG_FILE/REGISTER_FILE_EVEN[0].REGISTER32_EVEN/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/Q (DFFR_X1)      0.24       0.24 f
  DMEM_BUS_OUT[0] (out)                                   0.00       0.24 f
  data arrival time                                                  0.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[25] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[21] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[7] (out)                                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[2] (out)                                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[4] (out)                                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[6] (out)                                   0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[11] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[13] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[17] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/Q (DFFR_X1)      0.23       0.23 f
  DMEM_BUS_OUT[18] (out)                                  0.00       0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[10] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[9] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[3] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[19] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[99]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[30] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[5] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[8] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[12] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[14] (out)                                  0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/CK (DFFR_X1)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/Q (DFFR_X1)      0.22       0.22 f
  DMEM_BUS_OUT[1] (out)                                   0.00       0.22 f
  data arrival time                                                  0.22

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[16] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[23] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[96]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[27] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/Q (DFFR_X1)     0.21       0.21 f
  DMEM_BUS_OUT[31] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[24] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[20] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[97]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[28] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[29] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[15] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/Q (DFFR_X2)      0.21       0.21 f
  DMEM_BUS_OUT[22] (out)                                  0.00       0.21 f
  data arrival time                                                  0.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/Q (DFFR_X2)      0.20       0.20 f
  DMEM_BUS_OUT[26] (out)                                  0.00       0.20 f
  data arrival time                                                  0.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[22].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.19       0.19 f
  IMEM_BUS_OUT[22] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.19       0.19 f
  IMEM_BUS_OUT[29] (out)                                  0.00       0.19 f
  data arrival time                                                  0.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[11].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[11] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[3].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[3] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[21].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[21] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[7].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[7] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[23].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[23] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[26].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[26] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[4].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[4] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[32]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[142]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[32] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[33]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[143]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[33] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[34]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[144]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[34] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[35]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[145]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[35] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[36]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[146]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[36] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[37]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[147]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[37] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[38]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[148]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[38] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[39]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[149]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[39] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[40]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[150]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[40] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[41]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[151]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[41] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[42]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[152]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[42] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[43]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[153]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[43] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[44]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[154]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[44] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[45]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[155]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[45] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[46]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[156]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[46] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[47]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[157]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[47] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[48]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[158]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[48] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[49]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[159]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[49] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[50]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[160]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[50] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[51]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[161]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[51] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[52]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[162]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[52] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[53]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[163]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[53] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[54]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[164]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[54] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[55]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[165]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[55] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[56]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[166]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[56] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[57]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[167]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[57] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[58]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[168]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[58] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[59]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[169]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[59] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[60]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[170]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[60] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[61]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[171]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[61] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[62]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[172]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[62] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[63]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[173]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[63] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[65]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[107]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[65] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[66]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[108]/Q (DFFR_X1)     0.18       0.18 f
  DMEM_BUS_OUT[66] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[2] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[15].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[15] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[8].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[8] (out)                                   0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[12].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[12] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[24].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[24] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[14].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.18       0.18 f
  IMEM_BUS_OUT[14] (out)                                  0.00       0.18 f
  data arrival time                                                  0.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[5].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[5] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[6].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[6] (out)                                   0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[18].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[18] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[28].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[28] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[10].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[10] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[16].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[16] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[25].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.17       0.17 f
  IMEM_BUS_OUT[25] (out)                                  0.00       0.17 f
  data arrival time                                                  0.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[19].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[19] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[20].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[20] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: DMEM_BUS_OUT[64]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]/CK (DFFR_X1)
                                                          0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[105]/Q (DFFR_X1)     0.16       0.16 f
  DMEM_BUS_OUT[64] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[0] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[13].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[13] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[1] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[17].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[17] (out)                                  0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[9].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.16       0.16 f
  IMEM_BUS_OUT[9] (out)                                   0.00       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[27].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[27] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[30] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IMEM_BUS_OUT[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/Q (DFF_X1)
                                                          0.15       0.15 f
  IMEM_BUS_OUT[31] (out)                                  0.00       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                   0.00       1.00
  data required time                                                 1.00
  --------------------------------------------------------------------------
  data required time                                                 1.00
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[113]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U14027/ZN (NAND2_X4)                                    0.04       0.92 r
  U13869/ZN (OAI21_X4)                                    0.02       0.95 f
  U13987/ZN (NAND2_X4)                                    0.04       0.98 r
  U13985/ZN (NAND3_X4)                                    0.04       1.02 f
  U13975/ZN (NAND3_X2)                                    0.06       1.08 r
  U10409/ZN (OAI211_X4)                                   0.04       1.12 f
  U13966/ZN (NAND3_X2)                                    0.04       1.16 r
  U13963/ZN (NAND2_X4)                                    0.02       1.18 f
  U13937/ZN (OAI21_X4)                                    0.05       1.23 r
  U13825/ZN (INV_X2)                                      0.03       1.26 f
  U14099/ZN (AOI21_X2)                                    0.04       1.30 r
  U14502/ZN (NAND3_X2)                                    0.02       1.32 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[113]/D (DFFR_X1)     0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[113]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13871/ZN (NAND3_X4)                                    0.03       0.92 r
  U13868/ZN (NAND3_X4)                                    0.03       0.95 f
  U13869/ZN (OAI21_X4)                                    0.04       0.99 r
  U13987/ZN (NAND2_X4)                                    0.02       1.01 f
  U13985/ZN (NAND3_X4)                                    0.03       1.05 r
  U13975/ZN (NAND3_X2)                                    0.04       1.08 f
  U10409/ZN (OAI211_X4)                                   0.05       1.13 r
  U13966/ZN (NAND3_X2)                                    0.03       1.16 f
  U13963/ZN (NAND2_X4)                                    0.03       1.19 r
  U13937/ZN (OAI21_X4)                                    0.03       1.22 f
  U10406/ZN (INV_X8)                                      0.02       1.23 r
  U13934/ZN (NOR2_X4)                                     0.01       1.25 f
  U13935/ZN (NOR3_X4)                                     0.05       1.29 r
  U10352/ZN (OAI21_X4)                                    0.03       1.32 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[114]/D (DFFR_X1)     0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[114]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[111]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U14027/ZN (NAND2_X4)                                    0.04       0.92 r
  U13869/ZN (OAI21_X4)                                    0.02       0.95 f
  U13987/ZN (NAND2_X4)                                    0.04       0.98 r
  U13985/ZN (NAND3_X4)                                    0.04       1.02 f
  U13975/ZN (NAND3_X2)                                    0.06       1.08 r
  U10409/ZN (OAI211_X4)                                   0.04       1.12 f
  U13968/ZN (NAND3_X2)                                    0.05       1.16 r
  U14573/ZN (OAI211_X4)                                   0.05       1.21 f
  U14325/ZN (INV_X8)                                      0.02       1.23 r
  U14517/ZN (NOR2_X4)                                     0.01       1.24 f
  U10221/ZN (AOI21_X2)                                    0.06       1.30 r
  U14516/ZN (NAND3_X2)                                    0.03       1.32 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[111]/D (DFFR_X1)     0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[111]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[109]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13871/ZN (NAND3_X4)                                    0.03       0.92 r
  U13868/ZN (NAND3_X4)                                    0.03       0.95 f
  U13869/ZN (OAI21_X4)                                    0.04       0.99 r
  U13987/ZN (NAND2_X4)                                    0.02       1.01 f
  U13985/ZN (NAND3_X4)                                    0.03       1.05 r
  U13976/ZN (NAND3_X2)                                    0.03       1.08 f
  U14522/ZN (NAND2_X4)                                    0.03       1.11 r
  U10299/ZN (INV_X8)                                      0.01       1.12 f
  U14547/ZN (NAND2_X4)                                    0.03       1.14 r
  U15584/ZN (INV_X2)                                      0.02       1.16 f
  U10351/ZN (NOR2_X4)                                     0.03       1.20 r
  U10331/ZN (AOI21_X4)                                    0.02       1.22 f
  U10400/ZN (NAND2_X4)                                    0.03       1.25 r
  U14519/ZN (INV_X2)                                      0.01       1.26 f
  U12391/ZN (OAI21_X2)                                    0.04       1.30 r
  U14535/ZN (NAND3_X2)                                    0.03       1.32 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[109]/D (DFFR_X1)     0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[109]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U14027/ZN (NAND2_X4)                                    0.04       0.92 r
  U13869/ZN (OAI21_X4)                                    0.02       0.95 f
  U13987/ZN (NAND2_X4)                                    0.04       0.98 r
  U13985/ZN (NAND3_X4)                                    0.04       1.02 f
  U13976/ZN (NAND3_X2)                                    0.05       1.07 r
  U10335/ZN (AND3_X4)                                     0.05       1.13 r
  U10393/ZN (NAND2_X2)                                    0.02       1.15 f
  U10394/ZN (NAND2_X2)                                    0.04       1.19 r
  U10392/ZN (NAND3_X4)                                    0.03       1.22 f
  U10379/ZN (NAND2_X4)                                    0.03       1.25 r
  U14214/ZN (NOR2_X2)                                     0.02       1.27 f
  U10327/ZN (NOR2_X2)                                     0.03       1.30 r
  U10326/ZN (NAND3_X2)                                    0.02       1.32 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[112]/D (DFFR_X1)     0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[112]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[116]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U14027/ZN (NAND2_X4)                                    0.04       0.92 r
  U13869/ZN (OAI21_X4)                                    0.02       0.95 f
  U13987/ZN (NAND2_X4)                                    0.04       0.98 r
  U13985/ZN (NAND3_X4)                                    0.04       1.02 f
  U14431/ZN (NAND3_X2)                                    0.06       1.08 r
  U14039/ZN (NAND3_X4)                                    0.05       1.13 f
  U10302/ZN (INV_X4)                                      0.03       1.15 r
  U17843/ZN (NOR2_X4)                                     0.01       1.17 f
  U10325/ZN (NAND2_X4)                                    0.03       1.20 r
  U14003/ZN (OAI21_X4)                                    0.03       1.23 f
  U13837/ZN (INV_X8)                                      0.02       1.25 r
  U10291/ZN (NAND2_X2)                                    0.02       1.27 f
  U14200/ZN (NAND2_X4)                                    0.02       1.29 r
  U14376/ZN (OAI21_X4)                                    0.02       1.31 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[116]/D (DFFR_X1)     0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[116]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[119]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U14027/ZN (NAND2_X4)                                    0.04       0.92 r
  U13869/ZN (OAI21_X4)                                    0.02       0.95 f
  U13987/ZN (NAND2_X4)                                    0.04       0.98 r
  U13985/ZN (NAND3_X4)                                    0.04       1.02 f
  U10372/Z (BUF_X32)                                      0.17       1.19 f
  U13819/ZN (NAND2_X4)                                    0.03       1.22 r
  U17530/ZN (XNOR2_X2)                                    0.06       1.28 r
  U17533/ZN (OAI211_X2)                                   0.03       1.31 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[119]/D (DFFR_X1)     0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[119]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13871/ZN (NAND3_X4)                                    0.03       0.92 r
  U13868/ZN (NAND3_X4)                                    0.03       0.95 f
  U13869/ZN (OAI21_X4)                                    0.04       0.99 r
  U13987/ZN (NAND2_X4)                                    0.02       1.01 f
  U13985/ZN (NAND3_X4)                                    0.03       1.05 r
  U13976/ZN (NAND3_X2)                                    0.03       1.08 f
  U14522/ZN (NAND2_X4)                                    0.03       1.11 r
  U10299/ZN (INV_X8)                                      0.01       1.12 f
  U14547/ZN (NAND2_X4)                                    0.03       1.14 r
  U15584/ZN (INV_X2)                                      0.02       1.16 f
  U10351/ZN (NOR2_X4)                                     0.03       1.20 r
  U10331/ZN (AOI21_X4)                                    0.02       1.22 f
  U10400/ZN (NAND2_X4)                                    0.03       1.25 r
  U14518/ZN (NOR2_X2)                                     0.02       1.26 f
  U14260/ZN (NOR2_X2)                                     0.03       1.29 r
  U14500/ZN (NAND3_X2)                                    0.02       1.31 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[110]/D (DFFR_X1)     0.00       1.31 f
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[110]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U15520/ZN (NAND2_X2)                                    0.04       0.38 r
  U14216/ZN (INV_X8)                                      0.02       0.40 f
  U14229/ZN (NAND2_X1)                                    0.06       0.46 r
  U14227/ZN (NAND3_X4)                                    0.04       0.50 f
  U14104/ZN (INV_X8)                                      0.03       0.53 r
  U14064/ZN (XNOR2_X2)                                    0.06       0.59 r
  U14093/ZN (NAND2_X2)                                    0.03       0.61 f
  U14433/ZN (NOR4_X4)                                     0.06       0.68 r
  U14427/ZN (NOR3_X4)                                     0.02       0.70 f
  U14240/ZN (OAI21_X4)                                    0.04       0.74 r
  U14225/ZN (AOI21_X4)                                    0.02       0.76 f
  U14574/ZN (OAI211_X4)                                   0.04       0.80 r
  U19167/ZN (AOI21_X4)                                    0.02       0.83 f
  U19174/ZN (OAI21_X4)                                    0.03       0.86 r
  U14201/ZN (NAND2_X4)                                    0.02       0.88 f
  U19178/ZN (AOI21_X4)                                    0.03       0.91 r
  U14195/ZN (OAI21_X4)                                    0.02       0.93 f
  U19181/ZN (AOI21_X4)                                    0.04       0.97 r
  U19182/ZN (OAI21_X4)                                    0.03       1.00 f
  U14177/ZN (NAND2_X4)                                    0.03       1.03 r
  U19199/ZN (INV_X4)                                      0.01       1.04 f
  U14483/ZN (OAI221_X4)                                   0.04       1.08 r
  U19202/ZN (XNOR2_X2)                                    0.07       1.15 r
  U19203/ZN (XNOR2_X2)                                    0.08       1.23 r
  U14478/ZN (AOI211_X4)                                   0.04       1.26 f
  U14230/ZN (NOR3_X4)                                     0.05       1.31 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/D (DFFR_X1)     0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[100]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[115]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U14027/ZN (NAND2_X4)                                    0.04       0.92 r
  U13869/ZN (OAI21_X4)                                    0.02       0.95 f
  U13987/ZN (NAND2_X4)                                    0.04       0.98 r
  U13985/ZN (NAND3_X4)                                    0.04       1.02 f
  U14431/ZN (NAND3_X2)                                    0.06       1.08 r
  U14039/ZN (NAND3_X4)                                    0.05       1.13 f
  U10302/ZN (INV_X4)                                      0.03       1.15 r
  U17843/ZN (NOR2_X4)                                     0.01       1.17 f
  U10325/ZN (NAND2_X4)                                    0.03       1.20 r
  U14003/ZN (OAI21_X4)                                    0.03       1.23 f
  U13837/ZN (INV_X8)                                      0.02       1.25 r
  U13821/ZN (OAI21_X4)                                    0.02       1.27 f
  U13822/ZN (OAI21_X4)                                    0.04       1.31 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[115]/D (DFFR_X1)     0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[115]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[117]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13871/ZN (NAND3_X4)                                    0.03       0.92 r
  U13868/ZN (NAND3_X4)                                    0.03       0.95 f
  U13869/ZN (OAI21_X4)                                    0.04       0.99 r
  U13987/ZN (NAND2_X4)                                    0.02       1.01 f
  U13985/ZN (NAND3_X4)                                    0.03       1.05 r
  U13976/ZN (NAND3_X2)                                    0.03       1.08 f
  U14522/ZN (NAND2_X4)                                    0.03       1.11 r
  U10299/ZN (INV_X8)                                      0.01       1.12 f
  U14547/ZN (NAND2_X4)                                    0.03       1.14 r
  U15584/ZN (INV_X2)                                      0.02       1.16 f
  U10351/ZN (NOR2_X4)                                     0.03       1.20 r
  U17854/ZN (XNOR2_X2)                                    0.06       1.26 r
  U17857/ZN (OAI211_X2)                                   0.03       1.28 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[117]/D (DFFR_X1)     0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[117]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U17127/ZN (OAI21_X4)                                    0.03       1.05 r
  U14536/ZN (NAND2_X4)                                    0.02       1.07 f
  U10284/ZN (INV_X2)                                      0.03       1.10 r
  U18944/ZN (OAI21_X4)                                    0.02       1.12 f
  U18945/ZN (XNOR2_X2)                                    0.06       1.18 f
  U13811/ZN (AOI21_X4)                                    0.04       1.22 r
  U13807/ZN (NAND2_X4)                                    0.02       1.24 f
  U10274/ZN (NAND2_X4)                                    0.02       1.26 r
  U10209/ZN (NAND2_X4)                                    0.01       1.28 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/D (DFFR_X1)      0.00       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[69]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U17127/ZN (OAI21_X4)                                    0.03       1.05 r
  U14536/ZN (NAND2_X4)                                    0.02       1.07 f
  U14129/ZN (NAND3_X2)                                    0.04       1.11 r
  U13813/ZN (NAND2_X4)                                    0.02       1.14 f
  U13812/ZN (INV_X8)                                      0.02       1.16 r
  U17813/ZN (OAI21_X4)                                    0.02       1.17 f
  U17814/ZN (XNOR2_X2)                                    0.06       1.24 f
  U13814/ZN (AOI21_X4)                                    0.03       1.27 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/D (DFFR_X1)      0.00       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[71]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U17127/ZN (OAI21_X4)                                    0.03       1.05 r
  U14536/ZN (NAND2_X4)                                    0.02       1.07 f
  U14159/ZN (NAND2_X4)                                    0.03       1.11 r
  U18034/ZN (INV_X4)                                      0.01       1.12 f
  U18035/ZN (OAI21_X4)                                    0.03       1.15 r
  U18036/ZN (XNOR2_X2)                                    0.06       1.21 r
  U18037/ZN (NAND2_X2)                                    0.02       1.23 f
  U18053/ZN (NAND4_X2)                                    0.04       1.27 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/D (DFFR_X1)      0.00       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[73]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.33


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U17127/ZN (OAI21_X4)                                    0.03       1.05 r
  U14536/ZN (NAND2_X4)                                    0.02       1.07 f
  U14129/ZN (NAND3_X2)                                    0.04       1.11 r
  U13813/ZN (NAND2_X4)                                    0.02       1.14 f
  U13812/ZN (INV_X8)                                      0.02       1.16 r
  U17158/ZN (OAI21_X4)                                    0.02       1.17 f
  U17161/ZN (XNOR2_X2)                                    0.06       1.23 f
  U10272/ZN (AOI21_X4)                                    0.03       1.27 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/D (DFFR_X1)      0.00       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[70]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U17127/ZN (OAI21_X4)                                    0.03       1.05 r
  U14536/ZN (NAND2_X4)                                    0.02       1.07 f
  U14129/ZN (NAND3_X2)                                    0.04       1.11 r
  U13813/ZN (NAND2_X4)                                    0.02       1.14 f
  U18241/ZN (NAND2_X2)                                    0.03       1.17 r
  U18242/ZN (XNOR2_X2)                                    0.06       1.23 r
  U13763/ZN (OAI21_X2)                                    0.02       1.25 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/D (DFFR_X1)      0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[72]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U17127/ZN (OAI21_X4)                                    0.03       1.05 r
  U14536/ZN (NAND2_X4)                                    0.02       1.07 f
  U14159/ZN (NAND2_X4)                                    0.03       1.11 r
  U17219/ZN (XNOR2_X2)                                    0.06       1.17 r
  U12406/ZN (AOI21_X2)                                    0.02       1.19 f
  U13749/ZN (NAND3_X2)                                    0.04       1.23 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/D (DFFR_X1)      0.00       1.23 r
  data arrival time                                                  1.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[74]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[118]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13871/ZN (NAND3_X4)                                    0.03       0.92 r
  U13868/ZN (NAND3_X4)                                    0.03       0.95 f
  U13869/ZN (OAI21_X4)                                    0.04       0.99 r
  U13987/ZN (NAND2_X4)                                    0.02       1.01 f
  U13985/ZN (NAND3_X4)                                    0.03       1.05 r
  U14431/ZN (NAND3_X2)                                    0.04       1.08 f
  U10271/ZN (NAND2_X2)                                    0.04       1.12 r
  U17883/ZN (XNOR2_X2)                                    0.06       1.18 r
  U12431/ZN (OAI221_X2)                                   0.03       1.21 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[118]/D (DFFR_X1)     0.00       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[118]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[121]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13882/ZN (NAND3_X4)                                    0.03       0.92 r
  U14027/ZN (NAND2_X4)                                    0.02       0.95 f
  U13994/ZN (OAI21_X4)                                    0.05       0.99 r
  U10200/ZN (INV_X2)                                      0.02       1.02 f
  U10207/Z (XOR2_X1)                                      0.08       1.10 f
  U10205/ZN (AOI221_X4)                                   0.10       1.19 r
  U10206/ZN (INV_X32)                                     0.00       1.20 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[121]/D (DFFR_X1)     0.00       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[121]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U15190/ZN (NAND2_X2)                                    0.03       1.02 r
  U17309/ZN (INV_X4)                                      0.02       1.04 f
  U17310/ZN (OAI21_X4)                                    0.04       1.08 r
  U17311/ZN (XNOR2_X2)                                    0.06       1.14 r
  U14626/ZN (AOI21_X2)                                    0.03       1.17 f
  U17314/ZN (NAND3_X4)                                    0.03       1.19 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/D (DFFR_X1)      0.00       1.19 r
  data arrival time                                                  1.19

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[76]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[122]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10399/ZN (NAND3_X4)                                    0.03       0.78 r
  U13900/ZN (NAND3_X2)                                    0.03       0.81 f
  U14163/ZN (NAND2_X4)                                    0.04       0.85 r
  U13883/ZN (NAND3_X4)                                    0.03       0.88 f
  U10336/Z (BUF_X32)                                      0.16       1.05 f
  U13759/ZN (NAND2_X4)                                    0.03       1.08 r
  U17595/ZN (XNOR2_X2)                                    0.06       1.14 r
  U17598/ZN (OAI211_X2)                                   0.03       1.17 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[122]/D (DFFR_X1)     0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[122]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U13805/ZN (NAND3_X4)                                    0.02       1.01 r
  U13778/ZN (INV_X8)                                      0.01       1.02 f
  U10257/ZN (OAI21_X2)                                    0.04       1.06 r
  U10256/ZN (XNOR2_X2)                                    0.07       1.12 r
  U14464/ZN (NAND2_X4)                                    0.02       1.14 f
  U14457/ZN (NAND4_X4)                                    0.03       1.18 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/D (DFFR_X1)      0.00       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[75]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U17107/ZN (OAI21_X4)                                    0.03       0.99 f
  U15190/ZN (NAND2_X2)                                    0.03       1.02 r
  U17309/ZN (INV_X4)                                      0.02       1.04 f
  U17383/ZN (XNOR2_X2)                                    0.06       1.10 f
  U17384/ZN (NAND2_X2)                                    0.03       1.13 r
  U17389/ZN (NAND4_X2)                                    0.03       1.16 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/D (DFFR_X1)      0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[77]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[120]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U13882/ZN (NAND3_X4)                                    0.03       0.92 r
  U14027/ZN (NAND2_X4)                                    0.02       0.95 f
  U13994/ZN (OAI21_X4)                                    0.05       0.99 r
  U10200/ZN (INV_X2)                                      0.02       1.02 f
  U10189/ZN (OAI21_X2)                                    0.04       1.06 r
  U17539/ZN (XNOR2_X2)                                    0.06       1.12 r
  U17541/ZN (OAI221_X2)                                   0.03       1.15 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[120]/D (DFFR_X1)     0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[120]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U13799/ZN (INV_X1)                                      0.03       0.99 f
  U13740/ZN (NAND2_X4)                                    0.03       1.02 r
  U11056/ZN (AOI21_X2)                                    0.02       1.04 f
  U17888/ZN (XNOR2_X2)                                    0.06       1.10 f
  U10240/ZN (NAND2_X2)                                    0.03       1.12 r
  U17902/ZN (NAND4_X2)                                    0.02       1.15 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/D (DFFR_X1)      0.00       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[78]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U17035/ZN (XNOR2_X2)                                    0.08       0.59 f
  U17036/ZN (OAI21_X4)                                    0.04       0.63 r
  U14388/ZN (INV_X4)                                      0.01       0.65 f
  U17039/ZN (OAI21_X4)                                    0.04       0.69 r
  U14137/ZN (NAND2_X4)                                    0.02       0.71 f
  U14136/ZN (NAND2_X4)                                    0.03       0.73 r
  U14135/ZN (NAND2_X4)                                    0.02       0.75 f
  U14134/ZN (NAND2_X4)                                    0.02       0.77 r
  U18199/ZN (INV_X4)                                      0.01       0.79 f
  U18200/ZN (OAI21_X4)                                    0.04       0.82 r
  U13762/ZN (NAND2_X4)                                    0.02       0.84 f
  U10268/ZN (NAND2_X4)                                    0.03       0.87 r
  U10267/ZN (NAND2_X4)                                    0.02       0.89 f
  U13783/ZN (NAND2_X4)                                    0.03       0.92 r
  U13798/ZN (NAND2_X4)                                    0.02       0.94 f
  U10266/ZN (NAND2_X4)                                    0.03       0.96 r
  U10259/ZN (INV_X4)                                      0.01       0.97 f
  U13784/ZN (OAI21_X2)                                    0.04       1.01 r
  U10269/ZN (XNOR2_X2)                                    0.06       1.07 r
  U10270/ZN (NAND2_X1)                                    0.03       1.10 f
  U18440/ZN (NAND4_X2)                                    0.04       1.14 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/D (DFFR_X2)      0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[91]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13803/ZN (AOI21_X4)                                    0.04       0.96 r
  U13799/ZN (INV_X1)                                      0.03       0.99 f
  U13740/ZN (NAND2_X4)                                    0.03       1.02 r
  U17448/ZN (XNOR2_X2)                                    0.06       1.08 r
  U13741/ZN (AOI21_X2)                                    0.02       1.10 f
  U17450/ZN (NAND4_X2)                                    0.04       1.14 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/D (DFFR_X1)      0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[79]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13777/ZN (OAI21_X4)                                    0.02       0.82 f
  U14495/ZN (NAND2_X4)                                    0.03       0.85 r
  U13780/ZN (NAND3_X1)                                    0.03       0.87 f
  U18351/ZN (NAND3_X2)                                    0.03       0.91 r
  U18352/ZN (INV_X4)                                      0.01       0.92 f
  U10244/ZN (OAI21_X2)                                    0.04       0.96 r
  U18353/ZN (INV_X4)                                      0.02       0.97 f
  U10245/ZN (OAI21_X2)                                    0.04       1.01 r
  U18354/ZN (XNOR2_X2)                                    0.06       1.08 r
  U18355/ZN (NAND2_X2)                                    0.02       1.10 f
  U18378/ZN (NAND4_X2)                                    0.04       1.14 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/D (DFFR_X1)      0.00       1.14 r
  data arrival time                                                  1.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[83]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U13708/ZN (AND2_X2)                                     0.05       0.97 f
  U17486/ZN (OAI21_X4)                                    0.04       1.01 r
  U17487/ZN (XNOR2_X2)                                    0.06       1.07 r
  U17488/ZN (NAND2_X2)                                    0.02       1.09 f
  U17508/ZN (NAND4_X2)                                    0.04       1.13 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/D (DFFR_X1)      0.00       1.13 r
  data arrival time                                                  1.13

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[80]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13777/ZN (OAI21_X4)                                    0.02       0.82 f
  U14495/ZN (NAND2_X4)                                    0.03       0.85 r
  U13779/ZN (NAND3_X1)                                    0.04       0.88 f
  U10238/ZN (NAND2_X4)                                    0.03       0.92 r
  U17740/ZN (AOI21_X4)                                    0.02       0.94 f
  U13682/ZN (OAI21_X2)                                    0.04       0.98 r
  U17741/ZN (XNOR2_X2)                                    0.06       1.04 r
  U14443/ZN (NAND2_X2)                                    0.02       1.06 f
  U17778/ZN (NAND4_X2)                                    0.05       1.11 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/D (DFFR_X2)      0.00       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[85]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13777/ZN (OAI21_X4)                                    0.02       0.82 f
  U14495/ZN (NAND2_X4)                                    0.03       0.85 r
  U13780/ZN (NAND3_X1)                                    0.03       0.87 f
  U18351/ZN (NAND3_X2)                                    0.03       0.91 r
  U18352/ZN (INV_X4)                                      0.01       0.92 f
  U10244/ZN (OAI21_X2)                                    0.04       0.96 r
  U18353/ZN (INV_X4)                                      0.02       0.97 f
  U18450/ZN (XNOR2_X2)                                    0.06       1.03 f
  U10237/ZN (AOI21_X2)                                    0.04       1.07 r
  U13695/ZN (NAND3_X2)                                    0.03       1.10 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/D (DFFR_X2)      0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[84]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U17035/ZN (XNOR2_X2)                                    0.08       0.59 f
  U17036/ZN (OAI21_X4)                                    0.04       0.63 r
  U14388/ZN (INV_X4)                                      0.01       0.65 f
  U17039/ZN (OAI21_X4)                                    0.04       0.69 r
  U14137/ZN (NAND2_X4)                                    0.02       0.71 f
  U14136/ZN (NAND2_X4)                                    0.03       0.73 r
  U14135/ZN (NAND2_X4)                                    0.02       0.75 f
  U14134/ZN (NAND2_X4)                                    0.02       0.77 r
  U18199/ZN (INV_X4)                                      0.01       0.79 f
  U18200/ZN (OAI21_X4)                                    0.04       0.82 r
  U13762/ZN (NAND2_X4)                                    0.02       0.84 f
  U10268/ZN (NAND2_X4)                                    0.03       0.87 r
  U10267/ZN (NAND2_X4)                                    0.02       0.89 f
  U13783/ZN (NAND2_X4)                                    0.03       0.92 r
  U13798/ZN (NAND2_X4)                                    0.02       0.94 f
  U10264/ZN (OAI21_X2)                                    0.04       0.98 r
  U18344/ZN (XNOR2_X2)                                    0.06       1.04 r
  U13786/ZN (AOI21_X2)                                    0.02       1.07 f
  U18346/ZN (NAND4_X2)                                    0.04       1.10 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/D (DFFR_X1)      0.00       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[90]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U17035/ZN (XNOR2_X2)                                    0.08       0.59 f
  U17036/ZN (OAI21_X4)                                    0.04       0.63 r
  U14388/ZN (INV_X4)                                      0.01       0.65 f
  U17039/ZN (OAI21_X4)                                    0.04       0.69 r
  U14137/ZN (NAND2_X4)                                    0.02       0.71 f
  U14136/ZN (NAND2_X4)                                    0.03       0.73 r
  U14135/ZN (NAND2_X4)                                    0.02       0.75 f
  U14134/ZN (NAND2_X4)                                    0.02       0.77 r
  U18199/ZN (INV_X4)                                      0.01       0.79 f
  U18200/ZN (OAI21_X4)                                    0.04       0.82 r
  U13762/ZN (NAND2_X4)                                    0.02       0.84 f
  U10268/ZN (NAND2_X4)                                    0.03       0.87 r
  U10267/ZN (NAND2_X4)                                    0.02       0.89 f
  U13783/ZN (NAND2_X4)                                    0.03       0.92 r
  U13798/ZN (NAND2_X4)                                    0.02       0.94 f
  U10266/ZN (NAND2_X4)                                    0.03       0.96 r
  U13757/ZN (XNOR2_X2)                                    0.06       1.02 r
  U10201/ZN (NAND2_X1)                                    0.03       1.05 f
  U18533/ZN (NAND4_X2)                                    0.05       1.10 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/D (DFFR_X2)      0.00       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[92]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14445/ZN (NAND2_X4)                                    0.02       0.92 f
  U10282/ZN (NAND2_X2)                                    0.03       0.95 r
  U13675/ZN (XNOR2_X2)                                    0.06       1.01 r
  U17580/ZN (NAND2_X2)                                    0.02       1.03 f
  U17593/ZN (NAND4_X2)                                    0.06       1.09 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/D (DFFR_X1)      0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[81]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14610/ZN (INV_X32)                                     0.02       0.41 r
  U10288/ZN (NAND2_X4)                                    0.02       0.43 f
  U16962/ZN (NAND3_X4)                                    0.03       0.46 r
  U16963/ZN (XNOR2_X2)                                    0.06       0.52 r
  U16964/ZN (XNOR2_X2)                                    0.07       0.59 r
  U14480/ZN (NAND2_X4)                                    0.02       0.62 f
  U14437/ZN (NAND2_X4)                                    0.03       0.64 r
  U10276/ZN (INV_X8)                                      0.01       0.65 f
  U14425/ZN (NAND2_X4)                                    0.02       0.67 r
  U14390/ZN (NAND2_X4)                                    0.02       0.69 f
  U10278/ZN (INV_X8)                                      0.02       0.71 r
  U14538/ZN (NAND2_X4)                                    0.02       0.72 f
  U13810/ZN (INV_X2)                                      0.03       0.75 r
  U13686/ZN (OAI21_X4)                                    0.02       0.77 f
  U13777/ZN (OAI21_X4)                                    0.05       0.81 r
  U14495/ZN (NAND2_X4)                                    0.02       0.84 f
  U13779/ZN (NAND3_X1)                                    0.06       0.89 r
  U10238/ZN (NAND2_X4)                                    0.02       0.92 f
  U17740/ZN (AOI21_X4)                                    0.04       0.96 r
  U17959/ZN (XNOR2_X2)                                    0.06       1.02 r
  U17960/ZN (NAND2_X2)                                    0.02       1.04 f
  U17973/ZN (NAND4_X2)                                    0.05       1.09 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/D (DFFR_X1)      0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[86]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U13755/ZN (OAI21_X1)                                    0.08       0.60 r
  U17036/ZN (OAI21_X4)                                    0.04       0.63 f
  U14388/ZN (INV_X4)                                      0.02       0.65 r
  U17039/ZN (OAI21_X4)                                    0.02       0.67 f
  U14137/ZN (NAND2_X4)                                    0.03       0.70 r
  U14136/ZN (NAND2_X4)                                    0.02       0.72 f
  U14135/ZN (NAND2_X4)                                    0.02       0.75 r
  U14134/ZN (NAND2_X4)                                    0.02       0.77 f
  U18199/ZN (INV_X4)                                      0.02       0.78 r
  U18200/ZN (OAI21_X4)                                    0.02       0.80 f
  U13762/ZN (NAND2_X4)                                    0.03       0.83 r
  U10268/ZN (NAND2_X4)                                    0.02       0.85 f
  U10267/ZN (NAND2_X4)                                    0.03       0.88 r
  U13783/ZN (NAND2_X4)                                    0.02       0.90 f
  U13798/ZN (NAND2_X4)                                    0.03       0.93 r
  U10265/ZN (INV_X2)                                      0.01       0.94 f
  U13820/ZN (AOI21_X2)                                    0.06       1.00 r
  U13683/ZN (AOI21_X2)                                    0.03       1.03 f
  U18754/ZN (NAND4_X2)                                    0.06       1.09 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/D (DFFR_X2)      0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[93]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[126]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10210/Z (BUF_X32)                                      0.16       0.91 f
  U13885/ZN (NAND2_X1)                                    0.06       0.96 r
  U17946/ZN (XNOR2_X2)                                    0.06       1.03 r
  U17949/ZN (OAI211_X2)                                   0.03       1.05 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[126]/D (DFFR_X1)     0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[126]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13777/ZN (OAI21_X4)                                    0.02       0.82 f
  U14495/ZN (NAND2_X4)                                    0.03       0.85 r
  U13779/ZN (NAND3_X1)                                    0.04       0.88 f
  U10238/ZN (NAND2_X4)                                    0.03       0.92 r
  U13681/ZN (XNOR2_X1)                                    0.07       0.99 r
  U18914/ZN (NAND2_X2)                                    0.02       1.01 f
  U18924/ZN (NAND4_X2)                                    0.05       1.06 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/D (DFFR_X1)      0.00       1.06 r
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[87]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[123]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U13944/ZN (NAND2_X4)                                    0.03       0.89 f
  U14563/Z (CLKBUF_X2)                                    0.05       0.94 f
  U10228/ZN (NAND2_X4)                                    0.03       0.96 r
  U17630/ZN (XNOR2_X2)                                    0.06       1.02 r
  U17633/ZN (OAI211_X2)                                   0.03       1.05 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[123]/D (DFFR_X1)     0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[123]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U13755/ZN (OAI21_X1)                                    0.08       0.60 r
  U17036/ZN (OAI21_X4)                                    0.04       0.63 f
  U14388/ZN (INV_X4)                                      0.02       0.65 r
  U17039/ZN (OAI21_X4)                                    0.02       0.67 f
  U14137/ZN (NAND2_X4)                                    0.03       0.70 r
  U14136/ZN (NAND2_X4)                                    0.02       0.72 f
  U14135/ZN (NAND2_X4)                                    0.02       0.75 r
  U14134/ZN (NAND2_X4)                                    0.02       0.77 f
  U18199/ZN (INV_X4)                                      0.02       0.78 r
  U18200/ZN (OAI21_X4)                                    0.02       0.80 f
  U13762/ZN (NAND2_X4)                                    0.03       0.83 r
  U10268/ZN (NAND2_X4)                                    0.02       0.85 f
  U10267/ZN (NAND2_X4)                                    0.03       0.88 r
  U10262/ZN (OAI21_X2)                                    0.03       0.91 f
  U18203/ZN (XNOR2_X2)                                    0.06       0.96 f
  U10236/ZN (AOI21_X2)                                    0.06       1.02 r
  U18238/ZN (NAND3_X4)                                    0.03       1.05 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/D (DFFR_X2)      0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[89]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[125]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U13984/ZN (NAND3_X4)                                    0.02       0.72 r
  U13982/ZN (NAND3_X4)                                    0.03       0.75 f
  U10328/Z (BUF_X32)                                      0.16       0.92 f
  U10234/ZN (NAND2_X4)                                    0.04       0.96 r
  U17727/ZN (XNOR2_X2)                                    0.06       1.02 r
  U17729/ZN (OAI211_X2)                                   0.03       1.04 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[125]/D (DFFR_X1)     0.00       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[125]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.07       0.26 f
  U16708/ZN (NAND3_X4)                                    0.02       0.29 r
  U14426/ZN (INV_X8)                                      0.01       0.30 f
  U14590/ZN (NAND2_X4)                                    0.04       0.34 r
  U12011/ZN (INV_X8)                                      0.02       0.37 f
  U14256/ZN (INV_X16)                                     0.02       0.39 r
  U14610/ZN (INV_X32)                                     0.02       0.41 f
  U10288/ZN (NAND2_X4)                                    0.03       0.44 r
  U16962/ZN (NAND3_X4)                                    0.04       0.47 f
  U16963/ZN (XNOR2_X2)                                    0.07       0.54 f
  U16964/ZN (XNOR2_X2)                                    0.06       0.60 f
  U14480/ZN (NAND2_X4)                                    0.03       0.63 r
  U14437/ZN (NAND2_X4)                                    0.02       0.65 f
  U10276/ZN (INV_X8)                                      0.01       0.66 r
  U14425/ZN (NAND2_X4)                                    0.01       0.68 f
  U14390/ZN (NAND2_X4)                                    0.02       0.70 r
  U10278/ZN (INV_X8)                                      0.01       0.71 f
  U14538/ZN (NAND2_X4)                                    0.02       0.74 r
  U14537/ZN (NAND2_X4)                                    0.02       0.75 f
  U13835/ZN (NOR2_X4)                                     0.04       0.79 r
  U13817/ZN (INV_X4)                                      0.02       0.81 f
  U14192/ZN (NAND3_X4)                                    0.03       0.84 r
  U13785/ZN (NAND2_X4)                                    0.02       0.85 f
  U17069/ZN (OAI21_X4)                                    0.04       0.90 r
  U14444/ZN (INV_X1)                                      0.03       0.92 f
  U18261/ZN (XNOR2_X2)                                    0.06       0.99 f
  U18262/ZN (NAND2_X2)                                    0.03       1.02 r
  U18279/ZN (NAND4_X2)                                    0.03       1.05 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/D (DFFR_X1)      0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[82]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U17035/ZN (XNOR2_X2)                                    0.08       0.59 f
  U17036/ZN (OAI21_X4)                                    0.04       0.63 r
  U14388/ZN (INV_X4)                                      0.01       0.65 f
  U17039/ZN (OAI21_X4)                                    0.04       0.69 r
  U14137/ZN (NAND2_X4)                                    0.02       0.71 f
  U14136/ZN (NAND2_X4)                                    0.03       0.73 r
  U14135/ZN (NAND2_X4)                                    0.02       0.75 f
  U14134/ZN (NAND2_X4)                                    0.02       0.77 r
  U18199/ZN (INV_X4)                                      0.01       0.79 f
  U18200/ZN (OAI21_X4)                                    0.04       0.82 r
  U13762/ZN (NAND2_X4)                                    0.02       0.84 f
  U14562/ZN (NAND4_X1)                                    0.05       0.89 r
  U12458/ZN (AOI21_X2)                                    0.03       0.92 f
  U18455/ZN (XNOR2_X2)                                    0.06       0.98 f
  U18471/ZN (OAI221_X2)                                   0.05       1.02 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/D (DFFR_X1)      0.00       1.02 r
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[88]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.12       0.12 r
  U13774/ZN (NAND2_X4)                                    0.03       0.14 f
  U15585/ZN (NOR2_X4)                                     0.04       0.18 r
  U13742/ZN (NAND3_X2)                                    0.02       0.21 f
  U10553/ZN (INV_X4)                                      0.03       0.23 r
  U15586/ZN (NAND3_X4)                                    0.03       0.26 f
  U15587/ZN (INV_X4)                                      0.04       0.30 r
  U15588/ZN (NAND3_X4)                                    0.04       0.33 f
  U13621/ZN (INV_X8)                                      0.02       0.35 r
  U13776/ZN (NAND2_X4)                                    0.02       0.37 f
  U15589/ZN (INV_X4)                                      0.02       0.39 r
  U13748/ZN (NAND2_X4)                                    0.02       0.41 f
  U13731/ZN (NOR2_X4)                                     0.04       0.45 r
  U13711/ZN (NAND3_X2)                                    0.03       0.48 f
  U13768/ZN (NOR3_X4)                                     0.04       0.52 r
  U13739/ZN (NAND3_X4)                                    0.03       0.56 f
  U10478/ZN (NOR3_X4)                                     0.07       0.63 r
  U15591/ZN (NAND3_X4)                                    0.04       0.67 f
  U13745/ZN (INV_X8)                                      0.02       0.69 r
  U13744/ZN (NAND2_X4)                                    0.02       0.70 f
  U15592/ZN (INV_X4)                                      0.02       0.72 r
  U13065/ZN (NAND2_X2)                                    0.02       0.75 f
  U15593/ZN (INV_X4)                                      0.02       0.77 r
  U13758/ZN (NAND2_X4)                                    0.02       0.79 f
  U16183/ZN (INV_X4)                                      0.03       0.81 r
  U13761/ZN (NAND2_X4)                                    0.02       0.84 f
  U15594/ZN (INV_X4)                                      0.02       0.86 r
  U13831/ZN (NAND2_X4)                                    0.02       0.88 f
  U15595/ZN (NOR2_X4)                                     0.03       0.91 r
  U15596/ZN (XNOR2_X2)                                    0.07       0.98 r
  U16831/ZN (OAI22_X2)                                    0.04       1.02 f
  IF_ID_REG/IF_ID_REG/out_reg[0]/D (DFFR_X1)              0.00       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[0]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U17035/ZN (XNOR2_X2)                                    0.08       0.59 f
  U17036/ZN (OAI21_X4)                                    0.04       0.63 r
  U14388/ZN (INV_X4)                                      0.01       0.65 f
  U17039/ZN (OAI21_X4)                                    0.04       0.69 r
  U14137/ZN (NAND2_X4)                                    0.02       0.71 f
  U14136/ZN (NAND2_X4)                                    0.03       0.73 r
  U14135/ZN (NAND2_X4)                                    0.02       0.75 f
  U14134/ZN (NAND2_X4)                                    0.02       0.77 r
  U18199/ZN (INV_X4)                                      0.01       0.79 f
  U18200/ZN (OAI21_X4)                                    0.04       0.82 r
  U13762/ZN (NAND2_X4)                                    0.02       0.84 f
  U10268/ZN (NAND2_X4)                                    0.03       0.87 r
  U18802/ZN (XNOR2_X2)                                    0.06       0.93 r
  U13649/ZN (AOI21_X2)                                    0.03       0.96 f
  U18804/ZN (NAND4_X2)                                    0.07       1.02 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/D (DFFR_X1)      0.00       1.02 r
  data arrival time                                                  1.02

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[94]/CK (DFFR_X1)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[124]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U13895/ZN (OAI21_X4)                                    0.04       0.69 r
  U13892/ZN (INV_X8)                                      0.01       0.70 f
  U13891/ZN (NAND2_X2)                                    0.02       0.72 r
  U13890/ZN (NAND3_X2)                                    0.02       0.75 f
  U10517/ZN (NAND3_X2)                                    0.05       0.79 r
  U13884/ZN (NAND3_X4)                                    0.03       0.83 f
  U13901/ZN (NAND2_X4)                                    0.03       0.86 r
  U14037/Z (CLKBUF_X3)                                    0.04       0.90 r
  U10227/ZN (INV_X4)                                      0.01       0.91 f
  U17688/ZN (XNOR2_X2)                                    0.05       0.96 f
  U17689/ZN (OAI221_X2)                                   0.04       1.01 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[124]/D (DFFR_X1)     0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[124]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[128]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U10396/ZN (INV_X16)                                     0.01       0.18 f
  U13947/ZN (OAI21_X4)                                    0.03       0.21 r
  U13858/ZN (XNOR2_X2)                                    0.06       0.27 r
  U10360/ZN (INV_X4)                                      0.02       0.29 f
  U10371/ZN (INV_X4)                                      0.03       0.32 r
  U13851/ZN (NAND3_X4)                                    0.03       0.35 f
  U10320/ZN (INV_X8)                                      0.02       0.36 r
  U12555/ZN (NAND3_X4)                                    0.02       0.39 f
  U12552/ZN (INV_X8)                                      0.02       0.41 r
  U13850/ZN (INV_X16)                                     0.01       0.42 f
  U14389/ZN (NAND2_X4)                                    0.03       0.45 r
  U14156/ZN (NOR3_X4)                                     0.02       0.47 f
  U16762/ZN (NOR2_X4)                                     0.03       0.50 r
  U16764/ZN (AOI21_X4)                                    0.02       0.52 f
  U14046/ZN (OAI22_X4)                                    0.04       0.56 r
  U12554/ZN (OAI21_X2)                                    0.04       0.60 f
  U14021/ZN (NAND2_X4)                                    0.04       0.63 r
  U10366/ZN (INV_X4)                                      0.02       0.65 f
  U10353/Z (BUF_X32)                                      0.16       0.81 f
  U14242/ZN (INV_X1)                                      0.04       0.84 r
  U13565/ZN (NAND2_X1)                                    0.02       0.87 f
  U14377/ZN (NAND2_X1)                                    0.04       0.91 r
  U18148/ZN (XNOR2_X2)                                    0.07       0.98 r
  U18151/ZN (OAI211_X2)                                   0.03       1.00 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[128]/D (DFFR_X1)     0.00       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[128]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.12       0.12 r
  U13774/ZN (NAND2_X4)                                    0.03       0.14 f
  U15585/ZN (NOR2_X4)                                     0.04       0.18 r
  U13742/ZN (NAND3_X2)                                    0.02       0.21 f
  U10553/ZN (INV_X4)                                      0.03       0.23 r
  U15586/ZN (NAND3_X4)                                    0.03       0.26 f
  U15587/ZN (INV_X4)                                      0.04       0.30 r
  U15588/ZN (NAND3_X4)                                    0.04       0.33 f
  U13621/ZN (INV_X8)                                      0.02       0.35 r
  U13776/ZN (NAND2_X4)                                    0.02       0.37 f
  U15589/ZN (INV_X4)                                      0.02       0.39 r
  U13748/ZN (NAND2_X4)                                    0.02       0.41 f
  U13731/ZN (NOR2_X4)                                     0.04       0.45 r
  U13711/ZN (NAND3_X2)                                    0.03       0.48 f
  U13768/ZN (NOR3_X4)                                     0.04       0.52 r
  U13739/ZN (NAND3_X4)                                    0.03       0.56 f
  U10478/ZN (NOR3_X4)                                     0.07       0.63 r
  U15591/ZN (NAND3_X4)                                    0.04       0.67 f
  U13745/ZN (INV_X8)                                      0.02       0.69 r
  U13744/ZN (NAND2_X4)                                    0.02       0.70 f
  U15592/ZN (INV_X4)                                      0.02       0.72 r
  U13065/ZN (NAND2_X2)                                    0.02       0.75 f
  U15593/ZN (INV_X4)                                      0.02       0.77 r
  U13758/ZN (NAND2_X4)                                    0.02       0.79 f
  U16183/ZN (INV_X4)                                      0.03       0.81 r
  U13761/ZN (NAND2_X4)                                    0.02       0.84 f
  U15594/ZN (INV_X4)                                      0.02       0.86 r
  U13831/ZN (NAND2_X4)                                    0.02       0.88 f
  U15633/ZN (XNOR2_X2)                                    0.06       0.94 f
  U17993/ZN (OAI22_X2)                                    0.07       1.01 r
  IF_ID_REG/IF_ID_REG/out_reg[1]/D (DFFR_X1)              0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[1]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: ID_EX_REG/ID_EX_REG/out_reg[146]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[127]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_REG/ID_EX_REG/out_reg[146]/CK (DFFR_X2)           0.00 #     0.00 r
  ID_EX_REG/ID_EX_REG/out_reg[146]/QN (DFFR_X2)           0.12       0.12 r
  U13880/ZN (INV_X4)                                      0.02       0.14 f
  U13879/ZN (INV_X16)                                     0.02       0.16 r
  U14090/ZN (OR2_X4)                                      0.04       0.20 r
  U16743/ZN (OAI21_X4)                                    0.03       0.23 f
  U13930/ZN (NAND2_X4)                                    0.02       0.25 r
  U13929/ZN (NAND2_X4)                                    0.02       0.27 f
  U10287/ZN (INV_X8)                                      0.02       0.30 r
  U13926/ZN (NAND3_X4)                                    0.04       0.34 f
  U13927/ZN (NAND3_X4)                                    0.03       0.37 r
  U10374/ZN (INV_X4)                                      0.01       0.39 f
  U10375/ZN (INV_X8)                                      0.02       0.40 r
  U10397/ZN (NAND3_X4)                                    0.02       0.42 f
  U13849/ZN (NAND3_X2)                                    0.04       0.46 r
  U13912/ZN (NAND2_X4)                                    0.02       0.48 f
  U13913/ZN (INV_X8)                                      0.02       0.50 r
  U14057/ZN (NOR3_X4)                                     0.02       0.53 f
  U14023/ZN (OAI22_X4)                                    0.06       0.59 r
  U14021/ZN (NAND2_X4)                                    0.02       0.61 f
  U10366/ZN (INV_X4)                                      0.02       0.64 r
  U13895/ZN (OAI21_X4)                                    0.02       0.66 f
  U13892/ZN (INV_X8)                                      0.02       0.68 r
  U13893/ZN (NAND2_X4)                                    0.02       0.70 f
  U10218/Z (BUF_X32)                                      0.16       0.85 f
  U14569/ZN (NAND2_X1)                                    0.06       0.91 r
  U18054/ZN (XNOR2_X2)                                    0.06       0.97 r
  U18057/ZN (OAI211_X2)                                   0.03       1.00 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[127]/D (DFFR_X1)     0.00       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[127]/CK (DFFR_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[102]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[102]/CK (DFFR_X2)         0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[102]/Q (DFFR_X2)          0.22       0.22 f
  U14213/ZN (NAND3_X4)                                    0.04       0.26 r
  U14422/ZN (INV_X8)                                      0.01       0.27 f
  U14589/ZN (NAND4_X4)                                    0.03       0.30 r
  U11396/ZN (INV_X8)                                      0.02       0.32 f
  U14224/ZN (INV_X16)                                     0.02       0.34 r
  U14545/ZN (INV_X16)                                     0.01       0.35 f
  U14442/ZN (NAND2_X4)                                    0.03       0.38 r
  U14456/ZN (INV_X8)                                      0.01       0.39 f
  U14144/ZN (INV_X16)                                     0.02       0.41 r
  U14107/ZN (INV_X8)                                      0.01       0.43 f
  U16852/ZN (NAND2_X2)                                    0.03       0.46 r
  U16853/ZN (NAND3_X4)                                    0.04       0.50 f
  U16863/ZN (NAND2_X2)                                    0.06       0.56 r
  U16864/ZN (INV_X4)                                      0.02       0.58 f
  U13549/ZN (INV_X8)                                      0.04       0.62 r
  U14602/ZN (INV_X32)                                     0.01       0.63 f
  U13623/ZN (NAND2_X4)                                    0.03       0.66 r
  U13961/ZN (OAI221_X2)                                   0.04       0.70 f
  U18850/Z (MUX2_X2)                                      0.12       0.82 f
  U18852/ZN (NOR2_X4)                                     0.03       0.86 r
  U13635/ZN (OAI211_X2)                                   0.03       0.89 f
  U18855/ZN (INV_X4)                                      0.02       0.91 r
  U18856/ZN (NOR2_X4)                                     0.01       0.92 f
  U18857/ZN (AOI21_X4)                                    0.05       0.97 r
  U18858/ZN (NAND4_X2)                                    0.03       1.00 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/D (DFFR_X2)      0.00       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[98]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_ID_REG/IF_ID_REG/out_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.12       0.12 r
  U13774/ZN (NAND2_X4)                                    0.03       0.14 f
  U15585/ZN (NOR2_X4)                                     0.04       0.18 r
  U13742/ZN (NAND3_X2)                                    0.02       0.21 f
  U10553/ZN (INV_X4)                                      0.03       0.23 r
  U15586/ZN (NAND3_X4)                                    0.03       0.26 f
  U15587/ZN (INV_X4)                                      0.04       0.30 r
  U15588/ZN (NAND3_X4)                                    0.04       0.33 f
  U13621/ZN (INV_X8)                                      0.02       0.35 r
  U13776/ZN (NAND2_X4)                                    0.02       0.37 f
  U15589/ZN (INV_X4)                                      0.02       0.39 r
  U13748/ZN (NAND2_X4)                                    0.02       0.41 f
  U13731/ZN (NOR2_X4)                                     0.04       0.45 r
  U13711/ZN (NAND3_X2)                                    0.03       0.48 f
  U13768/ZN (NOR3_X4)                                     0.04       0.52 r
  U13739/ZN (NAND3_X4)                                    0.03       0.56 f
  U10478/ZN (NOR3_X4)                                     0.07       0.63 r
  U15591/ZN (NAND3_X4)                                    0.04       0.67 f
  U13745/ZN (INV_X8)                                      0.02       0.69 r
  U13744/ZN (NAND2_X4)                                    0.02       0.70 f
  U15592/ZN (INV_X4)                                      0.02       0.72 r
  U13065/ZN (NAND2_X2)                                    0.02       0.75 f
  U15593/ZN (INV_X4)                                      0.02       0.77 r
  U13758/ZN (NAND2_X4)                                    0.02       0.79 f
  U16183/ZN (INV_X4)                                      0.03       0.81 r
  U13761/ZN (NAND2_X4)                                    0.02       0.84 f
  U15594/ZN (INV_X4)                                      0.02       0.86 r
  U13831/ZN (NAND2_X4)                                    0.02       0.88 f
  U13830/ZN (OAI21_X1)                                    0.07       0.95 r
  U18002/ZN (OAI22_X2)                                    0.04       1.00 f
  IF_ID_REG/IF_ID_REG/out_reg[2]/D (DFFR_X1)              0.00       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_ID_REG/IF_ID_REG/out_reg[2]/CK (DFFR_X1)             0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.12       0.12 r
  U13774/ZN (NAND2_X4)                                    0.03       0.14 f
  U15585/ZN (NOR2_X4)                                     0.04       0.18 r
  U13742/ZN (NAND3_X2)                                    0.02       0.21 f
  U10553/ZN (INV_X4)                                      0.03       0.23 r
  U15586/ZN (NAND3_X4)                                    0.03       0.26 f
  U15587/ZN (INV_X4)                                      0.04       0.30 r
  U15588/ZN (NAND3_X4)                                    0.04       0.33 f
  U13621/ZN (INV_X8)                                      0.02       0.35 r
  U13776/ZN (NAND2_X4)                                    0.02       0.37 f
  U15589/ZN (INV_X4)                                      0.02       0.39 r
  U13748/ZN (NAND2_X4)                                    0.02       0.41 f
  U13731/ZN (NOR2_X4)                                     0.04       0.45 r
  U13711/ZN (NAND3_X2)                                    0.03       0.48 f
  U13768/ZN (NOR3_X4)                                     0.04       0.52 r
  U13739/ZN (NAND3_X4)                                    0.03       0.56 f
  U10478/ZN (NOR3_X4)                                     0.07       0.63 r
  U15591/ZN (NAND3_X4)                                    0.04       0.67 f
  U13745/ZN (INV_X8)                                      0.02       0.69 r
  U13744/ZN (NAND2_X4)                                    0.02       0.70 f
  U15592/ZN (INV_X4)                                      0.02       0.72 r
  U13065/ZN (NAND2_X2)                                    0.02       0.75 f
  U15593/ZN (INV_X4)                                      0.02       0.77 r
  U13758/ZN (NAND2_X4)                                    0.02       0.79 f
  U16183/ZN (INV_X4)                                      0.03       0.81 r
  U13761/ZN (NAND2_X4)                                    0.02       0.84 f
  U15594/ZN (INV_X4)                                      0.02       0.86 r
  U13831/ZN (NAND2_X4)                                    0.02       0.88 f
  U15595/ZN (NOR2_X4)                                     0.03       0.91 r
  U15596/ZN (XNOR2_X2)                                    0.07       0.98 r
  U15600/ZN (OAI221_X2)                                   0.03       1.01 f
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[0].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[59]/Q (DFFR_X1)             0.22       0.22 f
  U13706/ZN (NOR3_X2)                                     0.07       0.29 r
  U14804/ZN (NAND2_X2)                                    0.03       0.31 f
  U14809/ZN (NOR3_X4)                                     0.03       0.34 r
  U13598/ZN (NAND3_X2)                                    0.03       0.38 f
  U14810/ZN (NAND3_X4)                                    0.03       0.41 r
  U14812/ZN (NOR2_X4)                                     0.02       0.43 f
  U13644/ZN (INV_X8)                                      0.02       0.45 r
  U10474/ZN (INV_X8)                                      0.02       0.46 f
  U13647/ZN (INV_X1)                                      0.04       0.51 r
  U15562/ZN (OAI21_X4)                                    0.03       0.54 f
  U13599/ZN (INV_X8)                                      0.02       0.56 r
  U15575/ZN (XNOR2_X2)                                    0.06       0.62 r
  U15579/ZN (NAND3_X2)                                    0.03       0.64 f
  U13707/ZN (OAI22_X4)                                    0.07       0.71 r
  U15582/ZN (NAND3_X4)                                    0.03       0.74 f
  U15583/ZN (NAND2_X2)                                    0.05       0.79 r
  U13796/ZN (NAND2_X4)                                    0.03       0.82 f
  U13795/ZN (INV_X16)                                     0.03       0.85 r
  U14601/ZN (INV_X32)                                     0.01       0.86 f
  U16638/Z (MUX2_X2)                                      0.11       0.97 f
  U16639/ZN (NAND2_X2)                                    0.03       1.01 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       1.01 r
  data arrival time                                                  1.01

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.04       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.05


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.12       0.12 r
  U13774/ZN (NAND2_X4)                                    0.03       0.14 f
  U15585/ZN (NOR2_X4)                                     0.04       0.18 r
  U13742/ZN (NAND3_X2)                                    0.02       0.21 f
  U10553/ZN (INV_X4)                                      0.03       0.23 r
  U15586/ZN (NAND3_X4)                                    0.03       0.26 f
  U15587/ZN (INV_X4)                                      0.04       0.30 r
  U15588/ZN (NAND3_X4)                                    0.04       0.33 f
  U13621/ZN (INV_X8)                                      0.02       0.35 r
  U13776/ZN (NAND2_X4)                                    0.02       0.37 f
  U15589/ZN (INV_X4)                                      0.02       0.39 r
  U13748/ZN (NAND2_X4)                                    0.02       0.41 f
  U13731/ZN (NOR2_X4)                                     0.04       0.45 r
  U13711/ZN (NAND3_X2)                                    0.03       0.48 f
  U13768/ZN (NOR3_X4)                                     0.04       0.52 r
  U13739/ZN (NAND3_X4)                                    0.03       0.56 f
  U10478/ZN (NOR3_X4)                                     0.07       0.63 r
  U15591/ZN (NAND3_X4)                                    0.04       0.67 f
  U13745/ZN (INV_X8)                                      0.02       0.69 r
  U13744/ZN (NAND2_X4)                                    0.02       0.70 f
  U15592/ZN (INV_X4)                                      0.02       0.72 r
  U13065/ZN (NAND2_X2)                                    0.02       0.75 f
  U15593/ZN (INV_X4)                                      0.02       0.77 r
  U13758/ZN (NAND2_X4)                                    0.02       0.79 f
  U16183/ZN (INV_X4)                                      0.03       0.81 r
  U13761/ZN (NAND2_X4)                                    0.02       0.84 f
  U15594/ZN (INV_X4)                                      0.02       0.86 r
  U13831/ZN (NAND2_X4)                                    0.02       0.88 f
  U15633/ZN (XNOR2_X2)                                    0.06       0.94 f
  U15636/ZN (OAI211_X2)                                   0.05       0.99 r
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[1].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


  Startpoint: IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00 #     0.00 r
  IF_STAGE/PC_REG/REG_32BIT[29].REGISTER1/STORE_DATA/q_reg/Q (DFF_X2)
                                                          0.12       0.12 r
  U13774/ZN (NAND2_X4)                                    0.03       0.14 f
  U15585/ZN (NOR2_X4)                                     0.04       0.18 r
  U13742/ZN (NAND3_X2)                                    0.02       0.21 f
  U10553/ZN (INV_X4)                                      0.03       0.23 r
  U15586/ZN (NAND3_X4)                                    0.03       0.26 f
  U15587/ZN (INV_X4)                                      0.04       0.30 r
  U15588/ZN (NAND3_X4)                                    0.04       0.33 f
  U13621/ZN (INV_X8)                                      0.02       0.35 r
  U13776/ZN (NAND2_X4)                                    0.02       0.37 f
  U15589/ZN (INV_X4)                                      0.02       0.39 r
  U13748/ZN (NAND2_X4)                                    0.02       0.41 f
  U13731/ZN (NOR2_X4)                                     0.04       0.45 r
  U13711/ZN (NAND3_X2)                                    0.03       0.48 f
  U13768/ZN (NOR3_X4)                                     0.04       0.52 r
  U13739/ZN (NAND3_X4)                                    0.03       0.56 f
  U10478/ZN (NOR3_X4)                                     0.07       0.63 r
  U15591/ZN (NAND3_X4)                                    0.04       0.67 f
  U13745/ZN (INV_X8)                                      0.02       0.69 r
  U13744/ZN (NAND2_X4)                                    0.02       0.70 f
  U15592/ZN (INV_X4)                                      0.02       0.72 r
  U13065/ZN (NAND2_X2)                                    0.02       0.75 f
  U15593/ZN (INV_X4)                                      0.02       0.77 r
  U13758/ZN (NAND2_X4)                                    0.02       0.79 f
  U16183/ZN (INV_X4)                                      0.03       0.81 r
  U13761/ZN (NAND2_X4)                                    0.02       0.84 f
  U15594/ZN (INV_X4)                                      0.02       0.86 r
  U13831/ZN (NAND2_X4)                                    0.02       0.88 f
  U13830/ZN (OAI21_X1)                                    0.07       0.95 r
  U16182/ZN (OAI211_X2)                                   0.03       0.98 f
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/D (DFF_X2)
                                                          0.00       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[2].REGISTER1/STORE_DATA/q_reg/CK (DFF_X2)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/CK (DFFR_X2)     0.00 #     0.00 r
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[68]/Q (DFFR_X2)      0.19       0.19 f
  U16707/ZN (XNOR2_X2)                                    0.06       0.25 r
  U16708/ZN (NAND3_X4)                                    0.03       0.29 f
  U14426/ZN (INV_X8)                                      0.02       0.31 r
  U14590/ZN (NAND2_X4)                                    0.03       0.33 f
  U12011/ZN (INV_X8)                                      0.03       0.37 r
  U14256/ZN (INV_X16)                                     0.02       0.38 f
  U14542/ZN (NAND3_X1)                                    0.07       0.46 r
  U16845/ZN (NAND3_X4)                                    0.05       0.51 f
  U17035/ZN (XNOR2_X2)                                    0.08       0.59 f
  U17036/ZN (OAI21_X4)                                    0.04       0.63 r
  U14388/ZN (INV_X4)                                      0.01       0.65 f
  U17039/ZN (OAI21_X4)                                    0.04       0.69 r
  U14137/ZN (NAND2_X4)                                    0.02       0.71 f
  U14136/ZN (NAND2_X4)                                    0.03       0.73 r
  U14135/ZN (NAND2_X4)                                    0.02       0.75 f
  U14134/ZN (NAND2_X4)                                    0.02       0.77 r
  U18199/ZN (INV_X4)                                      0.01       0.79 f
  U18200/ZN (OAI21_X4)                                    0.04       0.82 r
  U13756/ZN (INV_X2)                                      0.02       0.84 f
  U18758/ZN (XNOR2_X2)                                    0.06       0.91 f
  U18760/ZN (AOI21_X4)                                    0.04       0.95 r
  U18782/ZN (NAND4_X2)                                    0.02       0.97 f
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/D (DFFR_X2)      0.00       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  EX_MEM_REGISTER/EX_MEM_REG/out_reg[95]/CK (DFFR_X2)     0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[68]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11937/ZN (NOR2_X2)                                     0.03       0.79 f
  U11935/ZN (NOR2_X2)                                     0.04       0.83 r
  U18020/ZN (NAND4_X2)                                    0.03       0.86 f
  U18021/ZN (NOR3_X4)                                     0.06       0.92 r
  U18023/ZN (OAI221_X2)                                   0.04       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[68]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[68]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[59]/Q (DFFR_X1)             0.22       0.22 f
  U13706/ZN (NOR3_X2)                                     0.07       0.29 r
  U14804/ZN (NAND2_X2)                                    0.03       0.31 f
  U14809/ZN (NOR3_X4)                                     0.03       0.34 r
  U13598/ZN (NAND3_X2)                                    0.03       0.38 f
  U14810/ZN (NAND3_X4)                                    0.03       0.41 r
  U14812/ZN (NOR2_X4)                                     0.02       0.43 f
  U13644/ZN (INV_X8)                                      0.02       0.45 r
  U10474/ZN (INV_X8)                                      0.02       0.46 f
  U13647/ZN (INV_X1)                                      0.04       0.51 r
  U15562/ZN (OAI21_X4)                                    0.03       0.54 f
  U13599/ZN (INV_X8)                                      0.02       0.56 r
  U15575/ZN (XNOR2_X2)                                    0.06       0.62 r
  U15579/ZN (NAND3_X2)                                    0.03       0.64 f
  U13707/ZN (OAI22_X4)                                    0.07       0.71 r
  U15582/ZN (NAND3_X4)                                    0.03       0.74 f
  U15583/ZN (NAND2_X2)                                    0.05       0.79 r
  U13796/ZN (NAND2_X4)                                    0.03       0.82 f
  U13795/ZN (INV_X16)                                     0.03       0.85 r
  U12070/ZN (INV_X16)                                     0.02       0.87 f
  U16672/ZN (OAI21_X4)                                    0.04       0.91 r
  U13601/ZN (INV_X8)                                      0.01       0.92 f
  U16673/ZN (OAI22_X2)                                    0.06       0.98 r
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[30].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[59]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[59]/CK (DFFR_X1)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[59]/Q (DFFR_X1)             0.22       0.22 f
  U13706/ZN (NOR3_X2)                                     0.07       0.29 r
  U14804/ZN (NAND2_X2)                                    0.03       0.31 f
  U14809/ZN (NOR3_X4)                                     0.03       0.34 r
  U13598/ZN (NAND3_X2)                                    0.03       0.38 f
  U14810/ZN (NAND3_X4)                                    0.03       0.41 r
  U14812/ZN (NOR2_X4)                                     0.02       0.43 f
  U13644/ZN (INV_X8)                                      0.02       0.45 r
  U10474/ZN (INV_X8)                                      0.02       0.46 f
  U13647/ZN (INV_X1)                                      0.04       0.51 r
  U15562/ZN (OAI21_X4)                                    0.03       0.54 f
  U13599/ZN (INV_X8)                                      0.02       0.56 r
  U15575/ZN (XNOR2_X2)                                    0.06       0.62 r
  U15579/ZN (NAND3_X2)                                    0.03       0.64 f
  U13707/ZN (OAI22_X4)                                    0.07       0.71 r
  U15582/ZN (NAND3_X4)                                    0.03       0.74 f
  U15583/ZN (NAND2_X2)                                    0.05       0.79 r
  U13796/ZN (NAND2_X4)                                    0.03       0.82 f
  U13795/ZN (INV_X16)                                     0.03       0.85 r
  U12070/ZN (INV_X16)                                     0.02       0.87 f
  U16672/ZN (OAI21_X4)                                    0.04       0.91 r
  U13601/ZN (INV_X8)                                      0.01       0.92 f
  U16706/ZN (OAI22_X2)                                    0.06       0.98 r
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/D (DFF_X1)
                                                          0.00       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  IF_STAGE/PC_REG/REG_32BIT[31].REGISTER1/STORE_DATA/q_reg/CK (DFF_X1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[95]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U12057/ZN (NOR2_X2)                                     0.03       0.79 f
  U12055/ZN (NOR2_X2)                                     0.04       0.83 r
  U18987/ZN (NAND4_X2)                                    0.03       0.86 f
  U18988/ZN (NOR3_X4)                                     0.06       0.92 r
  U18989/ZN (OAI222_X2)                                   0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[95]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[95]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U10425/ZN (NAND2_X1)                                    0.05       0.58 r
  U10424/ZN (INV_X4)                                      0.02       0.60 f
  U10452/ZN (INV_X4)                                      0.10       0.70 r
  U11858/ZN (NOR2_X2)                                     0.03       0.73 f
  U15386/ZN (NOR3_X4)                                     0.03       0.76 r
  U2714/ZN (OAI221_X2)                                    0.04       0.81 f
  U17833/ZN (NOR2_X4)                                     0.04       0.85 r
  U17837/ZN (NAND4_X2)                                    0.02       0.87 f
  U17838/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[35]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[35]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U10425/ZN (NAND2_X1)                                    0.05       0.58 r
  U10424/ZN (INV_X4)                                      0.02       0.60 f
  U10452/ZN (INV_X4)                                      0.10       0.70 r
  U11947/ZN (NOR2_X2)                                     0.03       0.73 f
  U15389/ZN (NOR3_X4)                                     0.03       0.76 r
  U2687/ZN (OAI221_X2)                                    0.04       0.81 f
  U18024/ZN (NOR2_X4)                                     0.04       0.85 r
  U18028/ZN (NAND4_X2)                                    0.02       0.87 f
  U18029/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[36]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[36]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U10425/ZN (NAND2_X1)                                    0.05       0.58 r
  U10424/ZN (INV_X4)                                      0.02       0.60 f
  U10452/ZN (INV_X4)                                      0.10       0.70 r
  U11571/ZN (NOR2_X2)                                     0.03       0.73 f
  U15400/ZN (NOR3_X4)                                     0.03       0.76 r
  U2632/ZN (OAI221_X2)                                    0.04       0.81 f
  U17332/ZN (NOR2_X4)                                     0.04       0.85 r
  U17336/ZN (NAND4_X2)                                    0.02       0.87 f
  U17337/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[38]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[38]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U10425/ZN (NAND2_X1)                                    0.05       0.58 r
  U10424/ZN (INV_X4)                                      0.02       0.60 f
  U10452/ZN (INV_X4)                                      0.10       0.70 r
  U11886/ZN (NOR2_X2)                                     0.03       0.73 f
  U15419/ZN (NOR3_X4)                                     0.03       0.76 r
  U2547/ZN (OAI221_X2)                                    0.04       0.81 f
  U17874/ZN (NOR2_X4)                                     0.04       0.85 r
  U17878/ZN (NAND4_X2)                                    0.02       0.87 f
  U17879/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[41]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[41]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U10425/ZN (NAND2_X1)                                    0.05       0.58 r
  U10424/ZN (INV_X4)                                      0.02       0.60 f
  U10452/ZN (INV_X4)                                      0.10       0.70 r
  U11631/ZN (NOR2_X2)                                     0.03       0.73 f
  U15422/ZN (NOR3_X4)                                     0.03       0.76 r
  U2520/ZN (OAI221_X2)                                    0.04       0.81 f
  U17413/ZN (NOR2_X4)                                     0.04       0.85 r
  U17417/ZN (NAND4_X2)                                    0.02       0.87 f
  U17418/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[42]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[42]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[43]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U10425/ZN (NAND2_X1)                                    0.05       0.58 r
  U10424/ZN (INV_X4)                                      0.02       0.60 f
  U10452/ZN (INV_X4)                                      0.10       0.70 r
  U11663/ZN (NOR2_X2)                                     0.03       0.73 f
  U15425/ZN (NOR3_X4)                                     0.03       0.76 r
  U2493/ZN (OAI221_X2)                                    0.04       0.81 f
  U17475/ZN (NOR2_X4)                                     0.04       0.85 r
  U17479/ZN (NAND4_X2)                                    0.02       0.87 f
  U17480/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[43]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[43]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[164]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11937/ZN (NOR2_X2)                                     0.03       0.79 f
  U11935/ZN (NOR2_X2)                                     0.04       0.83 r
  U18020/ZN (NAND4_X2)                                    0.03       0.86 f
  U18021/ZN (NOR3_X4)                                     0.06       0.92 r
  U18022/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[164]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[164]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[175]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11787/ZN (NOR2_X2)                                     0.03       0.79 f
  U11785/ZN (NOR2_X2)                                     0.04       0.83 r
  U17676/ZN (NAND4_X2)                                    0.03       0.86 f
  U17677/ZN (NOR3_X4)                                     0.06       0.92 r
  U17678/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[175]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[175]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[161]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11914/ZN (NOR2_X2)                                     0.03       0.79 f
  U11912/ZN (NOR2_X2)                                     0.04       0.83 r
  U17988/ZN (NAND4_X2)                                    0.03       0.86 f
  U17989/ZN (NOR3_X4)                                     0.06       0.92 r
  U17990/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[161]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[161]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[162]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11825/ZN (NOR2_X2)                                     0.03       0.79 f
  U11823/ZN (NOR2_X2)                                     0.04       0.83 r
  U17793/ZN (NAND4_X2)                                    0.03       0.86 f
  U17794/ZN (NOR3_X4)                                     0.06       0.92 r
  U17795/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[162]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[162]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[163]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11849/ZN (NOR2_X2)                                     0.03       0.79 f
  U11847/ZN (NOR2_X2)                                     0.04       0.83 r
  U17829/ZN (NAND4_X2)                                    0.03       0.86 f
  U17830/ZN (NOR3_X4)                                     0.06       0.92 r
  U17831/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[163]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[163]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[169]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11877/ZN (NOR2_X2)                                     0.03       0.79 f
  U11875/ZN (NOR2_X2)                                     0.04       0.83 r
  U17870/ZN (NAND4_X2)                                    0.03       0.86 f
  U17871/ZN (NOR3_X4)                                     0.06       0.92 r
  U17872/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[169]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[169]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[174]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11764/ZN (NOR2_X2)                                     0.03       0.79 f
  U11762/ZN (NOR2_X2)                                     0.04       0.83 r
  U17651/ZN (NAND4_X2)                                    0.03       0.86 f
  U17652/ZN (NOR3_X4)                                     0.06       0.92 r
  U17653/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[174]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[174]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[165]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11533/ZN (NOR2_X2)                                     0.03       0.79 f
  U11531/ZN (NOR2_X2)                                     0.04       0.83 r
  U17214/ZN (NAND4_X2)                                    0.03       0.86 f
  U17215/ZN (NOR3_X4)                                     0.06       0.92 r
  U17216/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[165]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[165]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[166]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11557/ZN (NOR2_X2)                                     0.03       0.79 f
  U11555/ZN (NOR2_X2)                                     0.04       0.83 r
  U17328/ZN (NAND4_X2)                                    0.03       0.86 f
  U17329/ZN (NOR3_X4)                                     0.06       0.92 r
  U17330/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[166]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[166]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[160]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11489/ZN (NOR2_X2)                                     0.03       0.79 f
  U11487/ZN (NOR2_X2)                                     0.04       0.83 r
  U16822/ZN (NAND4_X2)                                    0.03       0.86 f
  U16823/ZN (NOR3_X4)                                     0.06       0.92 r
  U16824/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[160]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[160]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[167]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11681/ZN (NOR2_X2)                                     0.03       0.79 f
  U11679/ZN (NOR2_X2)                                     0.04       0.83 r
  U17523/ZN (NAND4_X2)                                    0.03       0.86 f
  U17524/ZN (NOR3_X4)                                     0.06       0.92 r
  U17525/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[167]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[167]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[168]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11589/ZN (NOR2_X2)                                     0.03       0.79 f
  U11587/ZN (NOR2_X2)                                     0.04       0.83 r
  U17359/ZN (NAND4_X2)                                    0.03       0.86 f
  U17360/ZN (NOR3_X4)                                     0.06       0.92 r
  U17361/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[168]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[168]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[170]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11617/ZN (NOR2_X2)                                     0.03       0.79 f
  U11615/ZN (NOR2_X2)                                     0.04       0.83 r
  U17409/ZN (NAND4_X2)                                    0.03       0.86 f
  U17410/ZN (NOR3_X4)                                     0.06       0.92 r
  U17411/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[170]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[170]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[171]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11649/ZN (NOR2_X2)                                     0.03       0.79 f
  U11647/ZN (NOR2_X2)                                     0.04       0.83 r
  U17471/ZN (NAND4_X2)                                    0.03       0.86 f
  U17472/ZN (NOR3_X4)                                     0.06       0.92 r
  U17473/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[171]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[171]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[172]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11706/ZN (NOR2_X2)                                     0.03       0.79 f
  U11704/ZN (NOR2_X2)                                     0.04       0.83 r
  U17559/ZN (NAND4_X2)                                    0.03       0.86 f
  U17560/ZN (NOR3_X4)                                     0.06       0.92 r
  U17561/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[172]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[172]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[173]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11736/ZN (NOR2_X2)                                     0.03       0.79 f
  U11734/ZN (NOR2_X2)                                     0.04       0.83 r
  U17617/ZN (NAND4_X2)                                    0.03       0.86 f
  U17618/ZN (NOR3_X4)                                     0.06       0.92 r
  U17619/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[173]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[173]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[191]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U12057/ZN (NOR2_X2)                                     0.03       0.79 f
  U12055/ZN (NOR2_X2)                                     0.04       0.83 r
  U18987/ZN (NAND4_X2)                                    0.03       0.86 f
  U18988/ZN (NOR3_X4)                                     0.06       0.92 r
  U18990/ZN (OAI22_X2)                                    0.03       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[191]/D (DFFR_X1)            0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[191]/CK (DFFR_X1)           0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[48]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13655/ZN (AND2_X4)                                     0.08       0.53 f
  U15342/ZN (NAND2_X2)                                    0.04       0.57 r
  U15343/ZN (INV_X4)                                      0.01       0.58 f
  U10566/ZN (INV_X4)                                      0.04       0.62 r
  U10697/ZN (INV_X16)                                     0.03       0.65 f
  U12144/ZN (AOI222_X1)                                   0.13       0.78 r
  U2347/ZN (OAI221_X2)                                    0.05       0.83 f
  U2343/ZN (NOR4_X2)                                      0.09       0.92 r
  U2342/ZN (OAI22_X2)                                     0.04       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[48]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[48]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[49]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13688/ZN (AND2_X4)                                     0.08       0.54 f
  U12825/ZN (AND2_X4)                                     0.07       0.60 f
  U10678/ZN (INV_X8)                                      0.05       0.65 r
  U10856/ZN (INV_X4)                                      0.06       0.71 f
  U2337/ZN (AOI221_X2)                                    0.06       0.78 r
  U2328/ZN (NAND4_X2)                                     0.04       0.81 f
  U17939/ZN (NOR2_X4)                                     0.03       0.84 r
  U17943/ZN (NAND3_X2)                                    0.02       0.87 f
  U17944/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[49]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[49]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13688/ZN (AND2_X4)                                     0.08       0.54 f
  U12825/ZN (AND2_X4)                                     0.07       0.60 f
  U10678/ZN (INV_X8)                                      0.05       0.65 r
  U10856/ZN (INV_X4)                                      0.06       0.71 f
  U2306/ZN (AOI221_X2)                                    0.06       0.78 r
  U2297/ZN (NAND4_X2)                                     0.04       0.81 f
  U18060/ZN (NOR2_X4)                                     0.03       0.84 r
  U18064/ZN (NAND3_X2)                                    0.02       0.87 f
  U18065/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[50]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[50]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13688/ZN (AND2_X4)                                     0.08       0.54 f
  U12825/ZN (AND2_X4)                                     0.07       0.60 f
  U10678/ZN (INV_X8)                                      0.05       0.65 r
  U10856/ZN (INV_X4)                                      0.06       0.71 f
  U2277/ZN (AOI221_X2)                                    0.06       0.78 r
  U2268/ZN (NAND4_X2)                                     0.04       0.81 f
  U18105/ZN (NOR2_X4)                                     0.03       0.84 r
  U18109/ZN (NAND3_X2)                                    0.02       0.87 f
  U18110/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[51]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[51]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[52]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13688/ZN (AND2_X4)                                     0.08       0.54 f
  U12825/ZN (AND2_X4)                                     0.07       0.60 f
  U10678/ZN (INV_X8)                                      0.05       0.65 r
  U10856/ZN (INV_X4)                                      0.06       0.71 f
  U2248/ZN (AOI221_X2)                                    0.06       0.78 r
  U2240/ZN (NAND4_X2)                                     0.04       0.81 f
  U18154/ZN (NOR2_X4)                                     0.03       0.84 r
  U18158/ZN (NAND3_X2)                                    0.02       0.87 f
  U18159/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[52]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[52]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13688/ZN (AND2_X4)                                     0.08       0.54 f
  U12825/ZN (AND2_X4)                                     0.07       0.60 f
  U10678/ZN (INV_X8)                                      0.05       0.65 r
  U10856/ZN (INV_X4)                                      0.06       0.71 f
  U2220/ZN (AOI221_X2)                                    0.06       0.78 r
  U2212/ZN (NAND4_X2)                                     0.04       0.81 f
  U18282/ZN (NOR2_X4)                                     0.03       0.84 r
  U18286/ZN (NAND3_X2)                                    0.02       0.87 f
  U18287/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[53]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[53]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: MEM_WB_REG/MEM_WB_REG/out_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[54]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/CK (DFFR_X2)          0.00 #     0.00 r
  MEM_WB_REG/MEM_WB_REG/out_reg[36]/Q (DFFR_X2)           0.20       0.20 f
  U13633/ZN (INV_X8)                                      0.03       0.23 r
  U13789/Z (XOR2_X1)                                      0.08       0.31 r
  U11226/ZN (NAND2_X1)                                    0.04       0.35 f
  U15340/ZN (NOR2_X4)                                     0.03       0.38 r
  U15341/ZN (NAND2_X2)                                    0.02       0.40 f
  U13619/ZN (AND2_X4)                                     0.06       0.46 f
  U13688/ZN (AND2_X4)                                     0.08       0.54 f
  U12825/ZN (AND2_X4)                                     0.07       0.60 f
  U10678/ZN (INV_X8)                                      0.05       0.65 r
  U10856/ZN (INV_X4)                                      0.06       0.71 f
  U2192/ZN (AOI221_X2)                                    0.06       0.78 r
  U2184/ZN (NAND4_X2)                                     0.04       0.81 f
  U18381/ZN (NOR2_X4)                                     0.03       0.84 r
  U18385/ZN (NAND3_X2)                                    0.02       0.87 f
  U18386/Z (MUX2_X2)                                      0.09       0.96 f
  ID_EX_REG/ID_EX_REG/out_reg[54]/D (DFFR_X1)             0.00       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[54]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[79]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11787/ZN (NOR2_X2)                                     0.03       0.79 f
  U11785/ZN (NOR2_X2)                                     0.04       0.83 r
  U17676/ZN (NAND4_X2)                                    0.03       0.86 f
  U17677/ZN (NOR3_X4)                                     0.06       0.92 r
  U17679/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[79]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[79]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[65]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11914/ZN (NOR2_X2)                                     0.03       0.79 f
  U11912/ZN (NOR2_X2)                                     0.04       0.83 r
  U17988/ZN (NAND4_X2)                                    0.03       0.86 f
  U17989/ZN (NOR3_X4)                                     0.06       0.92 r
  U17991/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[65]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[65]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[66]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11825/ZN (NOR2_X2)                                     0.03       0.79 f
  U11823/ZN (NOR2_X2)                                     0.04       0.83 r
  U17793/ZN (NAND4_X2)                                    0.03       0.86 f
  U17794/ZN (NOR3_X4)                                     0.06       0.92 r
  U17796/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[66]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[66]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[67]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11849/ZN (NOR2_X2)                                     0.03       0.79 f
  U11847/ZN (NOR2_X2)                                     0.04       0.83 r
  U17829/ZN (NAND4_X2)                                    0.03       0.86 f
  U17830/ZN (NOR3_X4)                                     0.06       0.92 r
  U17832/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[67]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[67]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[71]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11681/ZN (NOR2_X2)                                     0.03       0.79 f
  U11679/ZN (NOR2_X2)                                     0.04       0.83 r
  U17523/ZN (NAND4_X2)                                    0.03       0.86 f
  U17524/ZN (NOR3_X4)                                     0.06       0.92 r
  U17526/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[71]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[71]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[72]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11589/ZN (NOR2_X2)                                     0.03       0.79 f
  U11587/ZN (NOR2_X2)                                     0.04       0.83 r
  U17359/ZN (NAND4_X2)                                    0.03       0.86 f
  U17360/ZN (NOR3_X4)                                     0.06       0.92 r
  U17362/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[72]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[72]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[73]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11877/ZN (NOR2_X2)                                     0.03       0.79 f
  U11875/ZN (NOR2_X2)                                     0.04       0.83 r
  U17870/ZN (NAND4_X2)                                    0.03       0.86 f
  U17871/ZN (NOR3_X4)                                     0.06       0.92 r
  U17873/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[73]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[73]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[76]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11706/ZN (NOR2_X2)                                     0.03       0.79 f
  U11704/ZN (NOR2_X2)                                     0.04       0.83 r
  U17559/ZN (NAND4_X2)                                    0.03       0.86 f
  U17560/ZN (NOR3_X4)                                     0.06       0.92 r
  U17562/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[76]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[76]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[77]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11736/ZN (NOR2_X2)                                     0.03       0.79 f
  U11734/ZN (NOR2_X2)                                     0.04       0.83 r
  U17617/ZN (NAND4_X2)                                    0.03       0.86 f
  U17618/ZN (NOR3_X4)                                     0.06       0.92 r
  U17620/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[77]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[77]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


  Startpoint: IF_ID_REG/IF_ID_REG/out_reg[45]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID_EX_REG/ID_EX_REG/out_reg[78]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline_processor 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  IF_ID_REG/IF_ID_REG/out_reg[45]/CK (DFFR_X2)            0.00 #     0.00 r
  IF_ID_REG/IF_ID_REG/out_reg[45]/Q (DFFR_X2)             0.22       0.22 f
  U14564/Z (XOR2_X1)                                      0.08       0.30 f
  U16796/ZN (NOR4_X2)                                     0.20       0.51 r
  U16809/ZN (NOR3_X4)                                     0.05       0.56 f
  U11388/ZN (NAND2_X1)                                    0.06       0.61 r
  U12883/ZN (INV_X4)                                      0.05       0.66 f
  U11410/ZN (INV_X4)                                      0.10       0.76 r
  U11764/ZN (NOR2_X2)                                     0.03       0.79 f
  U11762/ZN (NOR2_X2)                                     0.04       0.83 r
  U17651/ZN (NAND4_X2)                                    0.03       0.86 f
  U17652/ZN (NOR3_X4)                                     0.06       0.92 r
  U17654/ZN (OAI221_X2)                                   0.03       0.95 f
  ID_EX_REG/ID_EX_REG/out_reg[78]/D (DFFR_X1)             0.00       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  ID_EX_REG/ID_EX_REG/out_reg[78]/CK (DFFR_X1)            0.00       1.00 r
  library setup time                                     -0.07       0.93
  data required time                                                 0.93
  --------------------------------------------------------------------------
  data required time                                                 0.93
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
