Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:20:19 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/NonUniformILP/fir_GM_NonUniformILP_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.972ns (30.290%)  route 2.237ns (69.710%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 5.297 - 4.000 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.835ns (routing 0.001ns, distribution 0.834ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3154, routed)        0.835     1.772    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X116Y451       FDCE                                         r  Delay1No8_instance/Y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y451       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.851 r  Delay1No8_instance/Y_reg[15]/Q
                         net (fo=4, routed)           0.535     2.386    Delay1No8_instance/Q[15]
    SLICE_X117Y452       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.476 r  Delay1No8_instance/geqOp_carry_i_9__0/O
                         net (fo=1, routed)           0.010     2.486    Sum7_1_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X117Y452       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.601 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     2.627    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X117Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.642 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.668    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X117Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     2.720 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.408     3.128    Delay1No9_instance/CO[0]
    SLICE_X122Y452       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     3.265 r  Delay1No9_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.247     3.512    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X121Y451       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     3.637 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.098     3.735    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X120Y452       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     3.771 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.353     4.124    Delay1No9_instance/shiftVal__5[0]
    SLICE_X119Y447       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.174 r  Delay1No9_instance/shiftedFracY_d1[8]_i_2__0/O
                         net (fo=4, routed)           0.234     4.408    Delay1No9_instance/Sum7_1_impl_instance/level2[9]
    SLICE_X121Y447       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     4.558 r  Delay1No9_instance/shiftedFracY_d1[32]_i_4__0/O
                         net (fo=2, routed)           0.250     4.808    Delay1No8_instance/Y_reg[26]_0[9]
    SLICE_X119Y449       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.931 r  Delay1No8_instance/shiftedFracY_d1[16]_i_1__0/O
                         net (fo=1, routed)           0.050     4.981    Sum7_1_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X119Y449       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=3154, routed)        0.650     5.297    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X119Y449       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.311     5.607    
                         clock uncertainty           -0.035     5.572    
    SLICE_X119Y449       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.597    Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          5.597    
                         arrival time                          -4.981    
  -------------------------------------------------------------------
                         slack                                  0.616    




