\hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable}{}\section{R\+C\+C\+Ex\+\_\+\+Peripheral\+\_\+\+Clock\+\_\+\+Enable\+\_\+\+Disable}
\label{group___r_c_c_ex___peripheral___clock___enable___disable}\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}


Enables or disables the A\+H\+B/\+A\+PB peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+T\+C\+M\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga99d6bde82e92bd4b7f45fde7fd0a6760}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga99d6bde82e92bd4b7f45fde7fd0a6760}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga513814e098695e070035414285a0eb39}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga513814e098695e070035414285a0eb39}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+T\+C\+M\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+T\+C\+M\+R\+A\+M\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaa97383d7ee14e9a638eb8c9ba35658f0}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+D\+M\+A2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga222a9bad41499b041c5dbd0e64e78a2d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga222a9bad41499b041c5dbd0e64e78a2d}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0dab1b49a8c36801028f0d7dccd9aedd}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0dab1b49a8c36801028f0d7dccd9aedd}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+A\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+B\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+C\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaeaefe364dafdc0c22353969595421422}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad8982750e98b22493ae0677b3021b01b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9d4578e9566823639e049fe69cbaba69}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1eb7dd0a520cef518fb624bf7117b7e1}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+H\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gacd0be8e0abc7a66d55f5bb663df1098a}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gacd0be8e0abc7a66d55f5bb663df1098a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+I\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the A\+H\+B2 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8f885339c99130e538e4d7474933d470}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+R\+N\+G\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2564a1cc04e854a0aa895416f11e32a6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2564a1cc04e854a0aa895416f11e32a6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B2\+E\+N\+R\+\_\+\+O\+T\+G\+F\+S\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B3 peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga96dffcf5a982b89e776d0011e2904c28}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga96dffcf5a982b89e776d0011e2904c28}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+F\+M\+C\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabea7af5741c00891980da84022e945c0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabea7af5741c00891980da84022e945c0}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B3\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B3\+E\+N\+R\+\_\+\+Q\+S\+P\+I\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the Low Speed A\+PB (A\+P\+B1) peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M5\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M6\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M7\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga40b70e57e0b7741e6f62d1f2a25b0a3e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga40b70e57e0b7741e6f62d1f2a25b0a3e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M12\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga501dca0467cb5d6119144dbab79243f6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga501dca0467cb5d6119144dbab79243f6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M13\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga492911cce1e54350519e7793c897102b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga492911cce1e54350519e7793c897102b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M14\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaed03071c92bed23b141d05c8409893aa}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+L\+P\+T\+I\+M1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gadc6ab93c1c538a7f2ee24a85a6831274}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0c7d9a072dd5ad3f28220667001bfc08}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0c7d9a072dd5ad3f28220667001bfc08}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8a95ee8616f039fd0b00b0efa7297e6c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8a95ee8616f039fd0b00b0efa7297e6c}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T5\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab015d6340996f59fa36354ddcc10759d}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad8f3d2055731b09adc0e9588a1dce823}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad8f3d2055731b09adc0e9588a1dce823}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+C\+A\+N1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+D\+A\+C\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9938ea115b1c865b757f54673ca8c97b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9938ea115b1c865b757f54673ca8c97b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T7\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T7\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga741b1908bd8c5ba1822dd87d507510a7}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga741b1908bd8c5ba1822dd87d507510a7}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T8\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+A\+R\+T8\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the High Speed A\+PB (A\+P\+B2) peripheral clock. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabb93b1527822da05736d8fcae78597c9}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabb93b1527822da05736d8fcae78597c9}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M8\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab85790f59a2033b43e7b58e2bfd91aa7}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab85790f59a2033b43e7b58e2bfd91aa7}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf239c6212b26796bb449f240bcc1045}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf239c6212b26796bb449f240bcc1045}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C3\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab94e29d67ee313b4fbdbb491114a412e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab94e29d67ee313b4fbdbb491114a412e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+D\+M\+M\+C1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga85678767f2c727a545b1095d9ef69a67}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga85678767f2c727a545b1095d9ef69a67}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I4\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga33f3e5d6b2c337d84ae550b701e37455}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M10\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga68c2a52fef447801cb641586a57d15e5}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga68c2a52fef447801cb641586a57d15e5}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I5\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I5\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabab1133742baef14e8d76e1b6cba9926}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabab1133742baef14e8d76e1b6cba9926}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I6\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I6\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1f8e5c20350d611721053981830bbb12}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1f8e5c20350d611721053981830bbb12}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+A\+I1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga86941cfe8c189143837806bd4f486da5}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga86941cfe8c189143837806bd4f486da5}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+A\+I2\+EN))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enables or disables the A\+H\+B/\+A\+PB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga39066209e4e4386d4924bb8ee31ff761}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga39066209e4e4386d4924bb8ee31ff761}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaeceb46d7b24fd1147ce660ba21a8c9c6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaeceb46d7b24fd1147ce660ba21a8c9c6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_ADC3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga0e00f0ad54ffe188998d9fa4dbc211f2}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}{\_\_HAL\_RCC\_BKPSRAM\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enables or disables the A\+H\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga886a8892d3ad60d020ccb1e0d2d6f06c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga886a8892d3ad60d020ccb1e0d2d6f06c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE@{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}{\_\_HAL\_RCC\_CAN1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+A\+N1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_CAN1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}{\_\_HAL\_RCC\_DAC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+A\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_DACEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1b5c4bd52d8e7c70e105dd415a191afd}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+M\+A2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab78b8f70151109b2c5b1de20e5cb652b}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab78b8f70151109b2c5b1de20e5cb652b}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE@{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE@{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}{\_\_HAL\_RCC\_DTCMRAMEN\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+D\+T\+C\+M\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_DTCMRAMEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_DTCMRAMEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4f95da0bcb204e40ca556b27290a7541}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_FMC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+F\+M\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enables or disables the A\+H\+B3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+A\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOAEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+B\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOBEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOCEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga74340ce0f556e370aafc2b8ecdf2dd31}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2cba7d47b6aee57d469f1d8972d442f1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf0816a01f8153700ff758c8783e84e9e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga041e72359b94f19569e774030fc6ebff}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+H\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOHEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga9ae57792f686037858b05cf7da84c909}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga9ae57792f686037858b05cf7da84c909}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOIEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga1c510498725fb0c1245edaae3d9b1e53}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7e1e013e28c2c8049e057d5f797ef077}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+L\+P\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_LPTIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga5d05bd0bea3df92036c0195d5fb7f5ef}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga5d05bd0bea3df92036c0195d5fb7f5ef}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}{\_\_HAL\_RCC\_QSPI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB3ENR, RCC\_AHB3ENR\_QSPIEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga01b37cc75f9a14a55b9e89e8ccfac8af}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+N\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the A\+H\+B2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf00544b52c47b22490cd0bdf32c8ccfb}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf00544b52c47b22490cd0bdf32c8ccfb}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga06606a3cfe265f742a918426385a17fc}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga06606a3cfe265f742a918426385a17fc}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SAI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+A\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SAI2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6608439910ba24a3f1ca91223fef67f2}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6608439910ba24a3f1ca91223fef67f2}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+D\+M\+M\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SDMMC1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SDMMC1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga856c7460aa481976644736c703c6702d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga856c7460aa481976644736c703c6702d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga16612e19c1a7d4cd3c601bf2be916026}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ad5daf60ee8a66825b91afa3eb7f75c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2ad5daf60ee8a66825b91afa3eb7f75c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga7a70c26339bbcffc2ecd3d7b61066b2c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga7a70c26339bbcffc2ecd3d7b61066b2c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gabf2662a3a1baa7261e1bfa1aae10b90f}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gabf2662a3a1baa7261e1bfa1aae10b90f}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_SPI6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4e340e8887d84210e36db6903643ea27}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM10\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M10\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM10EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM11EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM11EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga72597483d0d6da14553329d2da3ad45e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga72597483d0d6da14553329d2da3ad45e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M12\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM12EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gade7a5313eb8b50127a40c5c130c7f3e1}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gade7a5313eb8b50127a40c5c130c7f3e1}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M13\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM13EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga28c0bd63fbc7500f9c209ef42c0931b6}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM14EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the High Speed A\+PB (A\+P\+B2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the Low Speed A\+PB (A\+P\+B1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM5EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM5EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM7EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa5393a02b936b1d6de896a6c09103a4}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa5393a02b936b1d6de896a6c09103a4}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM9EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_TIM9EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga4a09294d81a526606fb6e2a8bd8f2955}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga4a09294d81a526606fb6e2a8bd8f2955}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART4\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T4\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga801a26037f0fd4fa1bad78fefe677f89}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga801a26037f0fd4fa1bad78fefe677f89}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART5\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART5EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa03f5b5b0959fbd6989d04516dafa7e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaa03f5b5b0959fbd6989d04516dafa7e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART7\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T7\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART7EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gac55d407e224e9aae78e7a8f8ae55fcbf}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gac55d407e224e9aae78e7a8f8ae55fcbf}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_UART8\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+A\+R\+T8\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_UART8EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T3\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_gade1fdadf89ca65cdaf8fc75de7a3aa1e}\label{group___r_c_c_ex___peripheral___clock___enable___disable_gade1fdadf89ca65cdaf8fc75de7a3aa1e}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_FS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_OTGFSEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB2ENR, RCC\_AHB2ENR\_OTGFSEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                        \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE();\(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga6cd90a27bee2a971a2d4db353eeef8bb}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga6cd90a27bee2a971a2d4db353eeef8bb}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___clock___enable___disable_ga8405636136663e172da7d578d8e861b4}\label{group___r_c_c_ex___peripheral___clock___enable___disable_ga8405636136663e172da7d578d8e861b4}} 
\index{RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}!RCCEx\_Peripheral\_Clock\_Enable\_Disable@{RCCEx\_Peripheral\_Clock\_Enable\_Disable}}
\subsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                      \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
