<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/fpga/projects/FxBox/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - C:/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/pkg/fxbox_pkg.vhd
INFO - C:/fpga/projects/FxBox/src/pkg/fxbox_pkg.vhd(5,9-5,18) (VHDL-1014) analyzing package fxbox_pkg
INFO - C:/fpga/projects/FxBox/src/pkg/fxbox_pkg.vhd(65,14-65,23) (VHDL-1013) analyzing package body fxbox_pkg
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/box_top.vhd
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(12,8-12,15) (VHDL-1012) analyzing entity box_top
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(45,14-45,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/adc_controller.vhd
INFO - C:/fpga/projects/FxBox/src/adc_controller.vhd(12,8-12,22) (VHDL-1012) analyzing entity adc_controller
INFO - C:/fpga/projects/FxBox/src/adc_controller.vhd(27,14-27,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/dac_controller.vhd
INFO - C:/fpga/projects/FxBox/src/dac_controller.vhd(11,8-11,22) (VHDL-1012) analyzing entity dac_controller
INFO - C:/fpga/projects/FxBox/src/dac_controller.vhd(20,14-20,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/dsp_clean.vhd
INFO - C:/fpga/projects/FxBox/src/dsp_clean.vhd(11,8-11,17) (VHDL-1012) analyzing entity dsp_clean
INFO - C:/fpga/projects/FxBox/src/dsp_clean.vhd(19,14-19,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/dsp_normalize.vhd
INFO - C:/fpga/projects/FxBox/src/dsp_normalize.vhd(19,8-19,21) (VHDL-1012) analyzing entity dsp_normalize
INFO - C:/fpga/projects/FxBox/src/dsp_normalize.vhd(27,14-27,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/i2s_master.vhd
INFO - C:/fpga/projects/FxBox/src/i2s_master.vhd(26,8-26,18) (VHDL-1012) analyzing entity i2s_master
INFO - C:/fpga/projects/FxBox/src/i2s_master.vhd(39,14-39,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/i2s_slave.vhd
INFO - C:/fpga/projects/FxBox/src/i2s_slave.vhd(26,8-26,17) (VHDL-1012) analyzing entity i2s_slave
INFO - C:/fpga/projects/FxBox/src/i2s_slave.vhd(39,14-39,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/display_driver.vhd
INFO - C:/fpga/projects/FxBox/src/display_driver.vhd(12,8-12,22) (VHDL-1012) analyzing entity display_driver
INFO - C:/fpga/projects/FxBox/src/display_driver.vhd(22,14-22,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/i2c_controller.vhd
INFO - C:/fpga/projects/FxBox/src/i2c_controller.vhd(12,8-12,22) (VHDL-1012) analyzing entity i2c_controller
INFO - C:/fpga/projects/FxBox/src/i2c_controller.vhd(25,14-25,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/i2c_master.vhd
INFO - C:/fpga/projects/FxBox/src/i2c_master.vhd(51,8-51,18) (VHDL-1012) analyzing entity i2c_master
INFO - C:/fpga/projects/FxBox/src/i2c_master.vhd(66,14-66,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/input_handler.vhd
INFO - C:/fpga/projects/FxBox/src/input_handler.vhd(9,8-9,21) (VHDL-1012) analyzing entity input_handler
INFO - C:/fpga/projects/FxBox/src/input_handler.vhd(17,14-17,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/src/clock_tree.vhd
INFO - C:/fpga/projects/FxBox/src/clock_tree.vhd(86,8-86,18) (VHDL-1012) analyzing entity clock_tree
INFO - C:/fpga/projects/FxBox/src/clock_tree.vhd(94,14-94,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/rom/ascii_table.vhd
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(14,8-14,19) (VHDL-1012) analyzing entity ascii_table
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/rom/screen_clean.vhd
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(14,8-14,20) (VHDL-1012) analyzing entity screen_clean
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/rom/screen_reverb.vhd
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(14,8-14,21) (VHDL-1012) analyzing entity screen_reverb
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/rom/screen_echo.vhd
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(14,8-14,19) (VHDL-1012) analyzing entity screen_echo
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file C:/fpga/projects/FxBox/pdpram/ram_data.vhd
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(14,8-14,16) (VHDL-1012) analyzing entity ram_data
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(12,8-12,15) (VHDL-1067) elaborating box_top(rtl)
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(195,2-195,37) (VHDL-1399) going to verilog side to elaborate module GSR
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(494,8-494,11) (VERI-1018) compiling module GSR_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(195,2-195,37) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(197,2-199,60) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/fpga/projects/FxBox/src/box_top.vhd(197,2-199,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/src/adc_controller.vhd(12,8-12,22) (VHDL-1067) elaborating adc_controller_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/dac_controller.vhd(11,8-11,22) (VHDL-1067) elaborating dac_controller_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/i2c_master.vhd(51,8-51,18) (VHDL-1067) elaborating i2c_master_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/clock_tree.vhd(86,8-86,18) (VHDL-1067) elaborating clock_tree_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/i2s_slave.vhd(26,8-26,17) (VHDL-1067) elaborating i2s_slave_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/i2s_master.vhd(26,8-26,18) (VHDL-1067) elaborating i2s_master_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/display_driver.vhd(12,8-12,22) (VHDL-1067) elaborating display_driver_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/i2c_controller.vhd(12,8-12,22) (VHDL-1067) elaborating i2c_controller_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/i2c_master.vhd(51,8-51,18) (VHDL-1067) elaborating i2c_master_uniq_1(rtl)
INFO - C:/fpga/projects/FxBox/src/clock_tree.vhd(86,8-86,18) (VHDL-1067) elaborating clock_tree_uniq_1(rtl)
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(14,8-14,16) (VHDL-1067) elaborating ram_data_uniq_0(Structure)
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(111,5-112,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(111,5-112,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(114,5-115,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(114,5-115,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(117,5-177,61) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_1
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
INFO - C:/fpga/projects/FxBox/pdpram/ram_data.vhd(117,5-177,61) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/src/clock_tree.vhd(86,8-86,18) (VHDL-1067) elaborating clock_tree_uniq_2(rtl)
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(14,8-14,19) (VHDL-1067) elaborating ascii_table_uniq_0(Structure)
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(112,5-173,51) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(112,5-173,51) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(175,5-237,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(175,5-237,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(239,5-301,26) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(239,5-301,26) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(303,5-304,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(303,5-304,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(306,5-307,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_2
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(306,5-307,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(309,5-370,62) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/fpga/projects/FxBox/rom/ascii_table.vhd(309,5-370,62) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(14,8-14,20) (VHDL-1067) elaborating screen_clean_uniq_0(Structure)
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(106,5-107,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(106,5-107,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(109,5-110,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_3
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(109,5-110,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(112,5-173,49) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_6
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_6'
INFO - C:/fpga/projects/FxBox/rom/screen_clean.vhd(112,5-173,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(14,8-14,21) (VHDL-1067) elaborating screen_reverb_uniq_0(Structure)
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(106,5-107,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(106,5-107,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(109,5-110,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_4
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(109,5-110,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(112,5-173,49) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_7
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_7'
INFO - C:/fpga/projects/FxBox/rom/screen_reverb.vhd(112,5-173,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(14,8-14,19) (VHDL-1067) elaborating screen_echo_uniq_0(Structure)
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(106,5-107,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(106,5-107,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(109,5-110,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_5
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(109,5-110,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(112,5-173,49) (VHDL-1399) going to verilog side to elaborate module DP8KC
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,8-1291,13) (VERI-1018) compiling module DP8KC_uniq_8
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_8'
INFO - C:/fpga/projects/FxBox/rom/screen_echo.vhd(112,5-173,49) (VHDL-1400) back to vhdl to continue elaboration
INFO - C:/fpga/projects/FxBox/src/clock_tree.vhd(86,8-86,18) (VHDL-1067) elaborating clock_tree_uniq_3(rtl)
INFO - C:/fpga/projects/FxBox/src/input_handler.vhd(9,8-9,21) (VHDL-1067) elaborating input_handler_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/input_handler.vhd(9,8-9,21) (VHDL-1067) elaborating input_handler_uniq_1(rtl)
INFO - C:/fpga/projects/FxBox/src/dsp_normalize.vhd(19,8-19,21) (VHDL-1067) elaborating dsp_normalize_uniq_0(rtl)
INFO - C:/fpga/projects/FxBox/src/dsp_clean.vhd(11,8-11,17) (VHDL-1067) elaborating dsp_clean_uniq_0(rtl)
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_6'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_7'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_8'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1291,1-1358,10) (VERI-9000) elaborating module 'DP8KC_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>