# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CNN_project_start.srcs/sources_1/new/MaxpoolS1.vhd" \
"../../../../CNN_project_start.srcs/sim_1/new/MaxpoolS1_testbench.vhd" \

# Do not sort compile order
nosort
