#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  7 10:52:10 2021
# Process ID: 2949
# Current directory: /home/ywang/Code/DSP/project/adc_recorder
# Command line: vivado adc_recorder.xpr
# Log file: /home/ywang/Code/DSP/project/adc_recorder/vivado.log
# Journal file: /home/ywang/Code/DSP/project/adc_recorder/vivado.jou
#-----------------------------------------------------------
start_gui
open_project adc_recorder.xpr
INFO: [Project 1-313] Project file moved from '/home/ywang/Code/filters/project/adc_recorder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ywang/Code/filters'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 6775.023 ; gain = 348.051 ; free physical = 4803 ; free virtual = 14371
update_compile_order -fileset sources_1
open_bd_design {/home/ywang/Code/DSP/project/adc_recorder/adc_recorder.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - Events_Offset_Addr
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - Waveform_Offset_Addr
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:2.0 - adc_0
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_0
Adding component instance block -- xilinx.com:ip:axis_combiner:1.1 - axis_combiner_0
Adding component instance block -- pavel-demin:user:axis_ram_writer:1.0 - axis_ram_writer_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- pavel-demin:user:axi_cfg_register:1.0 - cfg_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - concat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - not_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - pll_0
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - port_slicer_0
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - port_slicer_2
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - port_slicer_3
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - port_slicer_4
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- user.org:user:pulse_gen:1.0 - pulse_gen_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_0
Adding component instance block -- user.org:user:sig_exp_decay:1.0 - sig_exp_decay_0
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - slice_2
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - slice_3
Adding component instance block -- user.org:user:trap:1.0 - trap_0
Adding component instance block -- pavel-demin:user:axis_ram_writer:1.0 - writer_0
Adding component instance block -- pavel-demin:user:port_slicer:1.0 - port_slicer_5
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_broadcaster:1.1 - axis_broadcaster_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- user.org:user:trigger:1.0 - trigger_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_2/dout(undef) and /axis_broadcaster_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_2/dout(undef) and /axis_combiner_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_2/dout(undef) and /sig_exp_decay_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_2/dout(undef) and /trap_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_2/dout(undef) and /axis_broadcaster_1/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_2/dout(undef) and /trigger_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_3/dout(undef) and /writer_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /slice_3/dout(undef) and /axis_ram_writer_0/aresetn(rst)
Successfully read diagram <system> from BD file </home/ywang/Code/DSP/project/adc_recorder/adc_recorder.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
ipx::edit_ip_in_project -upgrade true -name trap_v1_0_project -directory /home/ywang/Code/DSP/project/adc_recorder/adc_recorder.tmp/trap_v1_0_project /home/ywang/Code/filters/cores/axis/trapezoid/trap_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7111.086 ; gain = 0.000 ; free physical = 4432 ; free virtual = 14048
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ywang/Code/filters'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ywang/Code/filters/cores/axis/trapezoid/src/axis_trapezoid.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ywang/Code/filters/cores/axis/trapezoid/src/bram.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ywang/Code/filters/cores/axis/trapezoid/src/clzero.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/ywang/Code/filters/cores/axis/trapezoid/trap_1.0/hdl/trap_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 7120.375 ; gain = 9.289 ; free physical = 4430 ; free virtual = 14047
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  7 11:13:11 2021...
