
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032952                       # Number of seconds simulated
sim_ticks                                 32952489669                       # Number of ticks simulated
final_tick                               604455412788                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 277314                       # Simulator instruction rate (inst/s)
host_op_rate                                   355275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1973163                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917468                       # Number of bytes of host memory used
host_seconds                                 16700.34                       # Real time elapsed on the host
sim_insts                                  4631243140                       # Number of instructions simulated
sim_ops                                    5933212563                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2585728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3510400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1621248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2129024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9853440                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2829696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2829696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27425                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12666                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        16633                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 76980                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           22107                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                22107                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78468365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106529128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     49199560                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64608897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               299019592                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50497                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50497                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             213641                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85871994                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85871994                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85871994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78468365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106529128                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     49199560                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64608897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              384891586                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79022758                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28445965                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24873288                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800872                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14189487                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13679445                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044546                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56706                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158228601                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28445965                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15723991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32576720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8854450                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4097719                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16529194                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77245627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44668907     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614680      2.09%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954390      3.82%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766721      3.58%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4562367      5.91%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746753      6.15%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126192      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849508      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13956109     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77245627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359972                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.002317                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34595410                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3959733                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31526736                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125610                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7038128                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094918                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177049556                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7038128                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36054532                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1485125                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       436815                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30184003                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2047015                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172380147                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           45                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689407                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       846888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228852813                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784592481                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784592481                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79956641                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20367                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9943                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5442145                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26530545                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97846                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2005064                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163169820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137704353                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182601                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48960109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134487296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77245627                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782682                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839030                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26829442     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14394977     18.64%     53.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12594476     16.30%     69.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7667507      9.93%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8015504     10.38%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4724240      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083081      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       554999      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381401      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77245627                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540626     66.15%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176139     21.55%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100471     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108013463     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085626      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23702929     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892414      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137704353                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742591                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817236                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353654170                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212150218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133215831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138521589                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339556                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7600474                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          771                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1410002                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7038128                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         844025                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        64703                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163189688                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26530545                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763357                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9943                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31292                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          242                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020792                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135134580                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22783617                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569773                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27557536                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20424458                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773919                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.710072                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133365002                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133215831                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81838822                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199720760                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685791                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409766                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49578786                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805630                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70207499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618226                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317293                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32399623     46.15%     46.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842558     21.14%     67.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302674     11.83%     79.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815593      4.01%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697621      3.84%     86.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125590      1.60%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007705      4.28%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876844      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4139291      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70207499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4139291                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229258579                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333424532                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1777131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790228                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790228                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265458                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265458                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625093399                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174609147                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182472306                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79022758                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28133692                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22864690                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1920007                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11733353                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10969525                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2968087                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81376                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28218727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156032276                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28133692                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13937612                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34313445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10315043                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5971273                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13821213                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76855905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42542460     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3018745      3.93%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2428014      3.16%     62.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5924901      7.71%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1599867      2.08%     72.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2059721      2.68%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1491007      1.94%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837043      1.09%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16954147     22.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76855905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356020                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.974523                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29527732                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5795818                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32991469                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226631                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8314250                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4805423                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38511                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186549384                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        74692                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8314250                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31690663                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1339143                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1252904                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31001759                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3257181                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179973932                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        38141                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1345757                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1009486                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5436                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251979582                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840179393                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840179393                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154359179                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97620362                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36505                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20351                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8909434                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16788471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8547227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132716                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2844464                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170166614                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35067                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135170861                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       258922                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58849349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179572726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5167                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76855905                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.758757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885996                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26748239     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16512229     21.48%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10864517     14.14%     70.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8004611     10.42%     80.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6874757      8.94%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3571330      4.65%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3053893      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573903      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       652426      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76855905                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         792122     71.01%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163026     14.61%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160318     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112637412     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924227      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14949      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13413025      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7181248      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135170861                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.710531                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115474                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008252                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348572021                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229051614                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131725651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136286335                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508117                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6630769                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2547                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          585                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2194958                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8314250                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         516540                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74119                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170201682                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       369819                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16788471                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8547227                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20117                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          585                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2227198                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133018739                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12585330                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2152120                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19578914                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18765947                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6993584                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.683297                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131813277                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131725651                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85851324                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242388808                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.666933                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354188                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90426676                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111050868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59151470                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29900                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1924024                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68541655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620195                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138981                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26753086     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18943454     27.64%     66.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7701848     11.24%     77.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4331394      6.32%     84.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3545885      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1437853      2.10%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1714667      2.50%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859015      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3254453      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68541655                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90426676                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111050868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16509968                       # Number of memory references committed
system.switch_cpus1.commit.loads             10157699                       # Number of loads committed
system.switch_cpus1.commit.membars              14950                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15955675                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100060647                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2260535                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3254453                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235489540                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348724208                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2166853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90426676                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111050868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90426676                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.873888                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.873888                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.144312                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.144312                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598394756                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182080067                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172122161                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29900                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                79022758                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28820721                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23498509                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1926328                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12159895                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11252985                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3109398                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85203                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28836555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158303802                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28820721                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14362383                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35155961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10231652                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5298094                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14235552                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       934879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77572294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290608                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42416333     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2324665      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4332703      5.59%     63.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4337727      5.59%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2681302      3.46%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2151049      2.77%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1339967      1.73%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1251966      1.61%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16736582     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77572294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364714                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003269                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30068648                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5243991                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33771116                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       207210                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8281328                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4874526                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     189929225                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1582                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8281328                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32250238                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         940158                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1321768                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31754703                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3024095                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183134669                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1257618                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       924791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257242349                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    854288354                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    854288354                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    158966028                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98276276                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32629                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15653                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8426368                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16942923                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8635058                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107737                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2790151                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172634409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137514221                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271764                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58418256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178577207                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77572294                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772723                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897833                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26825175     34.58%     34.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16823716     21.69%     56.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11004271     14.19%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7269968      9.37%     79.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7685805      9.91%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3677065      4.74%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2941047      3.79%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664744      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       680503      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77572294                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         856310     72.51%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162166     13.73%     86.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       162558     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115012242     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1846850      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15652      0.01%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13308599      9.68%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7330878      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137514221                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.740185                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1181034                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008588                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354053533                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231084270                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134356059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138695255                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       427179                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6579892                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1775                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2070149                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8281328                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         496448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83516                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172665721                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       344836                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16942923                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8635058                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15653                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65593                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1207206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1067541                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2274747                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135684967                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12694366                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1829253                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19848363                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19234711                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7153997                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.717037                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134398401                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134356059                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85616728                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        245722542                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700220                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348428                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92582114                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    113995863                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58670287                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1949513                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69290966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645176                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26503889     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19321491     27.88%     66.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8035566     11.60%     77.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3998103      5.77%     83.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3985511      5.75%     89.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1607007      2.32%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1608673      2.32%     93.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       865994      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3364732      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69290966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92582114                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     113995863                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16927940                       # Number of memory references committed
system.switch_cpus2.commit.loads             10363031                       # Number of loads committed
system.switch_cpus2.commit.membars              15652                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16454220                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102701409                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2351229                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3364732                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238592384                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          353619072                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1450464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92582114                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            113995863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92582114                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.853542                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.853542                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.171588                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.171588                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       609521732                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186658540                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174475049                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31304                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                79022758                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28452897                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23146496                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1900574                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12077356                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11221770                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2925658                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83726                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31458746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155368449                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28452897                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14147428                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32641963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9753704                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5356192                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15370876                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       751870                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77277779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.476634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295129                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        44635816     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1752247      2.27%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2285563      2.96%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3465843      4.48%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3361698      4.35%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2554502      3.31%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1522556      1.97%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2283203      2.95%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15416351     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77277779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360060                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.966123                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32503378                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5249671                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31458400                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       245681                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7820647                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4823686                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     185862129                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7820647                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34216415                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         986425                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1754336                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29950753                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2549201                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180465070                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1038                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1102108                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       799721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          471                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251413226                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    840440110                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    840440110                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156388775                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95024438                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38267                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21613                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7194614                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16726828                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8867697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       171692                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2831144                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         167750904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36397                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135156010                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       250703                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54533341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    165750463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5861                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77277779                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748963                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897119                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27098446     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16900107     21.87%     56.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10899836     14.10%     71.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7446022      9.64%     80.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6977932      9.03%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3713807      4.81%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2737410      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       820810      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       683409      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77277779                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         662802     69.08%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             4      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        136834     14.26%     83.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       159899     16.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112464071     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1909833      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15267      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13338249      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7428590      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135156010                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.710343                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             959539                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007099                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    348800040                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222321387                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131358609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136115549                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       458412                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6406852                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1887                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          782                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2253442                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7820647                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         590348                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91184                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    167787301                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1094640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16726828                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8867697                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21129                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         68525                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          782                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1069004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2233231                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132562555                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12556853                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2593454                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19817184                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18569723                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7260331                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.677524                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131392959                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131358609                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84389863                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        236976674                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.662288                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356110                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91590935                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112568750                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55218779                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1931963                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69457132                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620694                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150690                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27003824     38.88%     38.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19850076     28.58%     67.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7315200     10.53%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4189457      6.03%     84.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3493228      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1711409      2.46%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1714895      2.47%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       731768      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3447275      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69457132                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91590935                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112568750                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16934231                       # Number of memory references committed
system.switch_cpus3.commit.loads             10319976                       # Number of loads committed
system.switch_cpus3.commit.membars              15268                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16145713                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101464698                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2296912                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3447275                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233797386                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          343399818                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1744979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91590935                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112568750                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91590935                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.862779                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.862779                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.159045                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.159045                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       596544190                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181411893                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171684452                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30536                       # number of misc regfile writes
system.l2.replacements                          77004                       # number of replacements
system.l2.tagsinuse                       8191.990324                       # Cycle average of tags in use
system.l2.total_refs                           461042                       # Total number of references to valid blocks.
system.l2.sampled_refs                          85196                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.411545                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            45.147974                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.217592                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1806.184951                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.049285                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2058.694770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.794657                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1229.449634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.895365                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1600.346339                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            315.112405                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            409.941271                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            321.548215                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            401.607864                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005511                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000149                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.220482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000128                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.251306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.150079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.195355                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.038466                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.050042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.039251                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.049024                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        29399                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        38303                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        23347                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        31110                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  122159                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39557                       # number of Writeback hits
system.l2.Writeback_hits::total                 39557                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        29399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        38303                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        23347                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        31110                       # number of demand (read+write) hits
system.l2.demand_hits::total                   122159                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        29399                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        38303                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        23347                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        31110                       # number of overall hits
system.l2.overall_hits::total                  122159                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        20201                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        27425                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12666                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        16630                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 76977                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        20201                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        27425                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12666                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        16633                       # number of demand (read+write) misses
system.l2.demand_misses::total                  76980                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        20201                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        27425                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12666                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        16633                       # number of overall misses
system.l2.overall_misses::total                 76980                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       771255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1234250375                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       794144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1625070000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       661910                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    811076739                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       866714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1008364898                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4681856035                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       191549                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        191549                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       771255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1234250375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       794144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1625070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       661910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    811076739                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       866714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1008556447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4682047584                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       771255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1234250375                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       794144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1625070000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       661910                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    811076739                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       866714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1008556447                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4682047584                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36013                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              199136                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39557                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39557                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65728                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36013                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               199139                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65728                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36013                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              199139                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.407278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.417250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.351706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.348345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.386555                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.407278                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.417250                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.351706                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.348386                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.386564                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.407278                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.417250                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.351706                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.348386                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.386564                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51417                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61098.479036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        61088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59255.059253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47279.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64035.744434                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 66670.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60635.291521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60821.492589                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 63849.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 63849.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51417                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61098.479036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        61088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59255.059253                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47279.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64035.744434                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 66670.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60635.871280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60821.610600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51417                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61098.479036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        61088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59255.059253                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47279.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64035.744434                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 66670.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60635.871280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60821.610600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                22107                       # number of writebacks
system.l2.writebacks::total                     22107                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        20201                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        27425                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12666                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        16630                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            76977                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        20201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        27425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        16633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             76980                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        20201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        27425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        16633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            76980                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       686332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1117352948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       720069                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1467190397                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       581616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    737862633                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       790096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    911860917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4237045008                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       174813                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       174813                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       686332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1117352948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       720069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1467190397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       581616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    737862633                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       790096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    912035730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4237219821                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       686332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1117352948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       720069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1467190397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       581616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    737862633                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       790096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    912035730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4237219821                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.407278                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.417250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351706                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.348345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.386555                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.407278                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.417250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.351706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.348386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.386564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.407278                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.417250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.351706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.348386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.386564                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45755.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55311.764170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55389.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53498.282479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        41544                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58255.379204                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60776.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54832.286049                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55042.999961                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        58271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        58271                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45755.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55311.764170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55389.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53498.282479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        41544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58255.379204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 60776.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54832.906271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55043.125760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45755.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55311.764170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55389.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53498.282479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        41544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58255.379204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 60776.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54832.906271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55043.125760                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.989464                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016561290                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875574.335793                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.989464                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868573                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16529176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16529176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16529176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16529176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16529176                       # number of overall hits
system.cpu0.icache.overall_hits::total       16529176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       917357                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       917357                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       917357                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       917357                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       917357                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       917357                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16529194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16529194                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16529194                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16529194                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16529194                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16529194                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50964.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50964.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50964.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50964.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50964.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50964.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       788453                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       788453                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       788453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       788453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       788453                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       788453                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52563.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52563.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49600                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246449842                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49856                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.233352                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300414                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699586                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825392                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174608                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20667066                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20667066                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25000558                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25000558                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25000558                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25000558                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       173226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       173226                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       173226                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        173226                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       173226                       # number of overall misses
system.cpu0.dcache.overall_misses::total       173226                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8806036391                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8806036391                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8806036391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8806036391                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8806036391                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8806036391                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20840292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20840292                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25173784                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25173784                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25173784                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25173784                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008312                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006881                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006881                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50835.535029                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50835.535029                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50835.535029                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50835.535029                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50835.535029                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50835.535029                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6828                       # number of writebacks
system.cpu0.dcache.writebacks::total             6828                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       123626                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       123626                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       123626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       123626                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       123626                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       123626                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49600                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49600                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49600                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1510216987                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1510216987                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1510216987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1510216987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1510216987                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1510216987                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30447.923125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30447.923125                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30447.923125                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30447.923125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30447.923125                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30447.923125                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996899                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100794609                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219343.969758                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996899                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13821195                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13821195                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13821195                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13821195                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13821195                       # number of overall hits
system.cpu1.icache.overall_hits::total       13821195                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1102238                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1102238                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1102238                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1102238                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1102238                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1102238                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13821213                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13821213                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13821213                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13821213                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13821213                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13821213                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61235.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61235.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61235.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61235.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61235.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61235.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       810306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       810306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       810306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       810306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       810306                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       810306                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62331.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62331.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65728                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192117757                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65984                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2911.580944                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.102601                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.897399                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898838                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101162                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9560046                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9560046                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6322370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6322370                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19707                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19707                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14950                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14950                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15882416                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15882416                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15882416                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15882416                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139630                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139630                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139630                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139630                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139630                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139630                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5733863050                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5733863050                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5733863050                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5733863050                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5733863050                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5733863050                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9699676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9699676                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6322370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6322370                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14950                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16022046                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16022046                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16022046                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16022046                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014395                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014395                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008715                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008715                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008715                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008715                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41064.692759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41064.692759                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41064.692759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41064.692759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41064.692759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41064.692759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7681                       # number of writebacks
system.cpu1.dcache.writebacks::total             7681                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73902                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73902                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73902                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65728                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65728                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65728                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65728                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65728                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65728                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1988128016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1988128016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1988128016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1988128016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1988128016                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1988128016                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 30247.809396                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30247.809396                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 30247.809396                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30247.809396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 30247.809396                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30247.809396                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995814                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098875220                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373380.604752                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995814                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14235536                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14235536                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14235536                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14235536                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14235536                       # number of overall hits
system.cpu2.icache.overall_hits::total       14235536                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       862441                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       862441                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       862441                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       862441                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       862441                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       862441                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14235552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14235552                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14235552                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14235552                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14235552                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14235552                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53902.562500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53902.562500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53902.562500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53902.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53902.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53902.562500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       706260                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       706260                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       706260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       706260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       706260                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       706260                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50447.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50447.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36013                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180809834                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36269                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4985.244534                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.416702                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.583298                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907878                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092122                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9687975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9687975                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6534112                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6534112                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15653                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15653                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15652                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15652                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16222087                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16222087                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16222087                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16222087                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95244                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95244                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95244                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95244                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95244                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95244                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4216842811                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4216842811                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4216842811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4216842811                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4216842811                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4216842811                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9783219                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9783219                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6534112                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6534112                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16317331                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16317331                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16317331                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16317331                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009735                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009735                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005837                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005837                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005837                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005837                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 44274.104521                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 44274.104521                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 44274.104521                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 44274.104521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 44274.104521                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 44274.104521                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7728                       # number of writebacks
system.cpu2.dcache.writebacks::total             7728                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        59231                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        59231                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        59231                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        59231                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        59231                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        59231                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36013                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36013                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36013                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36013                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1005458278                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1005458278                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1005458278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1005458278                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1005458278                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1005458278                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27919.314636                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27919.314636                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27919.314636                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27919.314636                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27919.314636                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27919.314636                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997002                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100424051                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218596.877016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997002                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15370856                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15370856                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15370856                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15370856                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15370856                       # number of overall hits
system.cpu3.icache.overall_hits::total       15370856                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1274867                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1274867                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1274867                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1274867                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1274867                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1274867                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15370876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15370876                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15370876                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15370876                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15370876                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15370876                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 63743.350000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63743.350000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 63743.350000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63743.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 63743.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63743.350000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       880384                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       880384                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       880384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       880384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       880384                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       880384                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67721.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67721.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47743                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185244719                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47999                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3859.345382                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.542947                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.457053                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912277                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087723                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9551766                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9551766                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6580334                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6580334                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15268                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15268                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16132100                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16132100                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16132100                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16132100                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123005                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123005                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2509                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2509                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125514                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125514                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125514                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125514                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5552768559                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5552768559                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    157956690                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    157956690                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5710725249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5710725249                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5710725249                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5710725249                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9674771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9674771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6582843                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6582843                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15268                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16257614                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16257614                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16257614                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16257614                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012714                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012714                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000381                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000381                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007720                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007720                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007720                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007720                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45142.624763                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45142.624763                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 62956.034277                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62956.034277                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45498.711291                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45498.711291                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45498.711291                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45498.711291                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       243454                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 34779.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        17320                       # number of writebacks
system.cpu3.dcache.writebacks::total            17320                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        75265                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        75265                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2506                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2506                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77771                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77771                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77771                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47740                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47740                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47743                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47743                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47743                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47743                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1319178636                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1319178636                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       194549                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       194549                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1319373185                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1319373185                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1319373185                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1319373185                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004934                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004934                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002937                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002937                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27632.564642                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27632.564642                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64849.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64849.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27634.903232                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27634.903232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27634.903232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27634.903232                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
