#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Feb  9 15:46:21 2018
# Process ID: 16349
# Current directory: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1
# Command line: vivado -log xilinx_pcie4_uscale_ep.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xilinx_pcie4_uscale_ep.tcl
# Log file: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/xilinx_pcie4_uscale_ep.vds
# Journal file: /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie4_uscale_ep.tcl -notrace
Command: synth_design -top xilinx_pcie4_uscale_ep -part xcku15p-ffve1517-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku15p'
INFO: [Common 17-86] Your Synthesis license expires in 27 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16358 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.254 ; gain = 0.000 ; free physical = 490 ; free virtual = 36773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xilinx_pcie4_uscale_ep' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_ep.v:63]
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b01000 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter RQ_AVAIL_TAG_IDX bound to: 8 - type: integer 
	Parameter RQ_AVAIL_TAG bound to: 256 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE4' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19658]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE4' (2#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19658]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/realtime/pcie4_uscale_plus_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1' (3#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/realtime/pcie4_uscale_plus_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'pcie_app_uscale' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pcie_app_uscale.v:70]
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
INFO: [Synth 8-638] synthesizing module 'pio' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio.v:68]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_MC_RX_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pio_ep' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep.v:63]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pio_ep_mem_access' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:71]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter PIO_MEM_ACCESS_WR_RST bound to: 3'b000 
	Parameter PIO_MEM_ACCESS_WR_WAIT bound to: 3'b001 
	Parameter PIO_MEM_ACCESS_WR_READ bound to: 3'b010 
	Parameter PIO_MEM_ACCESS_WR_WRITE bound to: 3'b100 
	Parameter PIO_MRD_TR_GEN_REG bound to: 11'b01110101010 
	Parameter PIO_INTR_GEN_REG bound to: 11'b01110111011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:187]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:316]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:337]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:337]
INFO: [Synth 8-638] synthesizing module 'ep_mem' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/ep_mem.v:65]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:49520]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 36 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (4#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:49520]
INFO: [Synth 8-256] done synthesizing module 'ep_mem' (5#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/ep_mem.v:65]
INFO: [Synth 8-256] done synthesizing module 'pio_ep_mem_access' (6#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep_mem_access.v:71]
INFO: [Synth 8-638] synthesizing module 'pio_rx_engine' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:64]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b101111111111111111 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter PIO_RX_MEM_RD_FMT_TYPE bound to: 4'b0000 
	Parameter PIO_RX_MEM_WR_FMT_TYPE bound to: 4'b0001 
	Parameter PIO_RX_IO_RD_FMT_TYPE bound to: 4'b0010 
	Parameter PIO_RX_IO_WR_FMT_TYPE bound to: 4'b0011 
	Parameter PIO_RX_ATOP_FAA_FMT_TYPE bound to: 4'b0100 
	Parameter PIO_RX_ATOP_UCS_FMT_TYPE bound to: 4'b0101 
	Parameter PIO_RX_ATOP_CAS_FMT_TYPE bound to: 4'b0110 
	Parameter PIO_RX_MEM_LK_RD_FMT_TYPE bound to: 4'b0111 
	Parameter PIO_RX_MSG_FMT_TYPE bound to: 4'b1100 
	Parameter PIO_RX_MSG_VD_FMT_TYPE bound to: 4'b1101 
	Parameter PIO_RX_MSG_ATS_FMT_TYPE bound to: 4'b1110 
	Parameter PIO_RX_RST_STATE bound to: 8'b00000000 
	Parameter PIO_RX_WAIT_STATE bound to: 8'b00000001 
	Parameter PIO_RX_64_QW1 bound to: 8'b00000010 
	Parameter PIO_RX_DATA bound to: 8'b00000011 
	Parameter PIO_RX_DATA2 bound to: 8'b00000100 
	Parameter BAR_ID_SELECT bound to: 112 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1738]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1415]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_snoop_latency_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1385]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_no_snoop_latency_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1386]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_obff_code_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1387]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_msg_code_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1388]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_msg_route_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1389]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_dst_id_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1390]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_vend_id_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1391]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_vend_hdr_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1392]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.req_tl_hdr_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1393]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.m_axis_cq_tparity_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1403]
WARNING: [Synth 8-6014] Unused sequential element pio_rx_sm_256.m_axis_cq_tparity_q_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:1404]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cq_tdata_q_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:254]
WARNING: [Synth 8-6014] Unused sequential element m_axis_cq_tuser_reg_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:255]
INFO: [Synth 8-256] done synthesizing module 'pio_rx_engine' (7#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_rx_engine.v:64]
INFO: [Synth 8-638] synthesizing module 'pio_tx_engine' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:62]
	Parameter TCQ bound to: 1 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: 0 - type: integer 
	Parameter AXISTEN_IF_RQ_PARITY_CHECK bound to: 0 - type: integer 
	Parameter AXISTEN_IF_CC_PARITY_CHECK bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter PARITY_WIDTH bound to: 32 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter STRB_WIDTH bound to: 32 - type: integer 
	Parameter PIO_TX_RST_STATE bound to: 4'b0000 
	Parameter PIO_TX_COMPL_C1 bound to: 4'b0001 
	Parameter PIO_TX_COMPL_C2 bound to: 4'b0010 
	Parameter PIO_TX_COMPL_WD_C1 bound to: 4'b0011 
	Parameter PIO_TX_COMPL_WD_C2 bound to: 4'b0100 
	Parameter PIO_TX_COMPL_PYLD bound to: 4'b0101 
	Parameter PIO_TX_CPL_UR_C1 bound to: 4'b0110 
	Parameter PIO_TX_CPL_UR_C2 bound to: 4'b0111 
	Parameter PIO_TX_CPL_UR_C3 bound to: 4'b1000 
	Parameter PIO_TX_CPL_UR_C4 bound to: 4'b1001 
	Parameter PIO_TX_MRD_C1 bound to: 4'b1010 
	Parameter PIO_TX_MRD_C2 bound to: 4'b1011 
	Parameter PIO_TX_COMPL_WD_2DW bound to: 4'b1100 
	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C1 bound to: 4'b1101 
	Parameter PIO_TX_COMPL_WD_2DW_ADDR_ALGN_C2 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:959]
WARNING: [Synth 8-6014] Unused sequential element tkeep_qq_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:355]
WARNING: [Synth 8-6014] Unused sequential element lower_addr_qq_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:356]
INFO: [Synth 8-256] done synthesizing module 'pio_tx_engine' (8#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:62]
INFO: [Synth 8-638] synthesizing module 'pio_intr_ctrl' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_intr_ctrl.v:70]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pio_intr_ctrl' (9#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_intr_ctrl.v:70]
INFO: [Synth 8-256] done synthesizing module 'pio_ep' (10#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_ep.v:63]
INFO: [Synth 8-638] synthesizing module 'pio_to_ctrl' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_to_ctrl.v:63]
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pio_to_ctrl' (11#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_to_ctrl.v:63]
INFO: [Synth 8-256] done synthesizing module 'pio' (12#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio.v:68]
INFO: [Synth 8-256] done synthesizing module 'pcie_app_uscale' (13#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pcie_app_uscale.v:70]
INFO: [Synth 8-256] done synthesizing module 'xilinx_pcie4_uscale_ep' (14#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_ep.v:63]
WARNING: [Synth 8-3331] design pio_intr_ctrl has unconnected port cfg_interrupt_sent
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_msg_transmit_done
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_tag_vld
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_nph_av[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_nph_av[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_npd_av[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_npd_av[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_tfc_np_pl_empty
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port pcie_rq_seq_num_vld
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_ph[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_nph[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cplh[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_pd[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_npd[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port cfg_fc_cpld[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_td
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_ep
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[10]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[9]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[8]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[7]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[6]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[5]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[4]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[3]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[2]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_len[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_addr[1]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port req_addr[0]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[15]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[14]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[13]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[12]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[11]
WARNING: [Synth 8-3331] design pio_tx_engine has unconnected port completer_id[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.258 ; gain = 0.004 ; free physical = 494 ; free virtual = 36777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1559.258 ; gain = 0.004 ; free physical = 498 ; free virtual = 36782
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc] for cell 'pcie4_uscale_plus_1_i'
Finished Parsing XDC File [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc] for cell 'pcie4_uscale_plus_1_i'
Parsing XDC File [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:84]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:87]
INFO: [Vivado 12-1808] Property 'LOC' is not supported for elaborated designs for objects of type 'port'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:88]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:109]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *gen_channel_container[*].*gen_gtye4_channel_inst[*].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:110]
WARNING: [Vivado 12-508] No pins matched 'pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:119]
WARNING: [Vivado 12-508] No pins matched 'pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:120]
WARNING: [Vivado 12-508] No pins matched 'pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:122]
WARNING: [Vivado 12-508] No pins matched 'pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:123]
WARNING: [Vivado 12-508] No pins matched 'pcie4_uscale_plus_1_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O'. [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc:134]
Finished Parsing XDC File [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/xilinx_pcie4_uscale_plus_x0y2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xilinx_pcie4_uscale_ep_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAMB36E1 => RAMB36E2: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.027 ; gain = 0.004 ; free physical = 583 ; free virtual = 35843
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2523.027 ; gain = 963.773 ; free physical = 664 ; free virtual = 35924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku15p-ffve1517-3-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2523.027 ; gain = 963.773 ; free physical = 664 ; free virtual = 35924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/.Xil/Vivado-16349-lzhou-dt2-vi-local/dcp3/pcie4_uscale_plus_1_in_context.xdc, line 65).
Applied set_property DONT_TOUCH = true for pcie4_uscale_plus_1_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 2523.027 ; gain = 963.773 ; free physical = 666 ; free virtual = 35926
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wr_mem_state_reg' in module 'pio_ep_mem_access'
INFO: [Synth 8-5546] ROM "gen_transaction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_leg_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_leg_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_msi_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_msix_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "wr_mem_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre_wr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "post_wr_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_mem_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_mem_state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "m_axis_rc_tready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req_compl_wd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_be" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "region_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "io_bar_hit_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem32_bar_hit_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "erom_bar_hit_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "m_axis_rc_tready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req_compl_wd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_len" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_be" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "region_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "io_bar_hit_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem32_bar_hit_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "erom_bar_hit_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "req_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "req_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 's_axis_rq_tvalid_reg' into 's_axis_rq_tlast_reg' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:947]
WARNING: [Synth 8-6014] Unused sequential element s_axis_rq_tvalid_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_tx_engine.v:947]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pio_tx_engine'
INFO: [Synth 8-5544] ROM "compl_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_rq_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_msg_transmit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_interrupt_msi_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_interrupt_msix_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_interrupt_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cfg_interrupt_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cfg_vf_flr_func_num_reg_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pcie_app_uscale.v:342]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   PIO_MEM_ACCESS_WR_RST |                               00 |                              000
  PIO_MEM_ACCESS_WR_WAIT |                               01 |                              001
  PIO_MEM_ACCESS_WR_READ |                               10 |                              010
 PIO_MEM_ACCESS_WR_WRITE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_mem_state_reg' using encoding 'sequential' in module 'pio_ep_mem_access'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        PIO_TX_RST_STATE |                           000001 |                             0000
         PIO_TX_COMPL_C1 |                           000010 |                             0001
      PIO_TX_COMPL_WD_C1 |                           000100 |                             0011
     PIO_TX_COMPL_WD_2DW |                           001000 |                             1100
        PIO_TX_CPL_UR_C1 |                           010000 |                             0110
           PIO_TX_MRD_C1 |                           100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pio_tx_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2523.027 ; gain = 963.773 ; free physical = 657 ; free virtual = 35917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 36    
+---Muxes : 
	   6 Input    256 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   6 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 20    
	   5 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 15    
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pio_ep_mem_access 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 11    
Module pio_rx_engine 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module pio_tx_engine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               62 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   6 Input    256 Bit        Muxes := 2     
	   6 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 14    
Module pio_intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module pio_to_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie_app_uscale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msix_int_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_intr_ctrl.v:114]
WARNING: [Synth 8-6014] Unused sequential element pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msix_address_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_intr_ctrl.v:115]
WARNING: [Synth 8-6014] Unused sequential element pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msix_data_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pio_intr_ctrl.v:116]
INFO: [Synth 8-5545] ROM "pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/gen_leg_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/gen_leg_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/gen_msi_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/gen_msix_intr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element pcie_app_uscale_i/cfg_vf_flr_func_num_reg_reg was removed.  [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/imports/pcie_app_uscale.v:342]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/dword_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.data_start_loc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.data_start_loc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.data_start_loc_reg[0] )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[7]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[6]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[5]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[5]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[4]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[3]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[4] )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[0]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[1]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[2]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[3]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[4]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[5]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[6]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[7]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[8]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[9]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[10]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[11]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[12]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[13]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[14]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[15]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[16]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[17]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[18]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[19]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[20]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[21]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[22]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[23]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[24]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[25]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[26]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[27]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[28]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[29]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30] )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_int_reg[1]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_int_reg[2]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_int_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_int_reg[3] )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[0]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[1]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[2]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[3]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[4]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[5]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[6]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[7]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[8]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[9]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[10]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[11]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[12]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[13]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[14]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[15]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[16]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[17]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[18]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[19]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[20]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[21]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[22]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[23]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[24]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[25]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[26]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[27]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[28]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[29]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[30]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_data_reg[31]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[0]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[1]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_type_reg[2]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.pcie_cq_np_req_reg )
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[0]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[1]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[1]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[2]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[5]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[6]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[6]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[7]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[10]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[11]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[12]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[13]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[14]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[15]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[16]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[17]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[19]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[20]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[21]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[22]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[23]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[24]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[25]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[26]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[27]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[28]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[30]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[31]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[34]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[43]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[35]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[36]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Synth 8-3886] merging instance 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[37]' (FDRE) to 'pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.m_axis_rc_tready_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_rq_tdata_reg[255] )
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[4]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.state_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.data_start_loc_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.data_start_loc_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.data_start_loc_reg[0]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.pcie_cq_np_req_reg) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.m_axis_rc_tready_reg) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_attr_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[10]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[9]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[8]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[7]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[6]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[5]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[4]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[3]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_len_reg[0]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_addr_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.req_addr_reg[0]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/dword_count_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/wr_addr_inc_reg[10]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/wr_addr_inc_reg[9]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[15]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[14]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[13]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[12]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[11]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[10]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[9]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[8]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[7]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[6]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[5]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[4]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[3]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/tkeep_q_reg[0]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_cc_tdata_reg[95]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/cfg_msg_transmit_reg) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_int_reg[3]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_intr_ctrl/cfg_interrupt_msi_int_reg[30]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg0_reg[5]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg0_reg[4]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg0_reg[3]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg0_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg0_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg1_reg[5]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg1_reg[4]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg1_reg[3]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg1_reg[2]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/cfg_vf_flr_done_reg1_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_tx/s_axis_rq_tdata_reg[255]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
INFO: [Synth 8-3332] Sequential element (pcie_app_uscale_i/PIO_i/pio_ep/ep_rx/pio_rx_sm_256.trn_type_reg[1]) is unused and will be removed from module xilinx_pcie4_uscale_ep.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2523.027 ; gain = 963.773 ; free physical = 630 ; free virtual = 35890
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pcie4_uscale_plus_1_i/user_clk' to pin 'pcie4_uscale_plus_1_i/bbstub_user_clk/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:10 . Memory (MB): peak = 3056.566 ; gain = 1497.312 ; free physical = 2658 ; free virtual = 35198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:11 . Memory (MB): peak = 3092.594 ; gain = 1533.340 ; free physical = 2635 ; free virtual = 35175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:11 . Memory (MB): peak = 3101.602 ; gain = 1542.348 ; free physical = 2627 ; free virtual = 35166
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2606 ; free virtual = 35146
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2610 ; free virtual = 35149
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2627 ; free virtual = 35167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2627 ; free virtual = 35167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2627 ; free virtual = 35167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2627 ; free virtual = 35167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |pcie4_uscale_plus_1 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |pcie4_uscale_plus_1 |     1|
|2     |CARRY8              |     4|
|3     |IBUFDS_GTE4         |     1|
|4     |LUT1                |     2|
|5     |LUT2                |   130|
|6     |LUT3                |    66|
|7     |LUT4                |    79|
|8     |LUT5                |   202|
|9     |LUT6                |   145|
|10    |RAMB36E1            |     4|
|11    |FDRE                |   672|
|12    |FDSE                |     1|
|13    |IBUF                |     1|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  4859|
|2     |  pcie_app_uscale_i  |pcie_app_uscale   |  1305|
|3     |    PIO_i            |pio               |  1279|
|4     |      pio_ep         |pio_ep            |  1275|
|5     |        ep_intr_ctrl |pio_intr_ctrl     |     4|
|6     |        ep_mem       |pio_ep_mem_access |   126|
|7     |          ep_mem     |ep_mem            |    36|
|8     |        ep_rx        |pio_rx_engine     |   508|
|9     |        ep_tx        |pio_tx_engine     |   637|
|10    |      pio_to         |pio_to_ctrl       |     4|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.605 ; gain = 1542.352 ; free physical = 2627 ; free virtual = 35167
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 3101.605 ; gain = 578.582 ; free physical = 2666 ; free virtual = 35206
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 3101.609 ; gain = 1542.352 ; free physical = 2666 ; free virtual = 35206
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_mem/ep_io_mem has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_mem/ep_mem32 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_mem/ep_mem64 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell pcie_app_uscale_i/PIO_i/pio_ep/ep_mem/ep_mem/ep_mem_erom has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAMB36E1 => RAMB36E2: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
290 Infos, 129 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 3158.254 ; gain = 1624.500 ; free physical = 2647 ; free virtual = 35187
INFO: [Common 17-1381] The checkpoint '/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus_1_ex/pcie4_uscale_plus_1_ex.runs/synth_1/xilinx_pcie4_uscale_ep.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pcie4_uscale_ep_utilization_synth.rpt -pb xilinx_pcie4_uscale_ep_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3182.270 ; gain = 0.000 ; free physical = 2648 ; free virtual = 35189
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 15:47:59 2018...
