$date
  Sun Apr 25 18:26:35 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module shift_reg_tb $end
$var reg 4 ! i[3:0] $end
$var reg 4 " o[3:0] $end
$var reg 1 # i_shift_in $end
$var reg 1 $ clk $end
$var reg 1 % enable $end
$var reg 2 & sel[1:0] $end
$scope module shift_reg_0 $end
$var reg 4 ' i[3:0] $end
$var reg 1 ( i_shift_in $end
$var reg 2 ) sel[1:0] $end
$var reg 1 * clock $end
$var reg 1 + enable $end
$var reg 4 , o[3:0] $end
$var reg 4 - values[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0100 !
b0100 "
0#
1$
1%
b11 &
b0100 '
0(
b11 )
1*
1+
b0100 ,
b0100 -
#1000000
b1010 "
1#
b10 &
1(
b10 )
b1010 ,
b1010 -
#2000000
b0110 !
b1101 "
b0110 '
b1101 ,
b1101 -
#3000000
b1111 !
b1111 "
b11 &
b1111 '
b11 )
b1111 ,
b1111 -
#4000000
b1110 "
0#
b01 &
0(
b01 )
b1110 ,
b1110 -
#5000000
b1100 !
b1100 "
b11 &
b1100 '
b11 )
b1100 ,
b1100 -
#6000000
b0110 "
b10 &
b10 )
b0110 ,
b0110 -
#7000000
#8000000
b1111 !
b1111 "
1#
b11 &
b1111 '
1(
b11 )
b1111 ,
b1111 -
#9000000
