// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="convn_valid_convn_valid,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu19p-fsvb3824-2-e,HLS_INPUT_CLOCK=3.300000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.692000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2308,HLS_SYN_LUT=1837,HLS_VERSION=2024_2}" *)

module convn_valid (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_address0,
        in_data_ce0,
        in_data_q0,
        in_w,
        in_h,
        kernel_address0,
        kernel_ce0,
        kernel_q0,
        kernel_w,
        kernel_h,
        out_data_address0,
        out_data_ce0,
        out_data_we0,
        out_data_d0,
        out_data_q0,
        out_w,
        out_h,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 15'd1;
parameter    ap_ST_fsm_state2 = 15'd2;
parameter    ap_ST_fsm_state3 = 15'd4;
parameter    ap_ST_fsm_state4 = 15'd8;
parameter    ap_ST_fsm_state5 = 15'd16;
parameter    ap_ST_fsm_state6 = 15'd32;
parameter    ap_ST_fsm_state7 = 15'd64;
parameter    ap_ST_fsm_state8 = 15'd128;
parameter    ap_ST_fsm_state9 = 15'd256;
parameter    ap_ST_fsm_state10 = 15'd512;
parameter    ap_ST_fsm_state11 = 15'd1024;
parameter    ap_ST_fsm_state12 = 15'd2048;
parameter    ap_ST_fsm_state13 = 15'd4096;
parameter    ap_ST_fsm_state14 = 15'd8192;
parameter    ap_ST_fsm_state15 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] in_data_address0;
output   in_data_ce0;
input  [63:0] in_data_q0;
input  [31:0] in_w;
input  [31:0] in_h;
output  [4:0] kernel_address0;
output   kernel_ce0;
input  [63:0] kernel_q0;
input  [31:0] kernel_w;
input  [31:0] kernel_h;
output  [9:0] out_data_address0;
output   out_data_ce0;
output   out_data_we0;
output  [63:0] out_data_d0;
input  [63:0] out_data_q0;
input  [31:0] out_w;
input  [31:0] out_h;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] kernel_w_read_reg_282;
wire   [4:0] trunc_ln52_fu_149_p1;
reg   [4:0] trunc_ln52_reg_293;
wire   [30:0] smax_fu_159_p3;
reg   [30:0] smax_reg_298;
wire   [30:0] smax1_fu_173_p3;
reg   [30:0] smax1_reg_303;
wire    ap_CS_fsm_state2;
reg   [31:0] out_h_read_reg_318;
wire    ap_CS_fsm_state3;
reg   [31:0] out_w_read_reg_323;
wire   [9:0] trunc_ln52_1_fu_194_p1;
reg   [9:0] trunc_ln52_1_reg_328;
wire  signed [9:0] trunc_ln52_2_fu_198_p1;
reg  signed [9:0] trunc_ln52_2_reg_333;
wire   [61:0] grp_fu_137_p2;
reg   [61:0] mul_ln47_reg_338;
wire   [30:0] add_ln52_fu_214_p2;
reg   [30:0] add_ln52_reg_346;
wire    ap_CS_fsm_state4;
wire  signed [9:0] trunc_ln52_3_fu_220_p1;
reg   [9:0] trunc_ln52_3_reg_351;
wire   [9:0] empty_17_fu_224_p2;
reg   [9:0] empty_17_reg_356;
wire   [30:0] add_ln54_fu_238_p2;
reg   [30:0] add_ln54_reg_364;
wire    ap_CS_fsm_state5;
wire   [9:0] trunc_ln54_fu_244_p1;
reg   [9:0] trunc_ln54_reg_369;
reg   [9:0] out_data_addr_reg_374;
reg   [63:0] out_data_load_reg_379;
wire    ap_CS_fsm_state6;
wire   [63:0] bitcast_ln64_fu_267_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] grp_fu_133_p2;
reg   [63:0] add_reg_392;
wire    ap_CS_fsm_state14;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_done;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_idle;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ready;
reg    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ce;
wire   [9:0] grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_in_data_address0;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_in_data_ce0;
wire   [4:0] grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_kernel_address0;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_kernel_ce0;
wire   [63:0] grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_sum_out;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_sum_out_ap_vld;
wire   [63:0] grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_din0;
wire   [63:0] grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_din1;
wire   [1:0] grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_opcode;
wire    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_ce;
wire   [0:0] icmp_ln54_fu_233_p2;
reg   [30:0] j_reg_107;
wire   [0:0] icmp_ln52_fu_209_p2;
wire    ap_CS_fsm_state15;
reg    grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start_reg;
wire   [63:0] zext_ln64_fu_254_p1;
reg   [30:0] i_fu_56;
reg    out_data_ce0_local;
reg   [9:0] out_data_address0_local;
reg    out_data_we0_local;
wire   [63:0] bitcast_ln64_1_fu_271_p1;
reg   [63:0] grp_fu_133_p0;
reg   [63:0] grp_fu_133_p1;
wire   [30:0] grp_fu_137_p0;
wire   [30:0] grp_fu_137_p1;
wire   [0:0] empty_15_fu_153_p2;
wire   [30:0] empty_14_fu_145_p1;
wire   [0:0] empty_16_fu_167_p2;
wire   [30:0] empty_fu_141_p1;
wire   [31:0] zext_ln52_fu_205_p1;
wire  signed [9:0] empty_17_fu_224_p0;
wire   [31:0] zext_ln54_fu_229_p1;
wire   [9:0] add_ln64_fu_249_p2;
reg    grp_fu_133_ce;
reg    grp_fu_137_ce;
reg   [14:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire   [61:0] grp_fu_137_p00;
wire   [61:0] grp_fu_137_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start_reg = 1'b0;
#0 i_fu_56 = 31'd0;
end

convn_valid_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start),
    .ap_done(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_done),
    .ap_idle(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_idle),
    .ap_ready(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ready),
    .ap_ce(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ce),
    .kernel_w(kernel_w_read_reg_282),
    .mul_ln47(mul_ln47_reg_338),
    .empty_8(trunc_ln52_3_reg_351),
    .empty_9(trunc_ln52_1_reg_328),
    .empty_10(trunc_ln52_reg_293),
    .empty(trunc_ln54_reg_369),
    .in_data_address0(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_in_data_address0),
    .in_data_ce0(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_in_data_ce0),
    .in_data_q0(in_data_q0),
    .kernel_address0(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_kernel_address0),
    .kernel_ce0(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_kernel_ce0),
    .kernel_q0(kernel_q0),
    .sum_out(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_sum_out),
    .sum_out_ap_vld(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_sum_out_ap_vld),
    .grp_fu_133_p_din0(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_din0),
    .grp_fu_133_p_din1(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_din1),
    .grp_fu_133_p_opcode(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_opcode),
    .grp_fu_133_p_dout0(grp_fu_133_p2),
    .grp_fu_133_p_ce(grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_ce)
);

convn_valid_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_133_p0),
    .din1(grp_fu_133_p1),
    .ce(grp_fu_133_ce),
    .dout(grp_fu_133_p2)
);

convn_valid_mul_31ns_31ns_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
mul_31ns_31ns_62_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_137_p0),
    .din1(grp_fu_137_p1),
    .ce(grp_fu_137_ce),
    .dout(grp_fu_137_p2)
);

convn_valid_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U19(
    .din0(empty_17_fu_224_p0),
    .din1(trunc_ln52_2_reg_333),
    .dout(empty_17_fu_224_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        if ((1'b1 == ap_ce)) begin
            ap_CS_fsm <= ap_NS_fsm;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln54_fu_233_p2 == 1'd1))) begin
            grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start_reg <= 1'b1;
        end else if ((grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ready == 1'b1)) begin
            grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            i_fu_56 <= 31'd0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln54_fu_233_p2 == 1'd0))) begin
            i_fu_56 <= add_ln52_reg_346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            j_reg_107 <= add_ln54_reg_364;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln52_fu_209_p2 == 1'd1))) begin
            j_reg_107 <= 31'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln52_reg_346 <= add_ln52_fu_214_p2;
        empty_17_reg_356 <= empty_17_fu_224_p2;
        trunc_ln52_3_reg_351 <= trunc_ln52_3_fu_220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln54_reg_364 <= add_ln54_fu_238_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_reg_392 <= grp_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        kernel_w_read_reg_282 <= kernel_w;
        smax1_reg_303 <= smax1_fu_173_p3;
        smax_reg_298 <= smax_fu_159_p3;
        trunc_ln52_reg_293 <= trunc_ln52_fu_149_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln47_reg_338 <= grp_fu_137_p2;
        out_h_read_reg_318 <= out_h;
        out_w_read_reg_323 <= out_w;
        trunc_ln52_1_reg_328 <= trunc_ln52_1_fu_194_p1;
        trunc_ln52_2_reg_333 <= trunc_ln52_2_fu_198_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_addr_reg_374 <= zext_ln64_fu_254_p1;
        trunc_ln54_reg_369 <= trunc_ln54_fu_244_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_load_reg_379 <= out_data_q0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_ce) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_ce) | (grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_done == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln52_fu_209_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln52_fu_209_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5)))) begin
        grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ce = 1'b1;
    end else begin
        grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_133_ce = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_ce;
    end else if (((1'b0 == ap_ce) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_133_ce = 1'b0;
    end else begin
        grp_fu_133_ce = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_133_p0 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_133_p0 = bitcast_ln64_fu_267_p1;
    end else begin
        grp_fu_133_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        grp_fu_133_p1 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_grp_fu_133_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_133_p1 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_sum_out;
    end else begin
        grp_fu_133_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & ((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_137_ce = 1'b1;
    end else begin
        grp_fu_137_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_address0_local = out_data_addr_reg_374;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_address0_local = zext_ln64_fu_254_p1;
    end else begin
        out_data_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15)) | ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5)))) begin
        out_data_ce0_local = 1'b1;
    end else begin
        out_data_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state15))) begin
        out_data_we0_local = 1'b1;
    end else begin
        out_data_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln52_fu_209_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln54_fu_233_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state6) & (grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln52_fu_214_p2 = (i_fu_56 + 31'd1);

assign add_ln54_fu_238_p2 = (j_reg_107 + 31'd1);

assign add_ln64_fu_249_p2 = (trunc_ln54_fu_244_p1 + empty_17_reg_356);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign bitcast_ln64_1_fu_271_p1 = add_reg_392;

assign bitcast_ln64_fu_267_p1 = out_data_load_reg_379;

assign empty_14_fu_145_p1 = kernel_h[30:0];

assign empty_15_fu_153_p2 = (($signed(kernel_h) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_16_fu_167_p2 = (($signed(kernel_w) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_17_fu_224_p0 = i_fu_56[9:0];

assign empty_fu_141_p1 = kernel_w[30:0];

assign grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_ap_start_reg;

assign grp_fu_137_p0 = grp_fu_137_p00;

assign grp_fu_137_p00 = smax_reg_298;

assign grp_fu_137_p1 = grp_fu_137_p10;

assign grp_fu_137_p10 = smax1_reg_303;

assign icmp_ln52_fu_209_p2 = (($signed(zext_ln52_fu_205_p1) < $signed(out_h_read_reg_318)) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_233_p2 = (($signed(zext_ln54_fu_229_p1) < $signed(out_w_read_reg_323)) ? 1'b1 : 1'b0);

assign in_data_address0 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_in_data_address0;

assign in_data_ce0 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_in_data_ce0;

assign kernel_address0 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_kernel_address0;

assign kernel_ce0 = grp_convn_valid_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4_fu_118_kernel_ce0;

assign out_data_address0 = out_data_address0_local;

assign out_data_ce0 = out_data_ce0_local;

assign out_data_d0 = bitcast_ln64_1_fu_271_p1;

assign out_data_we0 = out_data_we0_local;

assign smax1_fu_173_p3 = ((empty_16_fu_167_p2[0:0] == 1'b1) ? empty_fu_141_p1 : 31'd0);

assign smax_fu_159_p3 = ((empty_15_fu_153_p2[0:0] == 1'b1) ? empty_14_fu_145_p1 : 31'd0);

assign trunc_ln52_1_fu_194_p1 = in_w[9:0];

assign trunc_ln52_2_fu_198_p1 = out_w[9:0];

assign trunc_ln52_3_fu_220_p1 = i_fu_56[9:0];

assign trunc_ln52_fu_149_p1 = kernel_w[4:0];

assign trunc_ln54_fu_244_p1 = j_reg_107[9:0];

assign zext_ln52_fu_205_p1 = i_fu_56;

assign zext_ln54_fu_229_p1 = j_reg_107;

assign zext_ln64_fu_254_p1 = add_ln64_fu_249_p2;

endmodule //convn_valid
