|IITB_RISC
CLK => instr_fetch:IF_instance.CLK
CLK => Instr_Decode:ID_instance.CLK
CLK => reg_read:RR_instance.CLK
CLK => exec:EX_instance.CLK
CLK => mem_access:MA_instance.CLK
CLK => pipe_reg1:pipe_reg1_instance.CLK
CLK => pipe_reg2:pipe_reg2_instance.CLK
CLK => pipe_reg3:pipe_reg3_instance.CLK
CLK => pipe_reg4:pipe_reg4_instance.CLK
CLK => pipe_reg5:pipe_reg5_instance.CLK
CLK => pipe_reg_control:pipeline_control.CLK
RST => instr_fetch:IF_instance.RST
RST => Instr_Decode:ID_instance.RST
RST => reg_read:RR_instance.RST
RST => exec:EX_instance.RST
RST => mem_access:MA_instance.RST
RST => pipe_reg1:pipe_reg1_instance.RST
RST => pipe_reg2:pipe_reg2_instance.RST
RST => pipe_reg3:pipe_reg3_instance.RST
RST => pipe_reg4:pipe_reg4_instance.RST
RST => pipe_reg5:pipe_reg5_instance.RST
RST => pipe_reg_control:pipeline_control.RST


|IITB_RISC|instr_fetch:IF_instance
alu3_outp[0] => pc_inp.DATAB
alu3_outp[1] => pc_inp.DATAB
alu3_outp[2] => pc_inp.DATAB
alu3_outp[3] => pc_inp.DATAB
alu3_outp[4] => pc_inp.DATAB
alu3_outp[5] => pc_inp.DATAB
alu3_outp[6] => pc_inp.DATAB
alu3_outp[7] => pc_inp.DATAB
alu3_outp[8] => pc_inp.DATAB
alu3_outp[9] => pc_inp.DATAB
alu3_outp[10] => pc_inp.DATAB
alu3_outp[11] => pc_inp.DATAB
alu3_outp[12] => pc_inp.DATAB
alu3_outp[13] => pc_inp.DATAB
alu3_outp[14] => pc_inp.DATAB
alu3_outp[15] => pc_inp.DATAB
PC_WR => PC:pc_instance.pc_enable
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
mux9 => pc_inp.OUTPUTSELECT
CLK => memory_unit1:mem1_instance.CLK
CLK => PC:pc_instance.CLK
CLK => pc_inp[0].CLK
CLK => pc_inp[1].CLK
CLK => pc_inp[2].CLK
CLK => pc_inp[3].CLK
CLK => pc_inp[4].CLK
CLK => pc_inp[5].CLK
CLK => pc_inp[6].CLK
CLK => pc_inp[7].CLK
CLK => pc_inp[8].CLK
CLK => pc_inp[9].CLK
CLK => pc_inp[10].CLK
CLK => pc_inp[11].CLK
CLK => pc_inp[12].CLK
CLK => pc_inp[13].CLK
CLK => pc_inp[14].CLK
CLK => pc_inp[15].CLK
RST => memory_unit1:mem1_instance.RST
RST => PC:pc_instance.RST
RST => pc_inp[0].ENA
RST => pc_inp[15].ENA
RST => pc_inp[14].ENA
RST => pc_inp[13].ENA
RST => pc_inp[12].ENA
RST => pc_inp[11].ENA
RST => pc_inp[10].ENA
RST => pc_inp[9].ENA
RST => pc_inp[8].ENA
RST => pc_inp[7].ENA
RST => pc_inp[6].ENA
RST => pc_inp[5].ENA
RST => pc_inp[4].ENA
RST => pc_inp[3].ENA
RST => pc_inp[2].ENA
RST => pc_inp[1].ENA
alu2_out[0] <= ALU2:alu2_instance.ALU2_C[0]
alu2_out[1] <= ALU2:alu2_instance.ALU2_C[1]
alu2_out[2] <= ALU2:alu2_instance.ALU2_C[2]
alu2_out[3] <= ALU2:alu2_instance.ALU2_C[3]
alu2_out[4] <= ALU2:alu2_instance.ALU2_C[4]
alu2_out[5] <= ALU2:alu2_instance.ALU2_C[5]
alu2_out[6] <= ALU2:alu2_instance.ALU2_C[6]
alu2_out[7] <= ALU2:alu2_instance.ALU2_C[7]
alu2_out[8] <= ALU2:alu2_instance.ALU2_C[8]
alu2_out[9] <= ALU2:alu2_instance.ALU2_C[9]
alu2_out[10] <= ALU2:alu2_instance.ALU2_C[10]
alu2_out[11] <= ALU2:alu2_instance.ALU2_C[11]
alu2_out[12] <= ALU2:alu2_instance.ALU2_C[12]
alu2_out[13] <= ALU2:alu2_instance.ALU2_C[13]
alu2_out[14] <= ALU2:alu2_instance.ALU2_C[14]
alu2_out[15] <= ALU2:alu2_instance.ALU2_C[15]
mem1_out[0] <= memory_unit1:mem1_instance.mem1_inst[0]
mem1_out[1] <= memory_unit1:mem1_instance.mem1_inst[1]
mem1_out[2] <= memory_unit1:mem1_instance.mem1_inst[2]
mem1_out[3] <= memory_unit1:mem1_instance.mem1_inst[3]
mem1_out[4] <= memory_unit1:mem1_instance.mem1_inst[4]
mem1_out[5] <= memory_unit1:mem1_instance.mem1_inst[5]
mem1_out[6] <= memory_unit1:mem1_instance.mem1_inst[6]
mem1_out[7] <= memory_unit1:mem1_instance.mem1_inst[7]
mem1_out[8] <= memory_unit1:mem1_instance.mem1_inst[8]
mem1_out[9] <= memory_unit1:mem1_instance.mem1_inst[9]
mem1_out[10] <= memory_unit1:mem1_instance.mem1_inst[10]
mem1_out[11] <= memory_unit1:mem1_instance.mem1_inst[11]
mem1_out[12] <= memory_unit1:mem1_instance.mem1_inst[12]
mem1_out[13] <= memory_unit1:mem1_instance.mem1_inst[13]
mem1_out[14] <= memory_unit1:mem1_instance.mem1_inst[14]
mem1_out[15] <= memory_unit1:mem1_instance.mem1_inst[15]


|IITB_RISC|instr_fetch:IF_instance|ALU2:alu2_instance
ALU2_A[0] => ALU2_C[0].DATAIN
ALU2_A[1] => sum.IN0
ALU2_A[1] => carry.IN0
ALU2_A[1] => ALU2_C[1].DATAIN
ALU2_A[2] => sum.IN1
ALU2_A[2] => carry.IN1
ALU2_A[3] => sum.IN1
ALU2_A[3] => carry.IN1
ALU2_A[4] => sum.IN1
ALU2_A[4] => carry.IN1
ALU2_A[5] => sum.IN1
ALU2_A[5] => carry.IN1
ALU2_A[6] => sum.IN1
ALU2_A[6] => carry.IN1
ALU2_A[7] => sum.IN1
ALU2_A[7] => carry.IN1
ALU2_A[8] => sum.IN1
ALU2_A[8] => carry.IN1
ALU2_A[9] => sum.IN1
ALU2_A[9] => carry.IN1
ALU2_A[10] => sum.IN1
ALU2_A[10] => carry.IN1
ALU2_A[11] => sum.IN1
ALU2_A[11] => carry.IN1
ALU2_A[12] => sum.IN1
ALU2_A[12] => carry.IN1
ALU2_A[13] => sum.IN1
ALU2_A[13] => carry.IN1
ALU2_A[14] => sum.IN1
ALU2_A[14] => carry.IN1
ALU2_A[15] => sum.IN1
ALU2_C[0] <= ALU2_A[0].DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[1] <= ALU2_A[1].DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU2_C[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|instr_fetch:IF_instance|memory_unit1:mem1_instance
CLK => mem1_inst[0]~reg0.CLK
CLK => mem1_inst[1]~reg0.CLK
CLK => mem1_inst[2]~reg0.CLK
CLK => mem1_inst[3]~reg0.CLK
CLK => mem1_inst[4]~reg0.CLK
CLK => mem1_inst[5]~reg0.CLK
CLK => mem1_inst[6]~reg0.CLK
CLK => mem1_inst[7]~reg0.CLK
CLK => mem1_inst[8]~reg0.CLK
CLK => mem1_inst[9]~reg0.CLK
CLK => mem1_inst[10]~reg0.CLK
CLK => mem1_inst[11]~reg0.CLK
CLK => mem1_inst[12]~reg0.CLK
CLK => mem1_inst[13]~reg0.CLK
CLK => mem1_inst[14]~reg0.CLK
CLK => mem1_inst[15]~reg0.CLK
RST => mem1_inst[0]~reg0.ACLR
RST => mem1_inst[1]~reg0.ACLR
RST => mem1_inst[2]~reg0.ACLR
RST => mem1_inst[3]~reg0.ACLR
RST => mem1_inst[4]~reg0.ACLR
RST => mem1_inst[5]~reg0.ACLR
RST => mem1_inst[6]~reg0.ACLR
RST => mem1_inst[7]~reg0.ACLR
RST => mem1_inst[8]~reg0.ACLR
RST => mem1_inst[9]~reg0.ACLR
RST => mem1_inst[10]~reg0.ACLR
RST => mem1_inst[11]~reg0.ACLR
RST => mem1_inst[12]~reg0.ACLR
RST => mem1_inst[13]~reg0.ACLR
RST => mem1_inst[14]~reg0.ACLR
RST => mem1_inst[15]~reg0.ACLR
mem1_address[0] => inst.RADDR
mem1_address[1] => inst.RADDR1
mem1_address[2] => inst.RADDR2
mem1_address[3] => inst.RADDR3
mem1_address[4] => inst.RADDR4
mem1_address[5] => inst.RADDR5
mem1_address[6] => inst.RADDR6
mem1_address[7] => ~NO_FANOUT~
mem1_address[8] => ~NO_FANOUT~
mem1_address[9] => ~NO_FANOUT~
mem1_address[10] => ~NO_FANOUT~
mem1_address[11] => ~NO_FANOUT~
mem1_address[12] => ~NO_FANOUT~
mem1_address[13] => ~NO_FANOUT~
mem1_address[14] => ~NO_FANOUT~
mem1_address[15] => ~NO_FANOUT~
mem1_inst[0] <= mem1_inst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[1] <= mem1_inst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[2] <= mem1_inst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[3] <= mem1_inst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[4] <= mem1_inst[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[5] <= mem1_inst[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[6] <= mem1_inst[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[7] <= mem1_inst[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[8] <= mem1_inst[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[9] <= mem1_inst[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[10] <= mem1_inst[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[11] <= mem1_inst[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[12] <= mem1_inst[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[13] <= mem1_inst[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[14] <= mem1_inst[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_inst[15] <= mem1_inst[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|instr_fetch:IF_instance|PC:pc_instance
pc_in[0] => pc_data[0].DATAIN
pc_in[1] => pc_data[1].DATAIN
pc_in[2] => pc_data[2].DATAIN
pc_in[3] => pc_data[3].DATAIN
pc_in[4] => pc_data[4].DATAIN
pc_in[5] => pc_data[5].DATAIN
pc_in[6] => pc_data[6].DATAIN
pc_in[7] => pc_data[7].DATAIN
pc_in[8] => pc_data[8].DATAIN
pc_in[9] => pc_data[9].DATAIN
pc_in[10] => pc_data[10].DATAIN
pc_in[11] => pc_data[11].DATAIN
pc_in[12] => pc_data[12].DATAIN
pc_in[13] => pc_data[13].DATAIN
pc_in[14] => pc_data[14].DATAIN
pc_in[15] => pc_data[15].DATAIN
CLK => pc_out[0]~reg0.CLK
CLK => pc_out[1]~reg0.CLK
CLK => pc_out[2]~reg0.CLK
CLK => pc_out[3]~reg0.CLK
CLK => pc_out[4]~reg0.CLK
CLK => pc_out[5]~reg0.CLK
CLK => pc_out[6]~reg0.CLK
CLK => pc_out[7]~reg0.CLK
CLK => pc_out[8]~reg0.CLK
CLK => pc_out[9]~reg0.CLK
CLK => pc_out[10]~reg0.CLK
CLK => pc_out[11]~reg0.CLK
CLK => pc_out[12]~reg0.CLK
CLK => pc_out[13]~reg0.CLK
CLK => pc_out[14]~reg0.CLK
CLK => pc_out[15]~reg0.CLK
RST => pc_out[0]~reg0.ACLR
RST => pc_out[1]~reg0.ACLR
RST => pc_out[2]~reg0.ACLR
RST => pc_out[3]~reg0.ACLR
RST => pc_out[4]~reg0.ACLR
RST => pc_out[5]~reg0.ACLR
RST => pc_out[6]~reg0.ACLR
RST => pc_out[7]~reg0.ACLR
RST => pc_out[8]~reg0.ACLR
RST => pc_out[9]~reg0.ACLR
RST => pc_out[10]~reg0.ACLR
RST => pc_out[11]~reg0.ACLR
RST => pc_out[12]~reg0.ACLR
RST => pc_out[13]~reg0.ACLR
RST => pc_out[14]~reg0.ACLR
RST => pc_out[15]~reg0.ACLR
pc_enable => pc_data[0].LATCH_ENABLE
pc_enable => pc_data[1].LATCH_ENABLE
pc_enable => pc_data[2].LATCH_ENABLE
pc_enable => pc_data[3].LATCH_ENABLE
pc_enable => pc_data[4].LATCH_ENABLE
pc_enable => pc_data[5].LATCH_ENABLE
pc_enable => pc_data[6].LATCH_ENABLE
pc_enable => pc_data[7].LATCH_ENABLE
pc_enable => pc_data[8].LATCH_ENABLE
pc_enable => pc_data[9].LATCH_ENABLE
pc_enable => pc_data[10].LATCH_ENABLE
pc_enable => pc_data[11].LATCH_ENABLE
pc_enable => pc_data[12].LATCH_ENABLE
pc_enable => pc_data[13].LATCH_ENABLE
pc_enable => pc_data[14].LATCH_ENABLE
pc_enable => pc_data[15].LATCH_ENABLE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|Instr_Decode:ID_instance
CLK => ID_in_1[0]~reg0.CLK
CLK => ID_in_1[1]~reg0.CLK
CLK => ID_in_1[2]~reg0.CLK
CLK => ID_in_1[3]~reg0.CLK
CLK => ID_in_1[4]~reg0.CLK
CLK => ID_in_1[5]~reg0.CLK
CLK => ID_in_1[6]~reg0.CLK
CLK => ID_in_1[7]~reg0.CLK
CLK => ID_in_1[8]~reg0.CLK
CLK => ID_in_1[9]~reg0.CLK
CLK => ID_in_1[10]~reg0.CLK
CLK => ID_in_1[11]~reg0.CLK
CLK => ID_in_1[12]~reg0.CLK
CLK => ID_in_1[13]~reg0.CLK
CLK => ID_in_1[14]~reg0.CLK
CLK => ID_in_1[15]~reg0.CLK
CLK => alu2_out_1[0]~reg0.CLK
CLK => alu2_out_1[1]~reg0.CLK
CLK => alu2_out_1[2]~reg0.CLK
CLK => alu2_out_1[3]~reg0.CLK
CLK => alu2_out_1[4]~reg0.CLK
CLK => alu2_out_1[5]~reg0.CLK
CLK => alu2_out_1[6]~reg0.CLK
CLK => alu2_out_1[7]~reg0.CLK
CLK => alu2_out_1[8]~reg0.CLK
CLK => alu2_out_1[9]~reg0.CLK
CLK => alu2_out_1[10]~reg0.CLK
CLK => alu2_out_1[11]~reg0.CLK
CLK => alu2_out_1[12]~reg0.CLK
CLK => alu2_out_1[13]~reg0.CLK
CLK => alu2_out_1[14]~reg0.CLK
CLK => alu2_out_1[15]~reg0.CLK
RST => ID_in_1[0]~reg0.ENA
RST => alu2_out_1[15]~reg0.ENA
RST => alu2_out_1[14]~reg0.ENA
RST => alu2_out_1[13]~reg0.ENA
RST => alu2_out_1[12]~reg0.ENA
RST => alu2_out_1[11]~reg0.ENA
RST => alu2_out_1[10]~reg0.ENA
RST => alu2_out_1[9]~reg0.ENA
RST => alu2_out_1[8]~reg0.ENA
RST => alu2_out_1[7]~reg0.ENA
RST => alu2_out_1[6]~reg0.ENA
RST => alu2_out_1[5]~reg0.ENA
RST => alu2_out_1[4]~reg0.ENA
RST => alu2_out_1[3]~reg0.ENA
RST => alu2_out_1[2]~reg0.ENA
RST => alu2_out_1[1]~reg0.ENA
RST => alu2_out_1[0]~reg0.ENA
RST => ID_in_1[15]~reg0.ENA
RST => ID_in_1[14]~reg0.ENA
RST => ID_in_1[13]~reg0.ENA
RST => ID_in_1[12]~reg0.ENA
RST => ID_in_1[11]~reg0.ENA
RST => ID_in_1[10]~reg0.ENA
RST => ID_in_1[9]~reg0.ENA
RST => ID_in_1[8]~reg0.ENA
RST => ID_in_1[7]~reg0.ENA
RST => ID_in_1[6]~reg0.ENA
RST => ID_in_1[5]~reg0.ENA
RST => ID_in_1[4]~reg0.ENA
RST => ID_in_1[3]~reg0.ENA
RST => ID_in_1[2]~reg0.ENA
RST => ID_in_1[1]~reg0.ENA
ID_in[0] => IR:IR_instance.IR_in[0]
ID_in[0] => ID_in_1[0]~reg0.DATAIN
ID_in[1] => IR:IR_instance.IR_in[1]
ID_in[1] => ID_in_1[1]~reg0.DATAIN
ID_in[2] => IR:IR_instance.IR_in[2]
ID_in[2] => ID_in_1[2]~reg0.DATAIN
ID_in[3] => IR:IR_instance.IR_in[3]
ID_in[3] => ID_in_1[3]~reg0.DATAIN
ID_in[4] => IR:IR_instance.IR_in[4]
ID_in[4] => ID_in_1[4]~reg0.DATAIN
ID_in[5] => IR:IR_instance.IR_in[5]
ID_in[5] => ID_in_1[5]~reg0.DATAIN
ID_in[6] => IR:IR_instance.IR_in[6]
ID_in[6] => ID_in_1[6]~reg0.DATAIN
ID_in[7] => IR:IR_instance.IR_in[7]
ID_in[7] => ID_in_1[7]~reg0.DATAIN
ID_in[8] => IR:IR_instance.IR_in[8]
ID_in[8] => ID_in_1[8]~reg0.DATAIN
ID_in[9] => IR:IR_instance.IR_in[9]
ID_in[9] => ID_in_1[9]~reg0.DATAIN
ID_in[10] => IR:IR_instance.IR_in[10]
ID_in[10] => ID_in_1[10]~reg0.DATAIN
ID_in[11] => IR:IR_instance.IR_in[11]
ID_in[11] => ID_in_1[11]~reg0.DATAIN
ID_in[12] => IR:IR_instance.IR_in[12]
ID_in[12] => ID_in_1[12]~reg0.DATAIN
ID_in[13] => IR:IR_instance.IR_in[13]
ID_in[13] => ID_in_1[13]~reg0.DATAIN
ID_in[14] => IR:IR_instance.IR_in[14]
ID_in[14] => ID_in_1[14]~reg0.DATAIN
ID_in[15] => IR:IR_instance.IR_in[15]
ID_in[15] => ID_in_1[15]~reg0.DATAIN
alu2_in[0] => alu2_out_1[0]~reg0.DATAIN
alu2_in[1] => alu2_out_1[1]~reg0.DATAIN
alu2_in[2] => alu2_out_1[2]~reg0.DATAIN
alu2_in[3] => alu2_out_1[3]~reg0.DATAIN
alu2_in[4] => alu2_out_1[4]~reg0.DATAIN
alu2_in[5] => alu2_out_1[5]~reg0.DATAIN
alu2_in[6] => alu2_out_1[6]~reg0.DATAIN
alu2_in[7] => alu2_out_1[7]~reg0.DATAIN
alu2_in[8] => alu2_out_1[8]~reg0.DATAIN
alu2_in[9] => alu2_out_1[9]~reg0.DATAIN
alu2_in[10] => alu2_out_1[10]~reg0.DATAIN
alu2_in[11] => alu2_out_1[11]~reg0.DATAIN
alu2_in[12] => alu2_out_1[12]~reg0.DATAIN
alu2_in[13] => alu2_out_1[13]~reg0.DATAIN
alu2_in[14] => alu2_out_1[14]~reg0.DATAIN
alu2_in[15] => alu2_out_1[15]~reg0.DATAIN
ID_out1[0] <= IR:IR_instance.IR_out1[0]
ID_out1[1] <= IR:IR_instance.IR_out1[1]
ID_out1[2] <= IR:IR_instance.IR_out1[2]
ID_out2[0] <= IR:IR_instance.IR_out2[0]
ID_out2[1] <= IR:IR_instance.IR_out2[1]
ID_out2[2] <= IR:IR_instance.IR_out2[2]
ID_out3[0] <= IR:IR_instance.IR_out3[0]
ID_out3[1] <= IR:IR_instance.IR_out3[1]
ID_out3[2] <= IR:IR_instance.IR_out3[2]
ID_out4[0] <= IR:IR_instance.IR_out4[0]
ID_out4[1] <= IR:IR_instance.IR_out4[1]
ID_out4[2] <= IR:IR_instance.IR_out4[2]
ID_out4[3] <= IR:IR_instance.IR_out4[3]
ID_out4[4] <= IR:IR_instance.IR_out4[4]
ID_out4[5] <= IR:IR_instance.IR_out4[5]
ID_out5[0] <= IR:IR_instance.IR_out5[0]
ID_out5[1] <= IR:IR_instance.IR_out5[1]
ID_out5[2] <= IR:IR_instance.IR_out5[2]
ID_out5[3] <= IR:IR_instance.IR_out5[3]
ID_out5[4] <= IR:IR_instance.IR_out5[4]
ID_out5[5] <= IR:IR_instance.IR_out5[5]
ID_out5[6] <= IR:IR_instance.IR_out5[6]
ID_out5[7] <= IR:IR_instance.IR_out5[7]
ID_out5[8] <= IR:IR_instance.IR_out5[8]
ID_in_1[0] <= ID_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[1] <= ID_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[2] <= ID_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[3] <= ID_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[4] <= ID_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[5] <= ID_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[6] <= ID_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[7] <= ID_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[8] <= ID_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[9] <= ID_in_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[10] <= ID_in_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[11] <= ID_in_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[12] <= ID_in_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[13] <= ID_in_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[14] <= ID_in_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_1[15] <= ID_in_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[0] <= alu2_out_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[1] <= alu2_out_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[2] <= alu2_out_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[3] <= alu2_out_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[4] <= alu2_out_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[5] <= alu2_out_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[6] <= alu2_out_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[7] <= alu2_out_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[8] <= alu2_out_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[9] <= alu2_out_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[10] <= alu2_out_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[11] <= alu2_out_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[12] <= alu2_out_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[13] <= alu2_out_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[14] <= alu2_out_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_out_1[15] <= alu2_out_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|Instr_Decode:ID_instance|IR:IR_instance
IR_in[0] => IR_out5[0].DATAIN
IR_in[0] => IR_out4[0].DATAIN
IR_in[1] => IR_out5[1].DATAIN
IR_in[1] => IR_out4[1].DATAIN
IR_in[2] => IR_out5[2].DATAIN
IR_in[2] => IR_out4[2].DATAIN
IR_in[3] => IR_out5[3].DATAIN
IR_in[3] => IR_out3[0].DATAIN
IR_in[3] => IR_out4[3].DATAIN
IR_in[4] => IR_out5[4].DATAIN
IR_in[4] => IR_out3[1].DATAIN
IR_in[4] => IR_out4[4].DATAIN
IR_in[5] => IR_out5[5].DATAIN
IR_in[5] => IR_out3[2].DATAIN
IR_in[5] => IR_out4[5].DATAIN
IR_in[6] => IR_out5[6].DATAIN
IR_in[6] => IR_out2[0].DATAIN
IR_in[7] => IR_out5[7].DATAIN
IR_in[7] => IR_out2[1].DATAIN
IR_in[8] => IR_out5[8].DATAIN
IR_in[8] => IR_out2[2].DATAIN
IR_in[9] => IR_out1[0].DATAIN
IR_in[10] => IR_out1[1].DATAIN
IR_in[11] => IR_out1[2].DATAIN
IR_in[12] => ~NO_FANOUT~
IR_in[13] => ~NO_FANOUT~
IR_in[14] => ~NO_FANOUT~
IR_in[15] => ~NO_FANOUT~
IR_out1[0] <= IR_in[9].DB_MAX_OUTPUT_PORT_TYPE
IR_out1[1] <= IR_in[10].DB_MAX_OUTPUT_PORT_TYPE
IR_out1[2] <= IR_in[11].DB_MAX_OUTPUT_PORT_TYPE
IR_out2[0] <= IR_in[6].DB_MAX_OUTPUT_PORT_TYPE
IR_out2[1] <= IR_in[7].DB_MAX_OUTPUT_PORT_TYPE
IR_out2[2] <= IR_in[8].DB_MAX_OUTPUT_PORT_TYPE
IR_out3[0] <= IR_in[3].DB_MAX_OUTPUT_PORT_TYPE
IR_out3[1] <= IR_in[4].DB_MAX_OUTPUT_PORT_TYPE
IR_out3[2] <= IR_in[5].DB_MAX_OUTPUT_PORT_TYPE
IR_out4[0] <= IR_in[0].DB_MAX_OUTPUT_PORT_TYPE
IR_out4[1] <= IR_in[1].DB_MAX_OUTPUT_PORT_TYPE
IR_out4[2] <= IR_in[2].DB_MAX_OUTPUT_PORT_TYPE
IR_out4[3] <= IR_in[3].DB_MAX_OUTPUT_PORT_TYPE
IR_out4[4] <= IR_in[4].DB_MAX_OUTPUT_PORT_TYPE
IR_out4[5] <= IR_in[5].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[0] <= IR_in[0].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[1] <= IR_in[1].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[2] <= IR_in[2].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[3] <= IR_in[3].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[4] <= IR_in[4].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[5] <= IR_in[5].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[6] <= IR_in[6].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[7] <= IR_in[7].DB_MAX_OUTPUT_PORT_TYPE
IR_out5[8] <= IR_in[8].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|reg_read:RR_instance
ID_in_2[0] => ID_in_3[0].DATAIN
ID_in_2[1] => ID_in_3[1].DATAIN
ID_in_2[2] => ID_in_3[2].DATAIN
ID_in_2[3] => ID_in_3[3].DATAIN
ID_in_2[4] => ID_in_3[4].DATAIN
ID_in_2[5] => ID_in_3[5].DATAIN
ID_in_2[6] => ID_in_3[6].DATAIN
ID_in_2[7] => ID_in_3[7].DATAIN
ID_in_2[8] => ID_in_3[8].DATAIN
ID_in_2[9] => ID_in_3[9].DATAIN
ID_in_2[10] => ID_in_3[10].DATAIN
ID_in_2[11] => ID_in_3[11].DATAIN
ID_in_2[12] => ID_in_3[12].DATAIN
ID_in_2[13] => ID_in_3[13].DATAIN
ID_in_2[14] => ID_in_3[14].DATAIN
ID_in_2[15] => ID_in_3[15].DATAIN
alu2_in_1[0] => alu2_out_2[0].DATAIN
alu2_in_1[1] => alu2_out_2[1].DATAIN
alu2_in_1[2] => alu2_out_2[2].DATAIN
alu2_in_1[3] => alu2_out_2[3].DATAIN
alu2_in_1[4] => alu2_out_2[4].DATAIN
alu2_in_1[5] => alu2_out_2[5].DATAIN
alu2_in_1[6] => alu2_out_2[6].DATAIN
alu2_in_1[7] => alu2_out_2[7].DATAIN
alu2_in_1[8] => alu2_out_2[8].DATAIN
alu2_in_1[9] => alu2_out_2[9].DATAIN
alu2_in_1[10] => alu2_out_2[10].DATAIN
alu2_in_1[11] => alu2_out_2[11].DATAIN
alu2_in_1[12] => alu2_out_2[12].DATAIN
alu2_in_1[13] => alu2_out_2[13].DATAIN
alu2_in_1[14] => alu2_out_2[14].DATAIN
alu2_in_1[15] => alu2_out_2[15].DATAIN
EX_fwd[0] => ~NO_FANOUT~
EX_fwd[1] => ~NO_FANOUT~
EX_fwd[2] => ~NO_FANOUT~
EX_fwd[3] => ~NO_FANOUT~
EX_fwd[4] => ~NO_FANOUT~
EX_fwd[5] => ~NO_FANOUT~
EX_fwd[6] => ~NO_FANOUT~
EX_fwd[7] => ~NO_FANOUT~
EX_fwd[8] => ~NO_FANOUT~
EX_fwd[9] => ~NO_FANOUT~
EX_fwd[10] => ~NO_FANOUT~
EX_fwd[11] => ~NO_FANOUT~
EX_fwd[12] => ~NO_FANOUT~
EX_fwd[13] => ~NO_FANOUT~
EX_fwd[14] => ~NO_FANOUT~
EX_fwd[15] => ~NO_FANOUT~
MA_fwd[0] => ~NO_FANOUT~
MA_fwd[1] => ~NO_FANOUT~
MA_fwd[2] => ~NO_FANOUT~
MA_fwd[3] => ~NO_FANOUT~
MA_fwd[4] => ~NO_FANOUT~
MA_fwd[5] => ~NO_FANOUT~
MA_fwd[6] => ~NO_FANOUT~
MA_fwd[7] => ~NO_FANOUT~
MA_fwd[8] => ~NO_FANOUT~
MA_fwd[9] => ~NO_FANOUT~
MA_fwd[10] => ~NO_FANOUT~
MA_fwd[11] => ~NO_FANOUT~
MA_fwd[12] => ~NO_FANOUT~
MA_fwd[13] => ~NO_FANOUT~
MA_fwd[14] => ~NO_FANOUT~
MA_fwd[15] => ~NO_FANOUT~
WB_fwd[0] => ~NO_FANOUT~
WB_fwd[1] => ~NO_FANOUT~
WB_fwd[2] => ~NO_FANOUT~
WB_fwd[3] => ~NO_FANOUT~
WB_fwd[4] => ~NO_FANOUT~
WB_fwd[5] => ~NO_FANOUT~
WB_fwd[6] => ~NO_FANOUT~
WB_fwd[7] => ~NO_FANOUT~
WB_fwd[8] => ~NO_FANOUT~
WB_fwd[9] => ~NO_FANOUT~
WB_fwd[10] => ~NO_FANOUT~
WB_fwd[11] => ~NO_FANOUT~
WB_fwd[12] => ~NO_FANOUT~
WB_fwd[13] => ~NO_FANOUT~
WB_fwd[14] => ~NO_FANOUT~
WB_fwd[15] => ~NO_FANOUT~
EX_hzd_4 => ~NO_FANOUT~
MA_hzd_4 => ~NO_FANOUT~
WB_hzd_4 => ~NO_FANOUT~
EX_hzd_5 => ~NO_FANOUT~
MA_hzd_5 => ~NO_FANOUT~
WB_hzd_5 => ~NO_FANOUT~
reg_rd => register_file:reg_file.RF_RD
reg_wr => register_file:reg_file.RF_WR
mux1 => rf_a1.OUTPUTSELECT
mux1 => rf_a1.OUTPUTSELECT
mux1 => rf_a1.OUTPUTSELECT
mux2 => rf_a2.OUTPUTSELECT
mux2 => rf_a2.OUTPUTSELECT
mux2 => rf_a2.OUTPUTSELECT
mux4 => ~NO_FANOUT~
shift_enable_1 => shifter:S1_1.shift_enable
shift_enable_2 => shifter:S1_2.shift_enable
cmp_en => CMP:complement.cmp_enable
mux3[0] => Equal0.IN1
mux3[0] => Equal1.IN0
mux3[1] => Equal0.IN0
mux3[1] => Equal1.IN1
mux5[0] => ~NO_FANOUT~
mux5[1] => ~NO_FANOUT~
mux7[0] => Equal2.IN1
mux7[0] => Equal3.IN0
mux7[0] => Equal4.IN1
mux7[1] => Equal2.IN0
mux7[1] => Equal3.IN1
mux7[1] => Equal4.IN0
CLK => register_file:reg_file.CLK
CLK => mux7_out[0].CLK
CLK => mux7_out[1].CLK
CLK => mux7_out[2].CLK
CLK => mux7_out[3].CLK
CLK => mux7_out[4].CLK
CLK => mux7_out[5].CLK
CLK => mux7_out[6].CLK
CLK => mux7_out[7].CLK
CLK => mux7_out[8].CLK
CLK => mux7_out[9].CLK
CLK => mux7_out[10].CLK
CLK => mux7_out[11].CLK
CLK => mux7_out[12].CLK
CLK => mux7_out[13].CLK
CLK => mux7_out[14].CLK
CLK => mux7_out[15].CLK
CLK => mux5_out[0].CLK
CLK => mux5_out[1].CLK
CLK => mux5_out[2].CLK
CLK => mux5_out[3].CLK
CLK => mux5_out[4].CLK
CLK => mux5_out[5].CLK
CLK => mux5_out[6].CLK
CLK => mux5_out[7].CLK
CLK => mux5_out[8].CLK
CLK => mux5_out[9].CLK
CLK => mux5_out[10].CLK
CLK => mux5_out[11].CLK
CLK => mux5_out[12].CLK
CLK => mux5_out[13].CLK
CLK => mux5_out[14].CLK
CLK => mux5_out[15].CLK
CLK => mux4_out[0]~reg0.CLK
CLK => mux4_out[1]~reg0.CLK
CLK => mux4_out[2]~reg0.CLK
CLK => mux4_out[3]~reg0.CLK
CLK => mux4_out[4]~reg0.CLK
CLK => mux4_out[5]~reg0.CLK
CLK => mux4_out[6]~reg0.CLK
CLK => mux4_out[7]~reg0.CLK
CLK => mux4_out[8]~reg0.CLK
CLK => mux4_out[9]~reg0.CLK
CLK => mux4_out[10]~reg0.CLK
CLK => mux4_out[11]~reg0.CLK
CLK => mux4_out[12]~reg0.CLK
CLK => mux4_out[13]~reg0.CLK
CLK => mux4_out[14]~reg0.CLK
CLK => mux4_out[15]~reg0.CLK
CLK => rf_a3_pipe[0]~reg0.CLK
CLK => rf_a3_pipe[1]~reg0.CLK
CLK => rf_a3_pipe[2]~reg0.CLK
CLK => rf_a2[0].CLK
CLK => rf_a2[1].CLK
CLK => rf_a2[2].CLK
CLK => rf_a1[0].CLK
CLK => rf_a1[1].CLK
CLK => rf_a1[2].CLK
RST => register_file:reg_file.RST
RST => mux7_out[0].ENA
RST => rf_a1[2].ENA
RST => rf_a1[1].ENA
RST => rf_a1[0].ENA
RST => rf_a2[2].ENA
RST => rf_a2[1].ENA
RST => rf_a2[0].ENA
RST => rf_a3_pipe[2]~reg0.ENA
RST => rf_a3_pipe[1]~reg0.ENA
RST => rf_a3_pipe[0]~reg0.ENA
RST => mux4_out[15]~reg0.ENA
RST => mux4_out[14]~reg0.ENA
RST => mux4_out[13]~reg0.ENA
RST => mux4_out[12]~reg0.ENA
RST => mux4_out[11]~reg0.ENA
RST => mux4_out[10]~reg0.ENA
RST => mux4_out[9]~reg0.ENA
RST => mux4_out[8]~reg0.ENA
RST => mux4_out[7]~reg0.ENA
RST => mux4_out[6]~reg0.ENA
RST => mux4_out[5]~reg0.ENA
RST => mux4_out[4]~reg0.ENA
RST => mux4_out[3]~reg0.ENA
RST => mux4_out[2]~reg0.ENA
RST => mux4_out[1]~reg0.ENA
RST => mux4_out[0]~reg0.ENA
RST => mux5_out[15].ENA
RST => mux5_out[14].ENA
RST => mux5_out[13].ENA
RST => mux5_out[12].ENA
RST => mux5_out[11].ENA
RST => mux5_out[10].ENA
RST => mux5_out[9].ENA
RST => mux5_out[8].ENA
RST => mux5_out[7].ENA
RST => mux5_out[6].ENA
RST => mux5_out[5].ENA
RST => mux5_out[4].ENA
RST => mux5_out[3].ENA
RST => mux5_out[2].ENA
RST => mux5_out[1].ENA
RST => mux5_out[0].ENA
RST => mux7_out[15].ENA
RST => mux7_out[14].ENA
RST => mux7_out[13].ENA
RST => mux7_out[12].ENA
RST => mux7_out[11].ENA
RST => mux7_out[10].ENA
RST => mux7_out[9].ENA
RST => mux7_out[8].ENA
RST => mux7_out[7].ENA
RST => mux7_out[6].ENA
RST => mux7_out[5].ENA
RST => mux7_out[4].ENA
RST => mux7_out[3].ENA
RST => mux7_out[2].ENA
RST => mux7_out[1].ENA
mem1_data_11_9[0] => rf_a1.DATAB
mem1_data_11_9[0] => rf_a2.DATAB
mem1_data_11_9[0] => rf_a3_pipe.DATAB
mem1_data_11_9[1] => rf_a1.DATAB
mem1_data_11_9[1] => rf_a2.DATAB
mem1_data_11_9[1] => rf_a3_pipe.DATAB
mem1_data_11_9[2] => rf_a1.DATAB
mem1_data_11_9[2] => rf_a2.DATAB
mem1_data_11_9[2] => rf_a3_pipe.DATAB
mem1_data_8_6[0] => rf_a1.DATAA
mem1_data_8_6[0] => rf_a2.DATAA
mem1_data_8_6[0] => rf_a3_pipe.DATAB
mem1_data_8_6[1] => rf_a1.DATAA
mem1_data_8_6[1] => rf_a2.DATAA
mem1_data_8_6[1] => rf_a3_pipe.DATAB
mem1_data_8_6[2] => rf_a1.DATAA
mem1_data_8_6[2] => rf_a2.DATAA
mem1_data_8_6[2] => rf_a3_pipe.DATAB
mem1_data_5_3[0] => rf_a3_pipe.DATAB
mem1_data_5_3[1] => rf_a3_pipe.DATAB
mem1_data_5_3[2] => rf_a3_pipe.DATAB
extend6_in[0] => sign_extend_6:SE6.SE_in_6[0]
extend6_in[1] => sign_extend_6:SE6.SE_in_6[1]
extend6_in[2] => sign_extend_6:SE6.SE_in_6[2]
extend6_in[3] => sign_extend_6:SE6.SE_in_6[3]
extend6_in[4] => sign_extend_6:SE6.SE_in_6[4]
extend6_in[5] => sign_extend_6:SE6.SE_in_6[5]
extend9_in[0] => sign_extend_9:SE9.SE_in_9[0]
extend9_in[1] => sign_extend_9:SE9.SE_in_9[1]
extend9_in[2] => sign_extend_9:SE9.SE_in_9[2]
extend9_in[3] => sign_extend_9:SE9.SE_in_9[3]
extend9_in[4] => sign_extend_9:SE9.SE_in_9[4]
extend9_in[5] => sign_extend_9:SE9.SE_in_9[5]
extend9_in[6] => sign_extend_9:SE9.SE_in_9[6]
extend9_in[7] => sign_extend_9:SE9.SE_in_9[7]
extend9_in[8] => sign_extend_9:SE9.SE_in_9[8]
rf_a3[0] => register_file:reg_file.RF_A3[0]
rf_a3[1] => register_file:reg_file.RF_A3[1]
rf_a3[2] => register_file:reg_file.RF_A3[2]
rf_d3[0] => register_file:reg_file.RF_D3[0]
rf_d3[1] => register_file:reg_file.RF_D3[1]
rf_d3[2] => register_file:reg_file.RF_D3[2]
rf_d3[3] => register_file:reg_file.RF_D3[3]
rf_d3[4] => register_file:reg_file.RF_D3[4]
rf_d3[5] => register_file:reg_file.RF_D3[5]
rf_d3[6] => register_file:reg_file.RF_D3[6]
rf_d3[7] => register_file:reg_file.RF_D3[7]
rf_d3[8] => register_file:reg_file.RF_D3[8]
rf_d3[9] => register_file:reg_file.RF_D3[9]
rf_d3[10] => register_file:reg_file.RF_D3[10]
rf_d3[11] => register_file:reg_file.RF_D3[11]
rf_d3[12] => register_file:reg_file.RF_D3[12]
rf_d3[13] => register_file:reg_file.RF_D3[13]
rf_d3[14] => register_file:reg_file.RF_D3[14]
rf_d3[15] => register_file:reg_file.RF_D3[15]
mux4_out[0] <= mux4_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[1] <= mux4_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[2] <= mux4_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[3] <= mux4_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[4] <= mux4_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[5] <= mux4_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[6] <= mux4_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[7] <= mux4_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[8] <= mux4_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[9] <= mux4_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[10] <= mux4_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[11] <= mux4_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[12] <= mux4_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[13] <= mux4_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[14] <= mux4_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux4_out[15] <= mux4_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shifter_out_1[0] <= shifter:S1_1.data_out[0]
shifter_out_1[1] <= shifter:S1_1.data_out[1]
shifter_out_1[2] <= shifter:S1_1.data_out[2]
shifter_out_1[3] <= shifter:S1_1.data_out[3]
shifter_out_1[4] <= shifter:S1_1.data_out[4]
shifter_out_1[5] <= shifter:S1_1.data_out[5]
shifter_out_1[6] <= shifter:S1_1.data_out[6]
shifter_out_1[7] <= shifter:S1_1.data_out[7]
shifter_out_1[8] <= shifter:S1_1.data_out[8]
shifter_out_1[9] <= shifter:S1_1.data_out[9]
shifter_out_1[10] <= shifter:S1_1.data_out[10]
shifter_out_1[11] <= shifter:S1_1.data_out[11]
shifter_out_1[12] <= shifter:S1_1.data_out[12]
shifter_out_1[13] <= shifter:S1_1.data_out[13]
shifter_out_1[14] <= shifter:S1_1.data_out[14]
shifter_out_1[15] <= shifter:S1_1.data_out[15]
shifter_out_2[0] <= shifter:S1_2.data_out[0]
shifter_out_2[1] <= shifter:S1_2.data_out[1]
shifter_out_2[2] <= shifter:S1_2.data_out[2]
shifter_out_2[3] <= shifter:S1_2.data_out[3]
shifter_out_2[4] <= shifter:S1_2.data_out[4]
shifter_out_2[5] <= shifter:S1_2.data_out[5]
shifter_out_2[6] <= shifter:S1_2.data_out[6]
shifter_out_2[7] <= shifter:S1_2.data_out[7]
shifter_out_2[8] <= shifter:S1_2.data_out[8]
shifter_out_2[9] <= shifter:S1_2.data_out[9]
shifter_out_2[10] <= shifter:S1_2.data_out[10]
shifter_out_2[11] <= shifter:S1_2.data_out[11]
shifter_out_2[12] <= shifter:S1_2.data_out[12]
shifter_out_2[13] <= shifter:S1_2.data_out[13]
shifter_out_2[14] <= shifter:S1_2.data_out[14]
shifter_out_2[15] <= shifter:S1_2.data_out[15]
rf_a3_pipe[0] <= rf_a3_pipe[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe[1] <= rf_a3_pipe[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe[2] <= rf_a3_pipe[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[0] <= ID_in_2[0].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[1] <= ID_in_2[1].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[2] <= ID_in_2[2].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[3] <= ID_in_2[3].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[4] <= ID_in_2[4].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[5] <= ID_in_2[5].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[6] <= ID_in_2[6].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[7] <= ID_in_2[7].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[8] <= ID_in_2[8].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[9] <= ID_in_2[9].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[10] <= ID_in_2[10].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[11] <= ID_in_2[11].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[12] <= ID_in_2[12].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[13] <= ID_in_2[13].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[14] <= ID_in_2[14].DB_MAX_OUTPUT_PORT_TYPE
ID_in_3[15] <= ID_in_2[15].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[0] <= alu2_in_1[0].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[1] <= alu2_in_1[1].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[2] <= alu2_in_1[2].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[3] <= alu2_in_1[3].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[4] <= alu2_in_1[4].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[5] <= alu2_in_1[5].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[6] <= alu2_in_1[6].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[7] <= alu2_in_1[7].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[8] <= alu2_in_1[8].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[9] <= alu2_in_1[9].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[10] <= alu2_in_1[10].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[11] <= alu2_in_1[11].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[12] <= alu2_in_1[12].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[13] <= alu2_in_1[13].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[14] <= alu2_in_1[14].DB_MAX_OUTPUT_PORT_TYPE
alu2_out_2[15] <= alu2_in_1[15].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_RR[0] <= register_file:reg_file.RF_D2[0]
rf_d2_RR[1] <= register_file:reg_file.RF_D2[1]
rf_d2_RR[2] <= register_file:reg_file.RF_D2[2]
rf_d2_RR[3] <= register_file:reg_file.RF_D2[3]
rf_d2_RR[4] <= register_file:reg_file.RF_D2[4]
rf_d2_RR[5] <= register_file:reg_file.RF_D2[5]
rf_d2_RR[6] <= register_file:reg_file.RF_D2[6]
rf_d2_RR[7] <= register_file:reg_file.RF_D2[7]
rf_d2_RR[8] <= register_file:reg_file.RF_D2[8]
rf_d2_RR[9] <= register_file:reg_file.RF_D2[9]
rf_d2_RR[10] <= register_file:reg_file.RF_D2[10]
rf_d2_RR[11] <= register_file:reg_file.RF_D2[11]
rf_d2_RR[12] <= register_file:reg_file.RF_D2[12]
rf_d2_RR[13] <= register_file:reg_file.RF_D2[13]
rf_d2_RR[14] <= register_file:reg_file.RF_D2[14]
rf_d2_RR[15] <= register_file:reg_file.RF_D2[15]


|IITB_RISC|reg_read:RR_instance|register_file:reg_file
RF_A1[0] => Mux128.IN2
RF_A1[0] => Mux129.IN2
RF_A1[0] => Mux130.IN2
RF_A1[0] => Mux131.IN2
RF_A1[0] => Mux132.IN2
RF_A1[0] => Mux133.IN2
RF_A1[0] => Mux134.IN2
RF_A1[0] => Mux135.IN2
RF_A1[0] => Mux136.IN2
RF_A1[0] => Mux137.IN2
RF_A1[0] => Mux138.IN2
RF_A1[0] => Mux139.IN2
RF_A1[0] => Mux140.IN2
RF_A1[0] => Mux141.IN2
RF_A1[0] => Mux142.IN2
RF_A1[0] => Mux143.IN2
RF_A1[1] => Mux128.IN1
RF_A1[1] => Mux129.IN1
RF_A1[1] => Mux130.IN1
RF_A1[1] => Mux131.IN1
RF_A1[1] => Mux132.IN1
RF_A1[1] => Mux133.IN1
RF_A1[1] => Mux134.IN1
RF_A1[1] => Mux135.IN1
RF_A1[1] => Mux136.IN1
RF_A1[1] => Mux137.IN1
RF_A1[1] => Mux138.IN1
RF_A1[1] => Mux139.IN1
RF_A1[1] => Mux140.IN1
RF_A1[1] => Mux141.IN1
RF_A1[1] => Mux142.IN1
RF_A1[1] => Mux143.IN1
RF_A1[2] => Mux128.IN0
RF_A1[2] => Mux129.IN0
RF_A1[2] => Mux130.IN0
RF_A1[2] => Mux131.IN0
RF_A1[2] => Mux132.IN0
RF_A1[2] => Mux133.IN0
RF_A1[2] => Mux134.IN0
RF_A1[2] => Mux135.IN0
RF_A1[2] => Mux136.IN0
RF_A1[2] => Mux137.IN0
RF_A1[2] => Mux138.IN0
RF_A1[2] => Mux139.IN0
RF_A1[2] => Mux140.IN0
RF_A1[2] => Mux141.IN0
RF_A1[2] => Mux142.IN0
RF_A1[2] => Mux143.IN0
RF_A2[0] => Mux144.IN2
RF_A2[0] => Mux145.IN2
RF_A2[0] => Mux146.IN2
RF_A2[0] => Mux147.IN2
RF_A2[0] => Mux148.IN2
RF_A2[0] => Mux149.IN2
RF_A2[0] => Mux150.IN2
RF_A2[0] => Mux151.IN2
RF_A2[0] => Mux152.IN2
RF_A2[0] => Mux153.IN2
RF_A2[0] => Mux154.IN2
RF_A2[0] => Mux155.IN2
RF_A2[0] => Mux156.IN2
RF_A2[0] => Mux157.IN2
RF_A2[0] => Mux158.IN2
RF_A2[0] => Mux159.IN2
RF_A2[1] => Mux144.IN1
RF_A2[1] => Mux145.IN1
RF_A2[1] => Mux146.IN1
RF_A2[1] => Mux147.IN1
RF_A2[1] => Mux148.IN1
RF_A2[1] => Mux149.IN1
RF_A2[1] => Mux150.IN1
RF_A2[1] => Mux151.IN1
RF_A2[1] => Mux152.IN1
RF_A2[1] => Mux153.IN1
RF_A2[1] => Mux154.IN1
RF_A2[1] => Mux155.IN1
RF_A2[1] => Mux156.IN1
RF_A2[1] => Mux157.IN1
RF_A2[1] => Mux158.IN1
RF_A2[1] => Mux159.IN1
RF_A2[2] => Mux144.IN0
RF_A2[2] => Mux145.IN0
RF_A2[2] => Mux146.IN0
RF_A2[2] => Mux147.IN0
RF_A2[2] => Mux148.IN0
RF_A2[2] => Mux149.IN0
RF_A2[2] => Mux150.IN0
RF_A2[2] => Mux151.IN0
RF_A2[2] => Mux152.IN0
RF_A2[2] => Mux153.IN0
RF_A2[2] => Mux154.IN0
RF_A2[2] => Mux155.IN0
RF_A2[2] => Mux156.IN0
RF_A2[2] => Mux157.IN0
RF_A2[2] => Mux158.IN0
RF_A2[2] => Mux159.IN0
RF_A3[0] => Mux0.IN2
RF_A3[0] => Mux1.IN2
RF_A3[0] => Mux2.IN2
RF_A3[0] => Mux3.IN2
RF_A3[0] => Mux4.IN2
RF_A3[0] => Mux5.IN2
RF_A3[0] => Mux6.IN2
RF_A3[0] => Mux7.IN2
RF_A3[0] => Mux8.IN2
RF_A3[0] => Mux9.IN2
RF_A3[0] => Mux10.IN2
RF_A3[0] => Mux11.IN2
RF_A3[0] => Mux12.IN2
RF_A3[0] => Mux13.IN2
RF_A3[0] => Mux14.IN2
RF_A3[0] => Mux15.IN2
RF_A3[0] => Mux16.IN2
RF_A3[0] => Mux17.IN2
RF_A3[0] => Mux18.IN2
RF_A3[0] => Mux19.IN2
RF_A3[0] => Mux20.IN2
RF_A3[0] => Mux21.IN2
RF_A3[0] => Mux22.IN2
RF_A3[0] => Mux23.IN2
RF_A3[0] => Mux24.IN2
RF_A3[0] => Mux25.IN2
RF_A3[0] => Mux26.IN2
RF_A3[0] => Mux27.IN2
RF_A3[0] => Mux28.IN2
RF_A3[0] => Mux29.IN2
RF_A3[0] => Mux30.IN2
RF_A3[0] => Mux31.IN2
RF_A3[0] => Mux32.IN2
RF_A3[0] => Mux33.IN2
RF_A3[0] => Mux34.IN2
RF_A3[0] => Mux35.IN2
RF_A3[0] => Mux36.IN2
RF_A3[0] => Mux37.IN2
RF_A3[0] => Mux38.IN2
RF_A3[0] => Mux39.IN2
RF_A3[0] => Mux40.IN2
RF_A3[0] => Mux41.IN2
RF_A3[0] => Mux42.IN2
RF_A3[0] => Mux43.IN2
RF_A3[0] => Mux44.IN2
RF_A3[0] => Mux45.IN2
RF_A3[0] => Mux46.IN2
RF_A3[0] => Mux47.IN2
RF_A3[0] => Mux48.IN2
RF_A3[0] => Mux49.IN2
RF_A3[0] => Mux50.IN2
RF_A3[0] => Mux51.IN2
RF_A3[0] => Mux52.IN2
RF_A3[0] => Mux53.IN2
RF_A3[0] => Mux54.IN2
RF_A3[0] => Mux55.IN2
RF_A3[0] => Mux56.IN2
RF_A3[0] => Mux57.IN2
RF_A3[0] => Mux58.IN2
RF_A3[0] => Mux59.IN2
RF_A3[0] => Mux60.IN2
RF_A3[0] => Mux61.IN2
RF_A3[0] => Mux62.IN2
RF_A3[0] => Mux63.IN2
RF_A3[0] => Mux64.IN2
RF_A3[0] => Mux65.IN2
RF_A3[0] => Mux66.IN2
RF_A3[0] => Mux67.IN2
RF_A3[0] => Mux68.IN2
RF_A3[0] => Mux69.IN2
RF_A3[0] => Mux70.IN2
RF_A3[0] => Mux71.IN2
RF_A3[0] => Mux72.IN2
RF_A3[0] => Mux73.IN2
RF_A3[0] => Mux74.IN2
RF_A3[0] => Mux75.IN2
RF_A3[0] => Mux76.IN2
RF_A3[0] => Mux77.IN2
RF_A3[0] => Mux78.IN2
RF_A3[0] => Mux79.IN2
RF_A3[0] => Mux80.IN2
RF_A3[0] => Mux81.IN2
RF_A3[0] => Mux82.IN2
RF_A3[0] => Mux83.IN2
RF_A3[0] => Mux84.IN2
RF_A3[0] => Mux85.IN2
RF_A3[0] => Mux86.IN2
RF_A3[0] => Mux87.IN2
RF_A3[0] => Mux88.IN2
RF_A3[0] => Mux89.IN2
RF_A3[0] => Mux90.IN2
RF_A3[0] => Mux91.IN2
RF_A3[0] => Mux92.IN2
RF_A3[0] => Mux93.IN2
RF_A3[0] => Mux94.IN2
RF_A3[0] => Mux95.IN2
RF_A3[0] => Mux96.IN2
RF_A3[0] => Mux97.IN2
RF_A3[0] => Mux98.IN2
RF_A3[0] => Mux99.IN2
RF_A3[0] => Mux100.IN2
RF_A3[0] => Mux101.IN2
RF_A3[0] => Mux102.IN2
RF_A3[0] => Mux103.IN2
RF_A3[0] => Mux104.IN2
RF_A3[0] => Mux105.IN2
RF_A3[0] => Mux106.IN2
RF_A3[0] => Mux107.IN2
RF_A3[0] => Mux108.IN2
RF_A3[0] => Mux109.IN2
RF_A3[0] => Mux110.IN2
RF_A3[0] => Mux111.IN2
RF_A3[0] => Mux112.IN2
RF_A3[0] => Mux113.IN2
RF_A3[0] => Mux114.IN2
RF_A3[0] => Mux115.IN2
RF_A3[0] => Mux116.IN2
RF_A3[0] => Mux117.IN2
RF_A3[0] => Mux118.IN2
RF_A3[0] => Mux119.IN2
RF_A3[0] => Mux120.IN2
RF_A3[0] => Mux121.IN2
RF_A3[0] => Mux122.IN2
RF_A3[0] => Mux123.IN2
RF_A3[0] => Mux124.IN2
RF_A3[0] => Mux125.IN2
RF_A3[0] => Mux126.IN2
RF_A3[0] => Mux127.IN2
RF_A3[1] => Mux0.IN1
RF_A3[1] => Mux1.IN1
RF_A3[1] => Mux2.IN1
RF_A3[1] => Mux3.IN1
RF_A3[1] => Mux4.IN1
RF_A3[1] => Mux5.IN1
RF_A3[1] => Mux6.IN1
RF_A3[1] => Mux7.IN1
RF_A3[1] => Mux8.IN1
RF_A3[1] => Mux9.IN1
RF_A3[1] => Mux10.IN1
RF_A3[1] => Mux11.IN1
RF_A3[1] => Mux12.IN1
RF_A3[1] => Mux13.IN1
RF_A3[1] => Mux14.IN1
RF_A3[1] => Mux15.IN1
RF_A3[1] => Mux16.IN1
RF_A3[1] => Mux17.IN1
RF_A3[1] => Mux18.IN1
RF_A3[1] => Mux19.IN1
RF_A3[1] => Mux20.IN1
RF_A3[1] => Mux21.IN1
RF_A3[1] => Mux22.IN1
RF_A3[1] => Mux23.IN1
RF_A3[1] => Mux24.IN1
RF_A3[1] => Mux25.IN1
RF_A3[1] => Mux26.IN1
RF_A3[1] => Mux27.IN1
RF_A3[1] => Mux28.IN1
RF_A3[1] => Mux29.IN1
RF_A3[1] => Mux30.IN1
RF_A3[1] => Mux31.IN1
RF_A3[1] => Mux32.IN1
RF_A3[1] => Mux33.IN1
RF_A3[1] => Mux34.IN1
RF_A3[1] => Mux35.IN1
RF_A3[1] => Mux36.IN1
RF_A3[1] => Mux37.IN1
RF_A3[1] => Mux38.IN1
RF_A3[1] => Mux39.IN1
RF_A3[1] => Mux40.IN1
RF_A3[1] => Mux41.IN1
RF_A3[1] => Mux42.IN1
RF_A3[1] => Mux43.IN1
RF_A3[1] => Mux44.IN1
RF_A3[1] => Mux45.IN1
RF_A3[1] => Mux46.IN1
RF_A3[1] => Mux47.IN1
RF_A3[1] => Mux48.IN1
RF_A3[1] => Mux49.IN1
RF_A3[1] => Mux50.IN1
RF_A3[1] => Mux51.IN1
RF_A3[1] => Mux52.IN1
RF_A3[1] => Mux53.IN1
RF_A3[1] => Mux54.IN1
RF_A3[1] => Mux55.IN1
RF_A3[1] => Mux56.IN1
RF_A3[1] => Mux57.IN1
RF_A3[1] => Mux58.IN1
RF_A3[1] => Mux59.IN1
RF_A3[1] => Mux60.IN1
RF_A3[1] => Mux61.IN1
RF_A3[1] => Mux62.IN1
RF_A3[1] => Mux63.IN1
RF_A3[1] => Mux64.IN1
RF_A3[1] => Mux65.IN1
RF_A3[1] => Mux66.IN1
RF_A3[1] => Mux67.IN1
RF_A3[1] => Mux68.IN1
RF_A3[1] => Mux69.IN1
RF_A3[1] => Mux70.IN1
RF_A3[1] => Mux71.IN1
RF_A3[1] => Mux72.IN1
RF_A3[1] => Mux73.IN1
RF_A3[1] => Mux74.IN1
RF_A3[1] => Mux75.IN1
RF_A3[1] => Mux76.IN1
RF_A3[1] => Mux77.IN1
RF_A3[1] => Mux78.IN1
RF_A3[1] => Mux79.IN1
RF_A3[1] => Mux80.IN1
RF_A3[1] => Mux81.IN1
RF_A3[1] => Mux82.IN1
RF_A3[1] => Mux83.IN1
RF_A3[1] => Mux84.IN1
RF_A3[1] => Mux85.IN1
RF_A3[1] => Mux86.IN1
RF_A3[1] => Mux87.IN1
RF_A3[1] => Mux88.IN1
RF_A3[1] => Mux89.IN1
RF_A3[1] => Mux90.IN1
RF_A3[1] => Mux91.IN1
RF_A3[1] => Mux92.IN1
RF_A3[1] => Mux93.IN1
RF_A3[1] => Mux94.IN1
RF_A3[1] => Mux95.IN1
RF_A3[1] => Mux96.IN1
RF_A3[1] => Mux97.IN1
RF_A3[1] => Mux98.IN1
RF_A3[1] => Mux99.IN1
RF_A3[1] => Mux100.IN1
RF_A3[1] => Mux101.IN1
RF_A3[1] => Mux102.IN1
RF_A3[1] => Mux103.IN1
RF_A3[1] => Mux104.IN1
RF_A3[1] => Mux105.IN1
RF_A3[1] => Mux106.IN1
RF_A3[1] => Mux107.IN1
RF_A3[1] => Mux108.IN1
RF_A3[1] => Mux109.IN1
RF_A3[1] => Mux110.IN1
RF_A3[1] => Mux111.IN1
RF_A3[1] => Mux112.IN1
RF_A3[1] => Mux113.IN1
RF_A3[1] => Mux114.IN1
RF_A3[1] => Mux115.IN1
RF_A3[1] => Mux116.IN1
RF_A3[1] => Mux117.IN1
RF_A3[1] => Mux118.IN1
RF_A3[1] => Mux119.IN1
RF_A3[1] => Mux120.IN1
RF_A3[1] => Mux121.IN1
RF_A3[1] => Mux122.IN1
RF_A3[1] => Mux123.IN1
RF_A3[1] => Mux124.IN1
RF_A3[1] => Mux125.IN1
RF_A3[1] => Mux126.IN1
RF_A3[1] => Mux127.IN1
RF_A3[2] => Mux0.IN0
RF_A3[2] => Mux1.IN0
RF_A3[2] => Mux2.IN0
RF_A3[2] => Mux3.IN0
RF_A3[2] => Mux4.IN0
RF_A3[2] => Mux5.IN0
RF_A3[2] => Mux6.IN0
RF_A3[2] => Mux7.IN0
RF_A3[2] => Mux8.IN0
RF_A3[2] => Mux9.IN0
RF_A3[2] => Mux10.IN0
RF_A3[2] => Mux11.IN0
RF_A3[2] => Mux12.IN0
RF_A3[2] => Mux13.IN0
RF_A3[2] => Mux14.IN0
RF_A3[2] => Mux15.IN0
RF_A3[2] => Mux16.IN0
RF_A3[2] => Mux17.IN0
RF_A3[2] => Mux18.IN0
RF_A3[2] => Mux19.IN0
RF_A3[2] => Mux20.IN0
RF_A3[2] => Mux21.IN0
RF_A3[2] => Mux22.IN0
RF_A3[2] => Mux23.IN0
RF_A3[2] => Mux24.IN0
RF_A3[2] => Mux25.IN0
RF_A3[2] => Mux26.IN0
RF_A3[2] => Mux27.IN0
RF_A3[2] => Mux28.IN0
RF_A3[2] => Mux29.IN0
RF_A3[2] => Mux30.IN0
RF_A3[2] => Mux31.IN0
RF_A3[2] => Mux32.IN0
RF_A3[2] => Mux33.IN0
RF_A3[2] => Mux34.IN0
RF_A3[2] => Mux35.IN0
RF_A3[2] => Mux36.IN0
RF_A3[2] => Mux37.IN0
RF_A3[2] => Mux38.IN0
RF_A3[2] => Mux39.IN0
RF_A3[2] => Mux40.IN0
RF_A3[2] => Mux41.IN0
RF_A3[2] => Mux42.IN0
RF_A3[2] => Mux43.IN0
RF_A3[2] => Mux44.IN0
RF_A3[2] => Mux45.IN0
RF_A3[2] => Mux46.IN0
RF_A3[2] => Mux47.IN0
RF_A3[2] => Mux48.IN0
RF_A3[2] => Mux49.IN0
RF_A3[2] => Mux50.IN0
RF_A3[2] => Mux51.IN0
RF_A3[2] => Mux52.IN0
RF_A3[2] => Mux53.IN0
RF_A3[2] => Mux54.IN0
RF_A3[2] => Mux55.IN0
RF_A3[2] => Mux56.IN0
RF_A3[2] => Mux57.IN0
RF_A3[2] => Mux58.IN0
RF_A3[2] => Mux59.IN0
RF_A3[2] => Mux60.IN0
RF_A3[2] => Mux61.IN0
RF_A3[2] => Mux62.IN0
RF_A3[2] => Mux63.IN0
RF_A3[2] => Mux64.IN0
RF_A3[2] => Mux65.IN0
RF_A3[2] => Mux66.IN0
RF_A3[2] => Mux67.IN0
RF_A3[2] => Mux68.IN0
RF_A3[2] => Mux69.IN0
RF_A3[2] => Mux70.IN0
RF_A3[2] => Mux71.IN0
RF_A3[2] => Mux72.IN0
RF_A3[2] => Mux73.IN0
RF_A3[2] => Mux74.IN0
RF_A3[2] => Mux75.IN0
RF_A3[2] => Mux76.IN0
RF_A3[2] => Mux77.IN0
RF_A3[2] => Mux78.IN0
RF_A3[2] => Mux79.IN0
RF_A3[2] => Mux80.IN0
RF_A3[2] => Mux81.IN0
RF_A3[2] => Mux82.IN0
RF_A3[2] => Mux83.IN0
RF_A3[2] => Mux84.IN0
RF_A3[2] => Mux85.IN0
RF_A3[2] => Mux86.IN0
RF_A3[2] => Mux87.IN0
RF_A3[2] => Mux88.IN0
RF_A3[2] => Mux89.IN0
RF_A3[2] => Mux90.IN0
RF_A3[2] => Mux91.IN0
RF_A3[2] => Mux92.IN0
RF_A3[2] => Mux93.IN0
RF_A3[2] => Mux94.IN0
RF_A3[2] => Mux95.IN0
RF_A3[2] => Mux96.IN0
RF_A3[2] => Mux97.IN0
RF_A3[2] => Mux98.IN0
RF_A3[2] => Mux99.IN0
RF_A3[2] => Mux100.IN0
RF_A3[2] => Mux101.IN0
RF_A3[2] => Mux102.IN0
RF_A3[2] => Mux103.IN0
RF_A3[2] => Mux104.IN0
RF_A3[2] => Mux105.IN0
RF_A3[2] => Mux106.IN0
RF_A3[2] => Mux107.IN0
RF_A3[2] => Mux108.IN0
RF_A3[2] => Mux109.IN0
RF_A3[2] => Mux110.IN0
RF_A3[2] => Mux111.IN0
RF_A3[2] => Mux112.IN0
RF_A3[2] => Mux113.IN0
RF_A3[2] => Mux114.IN0
RF_A3[2] => Mux115.IN0
RF_A3[2] => Mux116.IN0
RF_A3[2] => Mux117.IN0
RF_A3[2] => Mux118.IN0
RF_A3[2] => Mux119.IN0
RF_A3[2] => Mux120.IN0
RF_A3[2] => Mux121.IN0
RF_A3[2] => Mux122.IN0
RF_A3[2] => Mux123.IN0
RF_A3[2] => Mux124.IN0
RF_A3[2] => Mux125.IN0
RF_A3[2] => Mux126.IN0
RF_A3[2] => Mux127.IN0
RF_D3[0] => Mux15.IN3
RF_D3[0] => Mux31.IN3
RF_D3[0] => Mux47.IN3
RF_D3[0] => Mux63.IN3
RF_D3[0] => Mux79.IN3
RF_D3[0] => Mux95.IN3
RF_D3[0] => Mux111.IN3
RF_D3[0] => Mux127.IN3
RF_D3[1] => Mux14.IN3
RF_D3[1] => Mux30.IN3
RF_D3[1] => Mux46.IN3
RF_D3[1] => Mux62.IN3
RF_D3[1] => Mux78.IN3
RF_D3[1] => Mux94.IN3
RF_D3[1] => Mux110.IN3
RF_D3[1] => Mux126.IN3
RF_D3[2] => Mux13.IN3
RF_D3[2] => Mux29.IN3
RF_D3[2] => Mux45.IN3
RF_D3[2] => Mux61.IN3
RF_D3[2] => Mux77.IN3
RF_D3[2] => Mux93.IN3
RF_D3[2] => Mux109.IN3
RF_D3[2] => Mux125.IN3
RF_D3[3] => Mux12.IN3
RF_D3[3] => Mux28.IN3
RF_D3[3] => Mux44.IN3
RF_D3[3] => Mux60.IN3
RF_D3[3] => Mux76.IN3
RF_D3[3] => Mux92.IN3
RF_D3[3] => Mux108.IN3
RF_D3[3] => Mux124.IN3
RF_D3[4] => Mux11.IN3
RF_D3[4] => Mux27.IN3
RF_D3[4] => Mux43.IN3
RF_D3[4] => Mux59.IN3
RF_D3[4] => Mux75.IN3
RF_D3[4] => Mux91.IN3
RF_D3[4] => Mux107.IN3
RF_D3[4] => Mux123.IN3
RF_D3[5] => Mux10.IN3
RF_D3[5] => Mux26.IN3
RF_D3[5] => Mux42.IN3
RF_D3[5] => Mux58.IN3
RF_D3[5] => Mux74.IN3
RF_D3[5] => Mux90.IN3
RF_D3[5] => Mux106.IN3
RF_D3[5] => Mux122.IN3
RF_D3[6] => Mux9.IN3
RF_D3[6] => Mux25.IN3
RF_D3[6] => Mux41.IN3
RF_D3[6] => Mux57.IN3
RF_D3[6] => Mux73.IN3
RF_D3[6] => Mux89.IN3
RF_D3[6] => Mux105.IN3
RF_D3[6] => Mux121.IN3
RF_D3[7] => Mux8.IN3
RF_D3[7] => Mux24.IN3
RF_D3[7] => Mux40.IN3
RF_D3[7] => Mux56.IN3
RF_D3[7] => Mux72.IN3
RF_D3[7] => Mux88.IN3
RF_D3[7] => Mux104.IN3
RF_D3[7] => Mux120.IN3
RF_D3[8] => Mux7.IN3
RF_D3[8] => Mux23.IN3
RF_D3[8] => Mux39.IN3
RF_D3[8] => Mux55.IN3
RF_D3[8] => Mux71.IN3
RF_D3[8] => Mux87.IN3
RF_D3[8] => Mux103.IN3
RF_D3[8] => Mux119.IN3
RF_D3[9] => Mux6.IN3
RF_D3[9] => Mux22.IN3
RF_D3[9] => Mux38.IN3
RF_D3[9] => Mux54.IN3
RF_D3[9] => Mux70.IN3
RF_D3[9] => Mux86.IN3
RF_D3[9] => Mux102.IN3
RF_D3[9] => Mux118.IN3
RF_D3[10] => Mux5.IN3
RF_D3[10] => Mux21.IN3
RF_D3[10] => Mux37.IN3
RF_D3[10] => Mux53.IN3
RF_D3[10] => Mux69.IN3
RF_D3[10] => Mux85.IN3
RF_D3[10] => Mux101.IN3
RF_D3[10] => Mux117.IN3
RF_D3[11] => Mux4.IN3
RF_D3[11] => Mux20.IN3
RF_D3[11] => Mux36.IN3
RF_D3[11] => Mux52.IN3
RF_D3[11] => Mux68.IN3
RF_D3[11] => Mux84.IN3
RF_D3[11] => Mux100.IN3
RF_D3[11] => Mux116.IN3
RF_D3[12] => Mux3.IN3
RF_D3[12] => Mux19.IN3
RF_D3[12] => Mux35.IN3
RF_D3[12] => Mux51.IN3
RF_D3[12] => Mux67.IN3
RF_D3[12] => Mux83.IN3
RF_D3[12] => Mux99.IN3
RF_D3[12] => Mux115.IN3
RF_D3[13] => Mux2.IN3
RF_D3[13] => Mux18.IN3
RF_D3[13] => Mux34.IN3
RF_D3[13] => Mux50.IN3
RF_D3[13] => Mux66.IN3
RF_D3[13] => Mux82.IN3
RF_D3[13] => Mux98.IN3
RF_D3[13] => Mux114.IN3
RF_D3[14] => Mux1.IN3
RF_D3[14] => Mux17.IN3
RF_D3[14] => Mux33.IN3
RF_D3[14] => Mux49.IN3
RF_D3[14] => Mux65.IN3
RF_D3[14] => Mux81.IN3
RF_D3[14] => Mux97.IN3
RF_D3[14] => Mux113.IN3
RF_D3[15] => Mux0.IN3
RF_D3[15] => Mux16.IN3
RF_D3[15] => Mux32.IN3
RF_D3[15] => Mux48.IN3
RF_D3[15] => Mux64.IN3
RF_D3[15] => Mux80.IN3
RF_D3[15] => Mux96.IN3
RF_D3[15] => Mux112.IN3
RF_WR => R7[0].ENA
RF_WR => R7[1].ENA
RF_WR => R7[2].ENA
RF_WR => R7[3].ENA
RF_WR => R7[4].ENA
RF_WR => R7[5].ENA
RF_WR => R7[6].ENA
RF_WR => R7[7].ENA
RF_WR => R7[8].ENA
RF_WR => R7[9].ENA
RF_WR => R7[10].ENA
RF_WR => R7[11].ENA
RF_WR => R7[12].ENA
RF_WR => R7[13].ENA
RF_WR => R7[14].ENA
RF_WR => R7[15].ENA
RF_WR => R6[0].ENA
RF_WR => R6[1].ENA
RF_WR => R6[2].ENA
RF_WR => R6[3].ENA
RF_WR => R6[4].ENA
RF_WR => R6[5].ENA
RF_WR => R6[6].ENA
RF_WR => R6[7].ENA
RF_WR => R6[8].ENA
RF_WR => R6[9].ENA
RF_WR => R6[10].ENA
RF_WR => R6[11].ENA
RF_WR => R6[12].ENA
RF_WR => R6[13].ENA
RF_WR => R6[14].ENA
RF_WR => R6[15].ENA
RF_WR => R5[0].ENA
RF_WR => R5[1].ENA
RF_WR => R5[2].ENA
RF_WR => R5[3].ENA
RF_WR => R5[4].ENA
RF_WR => R5[5].ENA
RF_WR => R5[6].ENA
RF_WR => R5[7].ENA
RF_WR => R5[8].ENA
RF_WR => R5[9].ENA
RF_WR => R5[10].ENA
RF_WR => R5[11].ENA
RF_WR => R5[12].ENA
RF_WR => R5[13].ENA
RF_WR => R5[14].ENA
RF_WR => R5[15].ENA
RF_WR => R4[0].ENA
RF_WR => R4[1].ENA
RF_WR => R4[2].ENA
RF_WR => R4[3].ENA
RF_WR => R4[4].ENA
RF_WR => R4[5].ENA
RF_WR => R4[6].ENA
RF_WR => R4[7].ENA
RF_WR => R4[8].ENA
RF_WR => R4[9].ENA
RF_WR => R4[10].ENA
RF_WR => R4[11].ENA
RF_WR => R4[12].ENA
RF_WR => R4[13].ENA
RF_WR => R4[14].ENA
RF_WR => R4[15].ENA
RF_WR => R3[0].ENA
RF_WR => R3[1].ENA
RF_WR => R3[2].ENA
RF_WR => R3[3].ENA
RF_WR => R3[4].ENA
RF_WR => R3[5].ENA
RF_WR => R3[6].ENA
RF_WR => R3[7].ENA
RF_WR => R3[8].ENA
RF_WR => R3[9].ENA
RF_WR => R3[10].ENA
RF_WR => R3[11].ENA
RF_WR => R3[12].ENA
RF_WR => R3[13].ENA
RF_WR => R3[14].ENA
RF_WR => R3[15].ENA
RF_WR => R2[0].ENA
RF_WR => R2[1].ENA
RF_WR => R2[2].ENA
RF_WR => R2[3].ENA
RF_WR => R2[4].ENA
RF_WR => R2[5].ENA
RF_WR => R2[6].ENA
RF_WR => R2[7].ENA
RF_WR => R2[8].ENA
RF_WR => R2[9].ENA
RF_WR => R2[10].ENA
RF_WR => R2[11].ENA
RF_WR => R2[12].ENA
RF_WR => R2[13].ENA
RF_WR => R2[14].ENA
RF_WR => R2[15].ENA
RF_WR => R1[0].ENA
RF_WR => R1[1].ENA
RF_WR => R1[2].ENA
RF_WR => R1[3].ENA
RF_WR => R1[4].ENA
RF_WR => R1[5].ENA
RF_WR => R1[6].ENA
RF_WR => R1[7].ENA
RF_WR => R1[8].ENA
RF_WR => R1[9].ENA
RF_WR => R1[10].ENA
RF_WR => R1[11].ENA
RF_WR => R1[12].ENA
RF_WR => R1[13].ENA
RF_WR => R1[14].ENA
RF_WR => R1[15].ENA
RF_WR => R0[0].ENA
RF_WR => R0[1].ENA
RF_WR => R0[2].ENA
RF_WR => R0[3].ENA
RF_WR => R0[4].ENA
RF_WR => R0[5].ENA
RF_WR => R0[6].ENA
RF_WR => R0[7].ENA
RF_WR => R0[8].ENA
RF_WR => R0[9].ENA
RF_WR => R0[10].ENA
RF_WR => R0[11].ENA
RF_WR => R0[12].ENA
RF_WR => R0[13].ENA
RF_WR => R0[14].ENA
RF_WR => R0[15].ENA
RF_RD => RF_D2[0]$latch.LATCH_ENABLE
RF_RD => RF_D2[1]$latch.LATCH_ENABLE
RF_RD => RF_D2[2]$latch.LATCH_ENABLE
RF_RD => RF_D2[3]$latch.LATCH_ENABLE
RF_RD => RF_D2[4]$latch.LATCH_ENABLE
RF_RD => RF_D2[5]$latch.LATCH_ENABLE
RF_RD => RF_D2[6]$latch.LATCH_ENABLE
RF_RD => RF_D2[7]$latch.LATCH_ENABLE
RF_RD => RF_D2[8]$latch.LATCH_ENABLE
RF_RD => RF_D2[9]$latch.LATCH_ENABLE
RF_RD => RF_D2[10]$latch.LATCH_ENABLE
RF_RD => RF_D2[11]$latch.LATCH_ENABLE
RF_RD => RF_D2[12]$latch.LATCH_ENABLE
RF_RD => RF_D2[13]$latch.LATCH_ENABLE
RF_RD => RF_D2[14]$latch.LATCH_ENABLE
RF_RD => RF_D2[15]$latch.LATCH_ENABLE
RF_RD => RF_D1[0]$latch.LATCH_ENABLE
RF_RD => RF_D1[1]$latch.LATCH_ENABLE
RF_RD => RF_D1[2]$latch.LATCH_ENABLE
RF_RD => RF_D1[3]$latch.LATCH_ENABLE
RF_RD => RF_D1[4]$latch.LATCH_ENABLE
RF_RD => RF_D1[5]$latch.LATCH_ENABLE
RF_RD => RF_D1[6]$latch.LATCH_ENABLE
RF_RD => RF_D1[7]$latch.LATCH_ENABLE
RF_RD => RF_D1[8]$latch.LATCH_ENABLE
RF_RD => RF_D1[9]$latch.LATCH_ENABLE
RF_RD => RF_D1[10]$latch.LATCH_ENABLE
RF_RD => RF_D1[11]$latch.LATCH_ENABLE
RF_RD => RF_D1[12]$latch.LATCH_ENABLE
RF_RD => RF_D1[13]$latch.LATCH_ENABLE
RF_RD => RF_D1[14]$latch.LATCH_ENABLE
RF_RD => RF_D1[15]$latch.LATCH_ENABLE
CLK => R7[0].CLK
CLK => R7[1].CLK
CLK => R7[2].CLK
CLK => R7[3].CLK
CLK => R7[4].CLK
CLK => R7[5].CLK
CLK => R7[6].CLK
CLK => R7[7].CLK
CLK => R7[8].CLK
CLK => R7[9].CLK
CLK => R7[10].CLK
CLK => R7[11].CLK
CLK => R7[12].CLK
CLK => R7[13].CLK
CLK => R7[14].CLK
CLK => R7[15].CLK
CLK => R6[0].CLK
CLK => R6[1].CLK
CLK => R6[2].CLK
CLK => R6[3].CLK
CLK => R6[4].CLK
CLK => R6[5].CLK
CLK => R6[6].CLK
CLK => R6[7].CLK
CLK => R6[8].CLK
CLK => R6[9].CLK
CLK => R6[10].CLK
CLK => R6[11].CLK
CLK => R6[12].CLK
CLK => R6[13].CLK
CLK => R6[14].CLK
CLK => R6[15].CLK
CLK => R5[0].CLK
CLK => R5[1].CLK
CLK => R5[2].CLK
CLK => R5[3].CLK
CLK => R5[4].CLK
CLK => R5[5].CLK
CLK => R5[6].CLK
CLK => R5[7].CLK
CLK => R5[8].CLK
CLK => R5[9].CLK
CLK => R5[10].CLK
CLK => R5[11].CLK
CLK => R5[12].CLK
CLK => R5[13].CLK
CLK => R5[14].CLK
CLK => R5[15].CLK
CLK => R4[0].CLK
CLK => R4[1].CLK
CLK => R4[2].CLK
CLK => R4[3].CLK
CLK => R4[4].CLK
CLK => R4[5].CLK
CLK => R4[6].CLK
CLK => R4[7].CLK
CLK => R4[8].CLK
CLK => R4[9].CLK
CLK => R4[10].CLK
CLK => R4[11].CLK
CLK => R4[12].CLK
CLK => R4[13].CLK
CLK => R4[14].CLK
CLK => R4[15].CLK
CLK => R3[0].CLK
CLK => R3[1].CLK
CLK => R3[2].CLK
CLK => R3[3].CLK
CLK => R3[4].CLK
CLK => R3[5].CLK
CLK => R3[6].CLK
CLK => R3[7].CLK
CLK => R3[8].CLK
CLK => R3[9].CLK
CLK => R3[10].CLK
CLK => R3[11].CLK
CLK => R3[12].CLK
CLK => R3[13].CLK
CLK => R3[14].CLK
CLK => R3[15].CLK
CLK => R2[0].CLK
CLK => R2[1].CLK
CLK => R2[2].CLK
CLK => R2[3].CLK
CLK => R2[4].CLK
CLK => R2[5].CLK
CLK => R2[6].CLK
CLK => R2[7].CLK
CLK => R2[8].CLK
CLK => R2[9].CLK
CLK => R2[10].CLK
CLK => R2[11].CLK
CLK => R2[12].CLK
CLK => R2[13].CLK
CLK => R2[14].CLK
CLK => R2[15].CLK
CLK => R1[0].CLK
CLK => R1[1].CLK
CLK => R1[2].CLK
CLK => R1[3].CLK
CLK => R1[4].CLK
CLK => R1[5].CLK
CLK => R1[6].CLK
CLK => R1[7].CLK
CLK => R1[8].CLK
CLK => R1[9].CLK
CLK => R1[10].CLK
CLK => R1[11].CLK
CLK => R1[12].CLK
CLK => R1[13].CLK
CLK => R1[14].CLK
CLK => R1[15].CLK
CLK => R0[0].CLK
CLK => R0[1].CLK
CLK => R0[2].CLK
CLK => R0[3].CLK
CLK => R0[4].CLK
CLK => R0[5].CLK
CLK => R0[6].CLK
CLK => R0[7].CLK
CLK => R0[8].CLK
CLK => R0[9].CLK
CLK => R0[10].CLK
CLK => R0[11].CLK
CLK => R0[12].CLK
CLK => R0[13].CLK
CLK => R0[14].CLK
CLK => R0[15].CLK
RST => ~NO_FANOUT~
RF_D1[0] <= RF_D1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[1] <= RF_D1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[2] <= RF_D1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[3] <= RF_D1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[4] <= RF_D1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[5] <= RF_D1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[6] <= RF_D1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[7] <= RF_D1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[8] <= RF_D1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[9] <= RF_D1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[10] <= RF_D1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[11] <= RF_D1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[12] <= RF_D1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[13] <= RF_D1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[14] <= RF_D1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D1[15] <= RF_D1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[0] <= RF_D2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[1] <= RF_D2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[2] <= RF_D2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[3] <= RF_D2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[4] <= RF_D2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[5] <= RF_D2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[6] <= RF_D2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[7] <= RF_D2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[8] <= RF_D2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[9] <= RF_D2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[10] <= RF_D2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[11] <= RF_D2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[12] <= RF_D2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[13] <= RF_D2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[14] <= RF_D2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
RF_D2[15] <= RF_D2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|reg_read:RR_instance|shifter:S1_1
data_in[0] => data_out.DATAB
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAB
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAB
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAB
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAB
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAB
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAB
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAB
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAB
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAB
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAB
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAB
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAB
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAB
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAB
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|reg_read:RR_instance|shifter:S1_2
data_in[0] => data_out.DATAB
data_in[0] => data_out.DATAA
data_in[1] => data_out.DATAB
data_in[1] => data_out.DATAA
data_in[2] => data_out.DATAB
data_in[2] => data_out.DATAA
data_in[3] => data_out.DATAB
data_in[3] => data_out.DATAA
data_in[4] => data_out.DATAB
data_in[4] => data_out.DATAA
data_in[5] => data_out.DATAB
data_in[5] => data_out.DATAA
data_in[6] => data_out.DATAB
data_in[6] => data_out.DATAA
data_in[7] => data_out.DATAB
data_in[7] => data_out.DATAA
data_in[8] => data_out.DATAB
data_in[8] => data_out.DATAA
data_in[9] => data_out.DATAB
data_in[9] => data_out.DATAA
data_in[10] => data_out.DATAB
data_in[10] => data_out.DATAA
data_in[11] => data_out.DATAB
data_in[11] => data_out.DATAA
data_in[12] => data_out.DATAB
data_in[12] => data_out.DATAA
data_in[13] => data_out.DATAB
data_in[13] => data_out.DATAA
data_in[14] => data_out.DATAB
data_in[14] => data_out.DATAA
data_in[15] => data_out.DATAA
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
shift_enable => data_out.OUTPUTSELECT
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|reg_read:RR_instance|CMP:complement
cmp_data_in[0] => cmp_data_out.DATAA
cmp_data_in[0] => cmp_data_out.DATAB
cmp_data_in[1] => cmp_data_out.DATAA
cmp_data_in[1] => cmp_data_out.DATAB
cmp_data_in[2] => cmp_data_out.DATAA
cmp_data_in[2] => cmp_data_out.DATAB
cmp_data_in[3] => cmp_data_out.DATAA
cmp_data_in[3] => cmp_data_out.DATAB
cmp_data_in[4] => cmp_data_out.DATAA
cmp_data_in[4] => cmp_data_out.DATAB
cmp_data_in[5] => cmp_data_out.DATAA
cmp_data_in[5] => cmp_data_out.DATAB
cmp_data_in[6] => cmp_data_out.DATAA
cmp_data_in[6] => cmp_data_out.DATAB
cmp_data_in[7] => cmp_data_out.DATAA
cmp_data_in[7] => cmp_data_out.DATAB
cmp_data_in[8] => cmp_data_out.DATAA
cmp_data_in[8] => cmp_data_out.DATAB
cmp_data_in[9] => cmp_data_out.DATAA
cmp_data_in[9] => cmp_data_out.DATAB
cmp_data_in[10] => cmp_data_out.DATAA
cmp_data_in[10] => cmp_data_out.DATAB
cmp_data_in[11] => cmp_data_out.DATAA
cmp_data_in[11] => cmp_data_out.DATAB
cmp_data_in[12] => cmp_data_out.DATAA
cmp_data_in[12] => cmp_data_out.DATAB
cmp_data_in[13] => cmp_data_out.DATAA
cmp_data_in[13] => cmp_data_out.DATAB
cmp_data_in[14] => cmp_data_out.DATAA
cmp_data_in[14] => cmp_data_out.DATAB
cmp_data_in[15] => cmp_data_out.DATAA
cmp_data_in[15] => cmp_data_out.DATAB
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_enable => cmp_data_out.OUTPUTSELECT
cmp_data_out[0] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[1] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[2] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[3] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[4] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[5] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[6] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[7] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[8] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[9] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[10] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[11] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[12] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[13] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[14] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_data_out[15] <= cmp_data_out.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|reg_read:RR_instance|sign_extend_6:SE6
SE_in_6[0] => SE_out_6[0].DATAIN
SE_in_6[1] => SE_out_6[1].DATAIN
SE_in_6[2] => SE_out_6[2].DATAIN
SE_in_6[3] => SE_out_6[3].DATAIN
SE_in_6[4] => SE_out_6[4].DATAIN
SE_in_6[5] => SE_out_6[5].DATAIN
SE_out_6[0] <= SE_in_6[0].DB_MAX_OUTPUT_PORT_TYPE
SE_out_6[1] <= SE_in_6[1].DB_MAX_OUTPUT_PORT_TYPE
SE_out_6[2] <= SE_in_6[2].DB_MAX_OUTPUT_PORT_TYPE
SE_out_6[3] <= SE_in_6[3].DB_MAX_OUTPUT_PORT_TYPE
SE_out_6[4] <= SE_in_6[4].DB_MAX_OUTPUT_PORT_TYPE
SE_out_6[5] <= SE_in_6[5].DB_MAX_OUTPUT_PORT_TYPE
SE_out_6[6] <= <GND>
SE_out_6[7] <= <GND>
SE_out_6[8] <= <GND>
SE_out_6[9] <= <GND>
SE_out_6[10] <= <GND>
SE_out_6[11] <= <GND>
SE_out_6[12] <= <GND>
SE_out_6[13] <= <GND>
SE_out_6[14] <= <GND>
SE_out_6[15] <= <GND>


|IITB_RISC|reg_read:RR_instance|sign_extend_9:SE9
SE_in_9[0] => SE_out_9[0].DATAIN
SE_in_9[1] => SE_out_9[1].DATAIN
SE_in_9[2] => SE_out_9[2].DATAIN
SE_in_9[3] => SE_out_9[3].DATAIN
SE_in_9[4] => SE_out_9[4].DATAIN
SE_in_9[5] => SE_out_9[5].DATAIN
SE_in_9[6] => SE_out_9[6].DATAIN
SE_in_9[7] => SE_out_9[7].DATAIN
SE_in_9[8] => SE_out_9[8].DATAIN
SE_out_9[0] <= SE_in_9[0].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[1] <= SE_in_9[1].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[2] <= SE_in_9[2].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[3] <= SE_in_9[3].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[4] <= SE_in_9[4].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[5] <= SE_in_9[5].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[6] <= SE_in_9[6].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[7] <= SE_in_9[7].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[8] <= SE_in_9[8].DB_MAX_OUTPUT_PORT_TYPE
SE_out_9[9] <= <GND>
SE_out_9[10] <= <GND>
SE_out_9[11] <= <GND>
SE_out_9[12] <= <GND>
SE_out_9[13] <= <GND>
SE_out_9[14] <= <GND>
SE_out_9[15] <= <GND>


|IITB_RISC|exec:EX_instance
ID_in_4[0] => ID_in_5[0].DATAIN
ID_in_4[1] => ID_in_5[1].DATAIN
ID_in_4[2] => ID_in_5[2].DATAIN
ID_in_4[3] => ID_in_5[3].DATAIN
ID_in_4[4] => ID_in_5[4].DATAIN
ID_in_4[5] => ID_in_5[5].DATAIN
ID_in_4[6] => ID_in_5[6].DATAIN
ID_in_4[7] => ID_in_5[7].DATAIN
ID_in_4[8] => ID_in_5[8].DATAIN
ID_in_4[9] => ID_in_5[9].DATAIN
ID_in_4[10] => ID_in_5[10].DATAIN
ID_in_4[11] => ID_in_5[11].DATAIN
ID_in_4[12] => ID_in_5[12].DATAIN
ID_in_4[13] => ID_in_5[13].DATAIN
ID_in_4[14] => ID_in_5[14].DATAIN
ID_in_4[15] => ID_in_5[15].DATAIN
rf_d2_EX_in[0] => rf_d2_EX_out[0].DATAIN
rf_d2_EX_in[1] => rf_d2_EX_out[1].DATAIN
rf_d2_EX_in[2] => rf_d2_EX_out[2].DATAIN
rf_d2_EX_in[3] => rf_d2_EX_out[3].DATAIN
rf_d2_EX_in[4] => rf_d2_EX_out[4].DATAIN
rf_d2_EX_in[5] => rf_d2_EX_out[5].DATAIN
rf_d2_EX_in[6] => rf_d2_EX_out[6].DATAIN
rf_d2_EX_in[7] => rf_d2_EX_out[7].DATAIN
rf_d2_EX_in[8] => rf_d2_EX_out[8].DATAIN
rf_d2_EX_in[9] => rf_d2_EX_out[9].DATAIN
rf_d2_EX_in[10] => rf_d2_EX_out[10].DATAIN
rf_d2_EX_in[11] => rf_d2_EX_out[11].DATAIN
rf_d2_EX_in[12] => rf_d2_EX_out[12].DATAIN
rf_d2_EX_in[13] => rf_d2_EX_out[13].DATAIN
rf_d2_EX_in[14] => rf_d2_EX_out[14].DATAIN
rf_d2_EX_in[15] => rf_d2_EX_out[15].DATAIN
rf_a3_pipe_1[0] => rf_a3_pipe_2[0].DATAIN
rf_a3_pipe_1[1] => rf_a3_pipe_2[1].DATAIN
rf_a3_pipe_1[2] => rf_a3_pipe_2[2].DATAIN
alu1_in[0] => ALU1:alu1_instance.ALU1_A[0]
alu1_in[1] => ALU1:alu1_instance.ALU1_A[1]
alu1_in[2] => ALU1:alu1_instance.ALU1_A[2]
alu1_in[3] => ALU1:alu1_instance.ALU1_A[3]
alu1_in[4] => ALU1:alu1_instance.ALU1_A[4]
alu1_in[5] => ALU1:alu1_instance.ALU1_A[5]
alu1_in[6] => ALU1:alu1_instance.ALU1_A[6]
alu1_in[7] => ALU1:alu1_instance.ALU1_A[7]
alu1_in[8] => ALU1:alu1_instance.ALU1_A[8]
alu1_in[9] => ALU1:alu1_instance.ALU1_A[9]
alu1_in[10] => ALU1:alu1_instance.ALU1_A[10]
alu1_in[11] => ALU1:alu1_instance.ALU1_A[11]
alu1_in[12] => ALU1:alu1_instance.ALU1_A[12]
alu1_in[13] => ALU1:alu1_instance.ALU1_A[13]
alu1_in[14] => ALU1:alu1_instance.ALU1_A[14]
alu1_in[15] => ALU1:alu1_instance.ALU1_A[15]
alu2_out[0] => alu3_a.DATAB
alu2_out[1] => alu3_a.DATAB
alu2_out[2] => alu3_a.DATAB
alu2_out[3] => alu3_a.DATAB
alu2_out[4] => alu3_a.DATAB
alu2_out[5] => alu3_a.DATAB
alu2_out[6] => alu3_a.DATAB
alu2_out[7] => alu3_a.DATAB
alu2_out[8] => alu3_a.DATAB
alu2_out[9] => alu3_a.DATAB
alu2_out[10] => alu3_a.DATAB
alu2_out[11] => alu3_a.DATAB
alu2_out[12] => alu3_a.DATAB
alu2_out[13] => alu3_a.DATAB
alu2_out[14] => alu3_a.DATAB
alu2_out[15] => alu3_a.DATAB
s10_in[0] => ALU1:alu1_instance.ALU1_B[0]
s10_in[1] => ALU1:alu1_instance.ALU1_B[1]
s10_in[2] => ALU1:alu1_instance.ALU1_B[2]
s10_in[3] => ALU1:alu1_instance.ALU1_B[3]
s10_in[4] => ALU1:alu1_instance.ALU1_B[4]
s10_in[5] => ALU1:alu1_instance.ALU1_B[5]
s10_in[6] => ALU1:alu1_instance.ALU1_B[6]
s10_in[7] => ALU1:alu1_instance.ALU1_B[7]
s10_in[8] => ALU1:alu1_instance.ALU1_B[8]
s10_in[9] => ALU1:alu1_instance.ALU1_B[9]
s10_in[10] => ALU1:alu1_instance.ALU1_B[10]
s10_in[11] => ALU1:alu1_instance.ALU1_B[11]
s10_in[12] => ALU1:alu1_instance.ALU1_B[12]
s10_in[13] => ALU1:alu1_instance.ALU1_B[13]
s10_in[14] => ALU1:alu1_instance.ALU1_B[14]
s10_in[15] => ALU1:alu1_instance.ALU1_B[15]
s11_in[0] => ALU3:alu3_instance.ALU3_B[0]
s11_in[1] => ALU3:alu3_instance.ALU3_B[1]
s11_in[2] => ALU3:alu3_instance.ALU3_B[2]
s11_in[3] => ALU3:alu3_instance.ALU3_B[3]
s11_in[4] => ALU3:alu3_instance.ALU3_B[4]
s11_in[5] => ALU3:alu3_instance.ALU3_B[5]
s11_in[6] => ALU3:alu3_instance.ALU3_B[6]
s11_in[7] => ALU3:alu3_instance.ALU3_B[7]
s11_in[8] => ALU3:alu3_instance.ALU3_B[8]
s11_in[9] => ALU3:alu3_instance.ALU3_B[9]
s11_in[10] => ALU3:alu3_instance.ALU3_B[10]
s11_in[11] => ALU3:alu3_instance.ALU3_B[11]
s11_in[12] => ALU3:alu3_instance.ALU3_B[12]
s11_in[13] => ALU3:alu3_instance.ALU3_B[13]
s11_in[14] => ALU3:alu3_instance.ALU3_B[14]
s11_in[15] => ALU3:alu3_instance.ALU3_B[15]
CLK => mux10_out[0]~reg0.CLK
CLK => mux10_out[1]~reg0.CLK
CLK => mux10_out[2]~reg0.CLK
CLK => mux10_out[3]~reg0.CLK
CLK => mux10_out[4]~reg0.CLK
CLK => mux10_out[5]~reg0.CLK
CLK => mux10_out[6]~reg0.CLK
CLK => mux10_out[7]~reg0.CLK
CLK => mux10_out[8]~reg0.CLK
CLK => mux10_out[9]~reg0.CLK
CLK => mux10_out[10]~reg0.CLK
CLK => mux10_out[11]~reg0.CLK
CLK => mux10_out[12]~reg0.CLK
CLK => mux10_out[13]~reg0.CLK
CLK => mux10_out[14]~reg0.CLK
CLK => mux10_out[15]~reg0.CLK
CLK => alu3_a[0].CLK
CLK => alu3_a[1].CLK
CLK => alu3_a[2].CLK
CLK => alu3_a[3].CLK
CLK => alu3_a[4].CLK
CLK => alu3_a[5].CLK
CLK => alu3_a[6].CLK
CLK => alu3_a[7].CLK
CLK => alu3_a[8].CLK
CLK => alu3_a[9].CLK
CLK => alu3_a[10].CLK
CLK => alu3_a[11].CLK
CLK => alu3_a[12].CLK
CLK => alu3_a[13].CLK
CLK => alu3_a[14].CLK
CLK => alu3_a[15].CLK
RST => mux10_out[0]~reg0.ENA
RST => alu3_a[15].ENA
RST => alu3_a[14].ENA
RST => alu3_a[13].ENA
RST => alu3_a[12].ENA
RST => alu3_a[11].ENA
RST => alu3_a[10].ENA
RST => alu3_a[9].ENA
RST => alu3_a[8].ENA
RST => alu3_a[7].ENA
RST => alu3_a[6].ENA
RST => alu3_a[5].ENA
RST => alu3_a[4].ENA
RST => alu3_a[3].ENA
RST => alu3_a[2].ENA
RST => alu3_a[1].ENA
RST => alu3_a[0].ENA
RST => mux10_out[15]~reg0.ENA
RST => mux10_out[14]~reg0.ENA
RST => mux10_out[13]~reg0.ENA
RST => mux10_out[12]~reg0.ENA
RST => mux10_out[11]~reg0.ENA
RST => mux10_out[10]~reg0.ENA
RST => mux10_out[9]~reg0.ENA
RST => mux10_out[8]~reg0.ENA
RST => mux10_out[7]~reg0.ENA
RST => mux10_out[6]~reg0.ENA
RST => mux10_out[5]~reg0.ENA
RST => mux10_out[4]~reg0.ENA
RST => mux10_out[3]~reg0.ENA
RST => mux10_out[2]~reg0.ENA
RST => mux10_out[1]~reg0.ENA
Z_in => ALU1:alu1_instance.Z_in
C_in => ALU1:alu1_instance.C_in
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
mux6 => alu3_a.OUTPUTSELECT
CV[0] => ALU1:alu1_instance.CV[0]
CV[1] => ALU1:alu1_instance.CV[1]
EN[0] => ALU1:alu1_instance.EN[0]
EN[1] => ALU1:alu1_instance.EN[1]
mux10[0] => Equal0.IN1
mux10[0] => Equal1.IN0
mux10[0] => Equal2.IN1
mux10[1] => Equal0.IN0
mux10[1] => Equal1.IN1
mux10[1] => Equal2.IN0
C <= ALU1:alu1_instance.C
Z <= ALU1:alu1_instance.Z
C0 <= ALU1:alu1_instance.C0
Z0 <= ALU1:alu1_instance.Z0
mux10_out[0] <= mux10_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[1] <= mux10_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[2] <= mux10_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[3] <= mux10_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[4] <= mux10_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[5] <= mux10_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[6] <= mux10_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[7] <= mux10_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[8] <= mux10_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[9] <= mux10_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[10] <= mux10_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[11] <= mux10_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[12] <= mux10_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[13] <= mux10_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[14] <= mux10_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out[15] <= mux10_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out[0] <= ALU3:alu3_instance.ALU3_C[0]
alu3_out[1] <= ALU3:alu3_instance.ALU3_C[1]
alu3_out[2] <= ALU3:alu3_instance.ALU3_C[2]
alu3_out[3] <= ALU3:alu3_instance.ALU3_C[3]
alu3_out[4] <= ALU3:alu3_instance.ALU3_C[4]
alu3_out[5] <= ALU3:alu3_instance.ALU3_C[5]
alu3_out[6] <= ALU3:alu3_instance.ALU3_C[6]
alu3_out[7] <= ALU3:alu3_instance.ALU3_C[7]
alu3_out[8] <= ALU3:alu3_instance.ALU3_C[8]
alu3_out[9] <= ALU3:alu3_instance.ALU3_C[9]
alu3_out[10] <= ALU3:alu3_instance.ALU3_C[10]
alu3_out[11] <= ALU3:alu3_instance.ALU3_C[11]
alu3_out[12] <= ALU3:alu3_instance.ALU3_C[12]
alu3_out[13] <= ALU3:alu3_instance.ALU3_C[13]
alu3_out[14] <= ALU3:alu3_instance.ALU3_C[14]
alu3_out[15] <= ALU3:alu3_instance.ALU3_C[15]
alu1_out[0] <= ALU1:alu1_instance.ALU1_C[0]
alu1_out[1] <= ALU1:alu1_instance.ALU1_C[1]
alu1_out[2] <= ALU1:alu1_instance.ALU1_C[2]
alu1_out[3] <= ALU1:alu1_instance.ALU1_C[3]
alu1_out[4] <= ALU1:alu1_instance.ALU1_C[4]
alu1_out[5] <= ALU1:alu1_instance.ALU1_C[5]
alu1_out[6] <= ALU1:alu1_instance.ALU1_C[6]
alu1_out[7] <= ALU1:alu1_instance.ALU1_C[7]
alu1_out[8] <= ALU1:alu1_instance.ALU1_C[8]
alu1_out[9] <= ALU1:alu1_instance.ALU1_C[9]
alu1_out[10] <= ALU1:alu1_instance.ALU1_C[10]
alu1_out[11] <= ALU1:alu1_instance.ALU1_C[11]
alu1_out[12] <= ALU1:alu1_instance.ALU1_C[12]
alu1_out[13] <= ALU1:alu1_instance.ALU1_C[13]
alu1_out[14] <= ALU1:alu1_instance.ALU1_C[14]
alu1_out[15] <= ALU1:alu1_instance.ALU1_C[15]
ID_in_5[0] <= ID_in_4[0].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[1] <= ID_in_4[1].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[2] <= ID_in_4[2].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[3] <= ID_in_4[3].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[4] <= ID_in_4[4].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[5] <= ID_in_4[5].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[6] <= ID_in_4[6].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[7] <= ID_in_4[7].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[8] <= ID_in_4[8].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[9] <= ID_in_4[9].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[10] <= ID_in_4[10].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[11] <= ID_in_4[11].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[12] <= ID_in_4[12].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[13] <= ID_in_4[13].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[14] <= ID_in_4[14].DB_MAX_OUTPUT_PORT_TYPE
ID_in_5[15] <= ID_in_4[15].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[0] <= rf_d2_EX_in[0].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[1] <= rf_d2_EX_in[1].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[2] <= rf_d2_EX_in[2].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[3] <= rf_d2_EX_in[3].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[4] <= rf_d2_EX_in[4].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[5] <= rf_d2_EX_in[5].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[6] <= rf_d2_EX_in[6].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[7] <= rf_d2_EX_in[7].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[8] <= rf_d2_EX_in[8].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[9] <= rf_d2_EX_in[9].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[10] <= rf_d2_EX_in[10].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[11] <= rf_d2_EX_in[11].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[12] <= rf_d2_EX_in[12].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[13] <= rf_d2_EX_in[13].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[14] <= rf_d2_EX_in[14].DB_MAX_OUTPUT_PORT_TYPE
rf_d2_EX_out[15] <= rf_d2_EX_in[15].DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe_2[0] <= rf_a3_pipe_1[0].DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe_2[1] <= rf_a3_pipe_1[1].DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe_2[2] <= rf_a3_pipe_1[2].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|exec:EX_instance|ALU1:alu1_instance
ALU1_A[0] => carry.IN0
ALU1_A[0] => ALU1_C.IN0
ALU1_A[0] => dummy.IN0
ALU1_A[0] => sum.IN0
ALU1_A[0] => carry.IN0
ALU1_A[1] => carry.IN0
ALU1_A[1] => ALU1_C.IN0
ALU1_A[1] => dummy.IN0
ALU1_A[1] => sum.IN0
ALU1_A[1] => carry.IN0
ALU1_A[2] => carry.IN0
ALU1_A[2] => ALU1_C.IN0
ALU1_A[2] => dummy.IN0
ALU1_A[2] => sum.IN0
ALU1_A[2] => carry.IN0
ALU1_A[3] => carry.IN0
ALU1_A[3] => ALU1_C.IN0
ALU1_A[3] => dummy.IN0
ALU1_A[3] => sum.IN0
ALU1_A[3] => carry.IN0
ALU1_A[4] => carry.IN0
ALU1_A[4] => ALU1_C.IN0
ALU1_A[4] => dummy.IN0
ALU1_A[4] => sum.IN0
ALU1_A[4] => carry.IN0
ALU1_A[5] => carry.IN0
ALU1_A[5] => ALU1_C.IN0
ALU1_A[5] => dummy.IN0
ALU1_A[5] => sum.IN0
ALU1_A[5] => carry.IN0
ALU1_A[6] => carry.IN0
ALU1_A[6] => ALU1_C.IN0
ALU1_A[6] => dummy.IN0
ALU1_A[6] => sum.IN0
ALU1_A[6] => carry.IN0
ALU1_A[7] => carry.IN0
ALU1_A[7] => ALU1_C.IN0
ALU1_A[7] => dummy.IN0
ALU1_A[7] => sum.IN0
ALU1_A[7] => carry.IN0
ALU1_A[8] => carry.IN0
ALU1_A[8] => ALU1_C.IN0
ALU1_A[8] => dummy.IN0
ALU1_A[8] => sum.IN0
ALU1_A[8] => carry.IN0
ALU1_A[9] => carry.IN0
ALU1_A[9] => ALU1_C.IN0
ALU1_A[9] => dummy.IN0
ALU1_A[9] => sum.IN0
ALU1_A[9] => carry.IN0
ALU1_A[10] => carry.IN0
ALU1_A[10] => ALU1_C.IN0
ALU1_A[10] => dummy.IN0
ALU1_A[10] => sum.IN0
ALU1_A[10] => carry.IN0
ALU1_A[11] => carry.IN0
ALU1_A[11] => ALU1_C.IN0
ALU1_A[11] => dummy.IN0
ALU1_A[11] => sum.IN0
ALU1_A[11] => carry.IN0
ALU1_A[12] => carry.IN0
ALU1_A[12] => ALU1_C.IN0
ALU1_A[12] => dummy.IN0
ALU1_A[12] => sum.IN0
ALU1_A[12] => carry.IN0
ALU1_A[13] => carry.IN0
ALU1_A[13] => ALU1_C.IN0
ALU1_A[13] => dummy.IN0
ALU1_A[13] => sum.IN0
ALU1_A[13] => carry.IN0
ALU1_A[14] => carry.IN0
ALU1_A[14] => ALU1_C.IN0
ALU1_A[14] => dummy.IN0
ALU1_A[14] => sum.IN0
ALU1_A[14] => carry.IN0
ALU1_A[15] => carry.IN0
ALU1_A[15] => ALU1_C.IN0
ALU1_A[15] => dummy.IN0
ALU1_A[15] => sum.IN0
ALU1_B[0] => carry.IN1
ALU1_B[0] => ALU1_C.IN1
ALU1_B[0] => dummy.IN1
ALU1_B[0] => sum.IN1
ALU1_B[0] => carry.IN1
ALU1_B[1] => carry.IN1
ALU1_B[1] => ALU1_C.IN1
ALU1_B[1] => dummy.IN1
ALU1_B[1] => sum.IN1
ALU1_B[1] => carry.IN1
ALU1_B[2] => carry.IN1
ALU1_B[2] => ALU1_C.IN1
ALU1_B[2] => dummy.IN1
ALU1_B[2] => sum.IN1
ALU1_B[2] => carry.IN1
ALU1_B[3] => carry.IN1
ALU1_B[3] => ALU1_C.IN1
ALU1_B[3] => dummy.IN1
ALU1_B[3] => sum.IN1
ALU1_B[3] => carry.IN1
ALU1_B[4] => carry.IN1
ALU1_B[4] => ALU1_C.IN1
ALU1_B[4] => dummy.IN1
ALU1_B[4] => sum.IN1
ALU1_B[4] => carry.IN1
ALU1_B[5] => carry.IN1
ALU1_B[5] => ALU1_C.IN1
ALU1_B[5] => dummy.IN1
ALU1_B[5] => sum.IN1
ALU1_B[5] => carry.IN1
ALU1_B[6] => carry.IN1
ALU1_B[6] => ALU1_C.IN1
ALU1_B[6] => dummy.IN1
ALU1_B[6] => sum.IN1
ALU1_B[6] => carry.IN1
ALU1_B[7] => carry.IN1
ALU1_B[7] => ALU1_C.IN1
ALU1_B[7] => dummy.IN1
ALU1_B[7] => sum.IN1
ALU1_B[7] => carry.IN1
ALU1_B[8] => carry.IN1
ALU1_B[8] => ALU1_C.IN1
ALU1_B[8] => dummy.IN1
ALU1_B[8] => sum.IN1
ALU1_B[8] => carry.IN1
ALU1_B[9] => carry.IN1
ALU1_B[9] => ALU1_C.IN1
ALU1_B[9] => dummy.IN1
ALU1_B[9] => sum.IN1
ALU1_B[9] => carry.IN1
ALU1_B[10] => carry.IN1
ALU1_B[10] => ALU1_C.IN1
ALU1_B[10] => dummy.IN1
ALU1_B[10] => sum.IN1
ALU1_B[10] => carry.IN1
ALU1_B[11] => carry.IN1
ALU1_B[11] => ALU1_C.IN1
ALU1_B[11] => dummy.IN1
ALU1_B[11] => sum.IN1
ALU1_B[11] => carry.IN1
ALU1_B[12] => carry.IN1
ALU1_B[12] => ALU1_C.IN1
ALU1_B[12] => dummy.IN1
ALU1_B[12] => sum.IN1
ALU1_B[12] => carry.IN1
ALU1_B[13] => carry.IN1
ALU1_B[13] => ALU1_C.IN1
ALU1_B[13] => dummy.IN1
ALU1_B[13] => sum.IN1
ALU1_B[13] => carry.IN1
ALU1_B[14] => carry.IN1
ALU1_B[14] => ALU1_C.IN1
ALU1_B[14] => dummy.IN1
ALU1_B[14] => sum.IN1
ALU1_B[14] => carry.IN1
ALU1_B[15] => carry.IN1
ALU1_B[15] => ALU1_C.IN1
ALU1_B[15] => dummy.IN1
ALU1_B[15] => sum.IN1
CV[0] => Equal0.IN1
CV[0] => Equal2.IN1
CV[0] => Equal4.IN0
CV[1] => Equal0.IN0
CV[1] => Equal2.IN0
CV[1] => Equal4.IN1
EN[0] => C.OUTPUTSELECT
EN[1] => Z.OUTPUTSELECT
EN[1] => Z.OUTPUTSELECT
C_in => C.DATAA
C_in => C0.DATAB
C_in => C0.DATAB
C_in => C.DATAA
Z_in => Z.DATAA
Z_in => Z0.DATAA
Z_in => Z.DATAA
Z_in => Z0.DATAB
Z_in => Z0.DATAB
C0 <= C0$latch.DB_MAX_OUTPUT_PORT_TYPE
Z0 <= Z0$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[0] <= ALU1_C[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[1] <= ALU1_C[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[2] <= ALU1_C[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[3] <= ALU1_C[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[4] <= ALU1_C[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[5] <= ALU1_C[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[6] <= ALU1_C[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[7] <= ALU1_C[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[8] <= ALU1_C[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[9] <= ALU1_C[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[10] <= ALU1_C[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[11] <= ALU1_C[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[12] <= ALU1_C[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[13] <= ALU1_C[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[14] <= ALU1_C[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU1_C[15] <= ALU1_C[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
C <= C$latch.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z$latch.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|exec:EX_instance|ALU3:alu3_instance
ALU3_A[0] => sum.IN0
ALU3_A[0] => carry.IN0
ALU3_A[1] => carry.IN0
ALU3_A[1] => carry.IN0
ALU3_A[2] => carry.IN0
ALU3_A[2] => carry.IN0
ALU3_A[3] => carry.IN0
ALU3_A[3] => carry.IN0
ALU3_A[4] => carry.IN0
ALU3_A[4] => carry.IN0
ALU3_A[5] => carry.IN0
ALU3_A[5] => carry.IN0
ALU3_A[6] => carry.IN0
ALU3_A[6] => carry.IN0
ALU3_A[7] => carry.IN0
ALU3_A[7] => carry.IN0
ALU3_A[8] => carry.IN0
ALU3_A[8] => carry.IN0
ALU3_A[9] => carry.IN0
ALU3_A[9] => carry.IN0
ALU3_A[10] => carry.IN0
ALU3_A[10] => carry.IN0
ALU3_A[11] => carry.IN0
ALU3_A[11] => carry.IN0
ALU3_A[12] => carry.IN0
ALU3_A[12] => carry.IN0
ALU3_A[13] => carry.IN0
ALU3_A[13] => carry.IN0
ALU3_A[14] => carry.IN0
ALU3_A[14] => carry.IN0
ALU3_A[15] => sum.IN0
ALU3_B[0] => sum.IN1
ALU3_B[0] => carry.IN1
ALU3_B[1] => carry.IN1
ALU3_B[1] => carry.IN1
ALU3_B[2] => carry.IN1
ALU3_B[2] => carry.IN1
ALU3_B[3] => carry.IN1
ALU3_B[3] => carry.IN1
ALU3_B[4] => carry.IN1
ALU3_B[4] => carry.IN1
ALU3_B[5] => carry.IN1
ALU3_B[5] => carry.IN1
ALU3_B[6] => carry.IN1
ALU3_B[6] => carry.IN1
ALU3_B[7] => carry.IN1
ALU3_B[7] => carry.IN1
ALU3_B[8] => carry.IN1
ALU3_B[8] => carry.IN1
ALU3_B[9] => carry.IN1
ALU3_B[9] => carry.IN1
ALU3_B[10] => carry.IN1
ALU3_B[10] => carry.IN1
ALU3_B[11] => carry.IN1
ALU3_B[11] => carry.IN1
ALU3_B[12] => carry.IN1
ALU3_B[12] => carry.IN1
ALU3_B[13] => carry.IN1
ALU3_B[13] => carry.IN1
ALU3_B[14] => carry.IN1
ALU3_B[14] => carry.IN1
ALU3_B[15] => sum.IN1
ALU3_C[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|exec:EX_instance|ALU3:alu4_instance
ALU3_A[0] => sum.IN0
ALU3_A[0] => carry.IN0
ALU3_A[1] => carry.IN0
ALU3_A[1] => carry.IN0
ALU3_A[2] => carry.IN0
ALU3_A[2] => carry.IN0
ALU3_A[3] => carry.IN0
ALU3_A[3] => carry.IN0
ALU3_A[4] => carry.IN0
ALU3_A[4] => carry.IN0
ALU3_A[5] => carry.IN0
ALU3_A[5] => carry.IN0
ALU3_A[6] => carry.IN0
ALU3_A[6] => carry.IN0
ALU3_A[7] => carry.IN0
ALU3_A[7] => carry.IN0
ALU3_A[8] => carry.IN0
ALU3_A[8] => carry.IN0
ALU3_A[9] => carry.IN0
ALU3_A[9] => carry.IN0
ALU3_A[10] => carry.IN0
ALU3_A[10] => carry.IN0
ALU3_A[11] => carry.IN0
ALU3_A[11] => carry.IN0
ALU3_A[12] => carry.IN0
ALU3_A[12] => carry.IN0
ALU3_A[13] => carry.IN0
ALU3_A[13] => carry.IN0
ALU3_A[14] => carry.IN0
ALU3_A[14] => carry.IN0
ALU3_A[15] => sum.IN0
ALU3_B[0] => sum.IN1
ALU3_B[0] => carry.IN1
ALU3_B[1] => carry.IN1
ALU3_B[1] => carry.IN1
ALU3_B[2] => carry.IN1
ALU3_B[2] => carry.IN1
ALU3_B[3] => carry.IN1
ALU3_B[3] => carry.IN1
ALU3_B[4] => carry.IN1
ALU3_B[4] => carry.IN1
ALU3_B[5] => carry.IN1
ALU3_B[5] => carry.IN1
ALU3_B[6] => carry.IN1
ALU3_B[6] => carry.IN1
ALU3_B[7] => carry.IN1
ALU3_B[7] => carry.IN1
ALU3_B[8] => carry.IN1
ALU3_B[8] => carry.IN1
ALU3_B[9] => carry.IN1
ALU3_B[9] => carry.IN1
ALU3_B[10] => carry.IN1
ALU3_B[10] => carry.IN1
ALU3_B[11] => carry.IN1
ALU3_B[11] => carry.IN1
ALU3_B[12] => carry.IN1
ALU3_B[12] => carry.IN1
ALU3_B[13] => carry.IN1
ALU3_B[13] => carry.IN1
ALU3_B[14] => carry.IN1
ALU3_B[14] => carry.IN1
ALU3_B[15] => sum.IN1
ALU3_C[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[8] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[9] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[10] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[11] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[12] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[13] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[14] <= sum.DB_MAX_OUTPUT_PORT_TYPE
ALU3_C[15] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|exec:EX_instance|sign_extend_1:SE1
SE_in_1 => SE_out_1[0].DATAIN
SE_out_1[0] <= SE_in_1.DB_MAX_OUTPUT_PORT_TYPE
SE_out_1[1] <= <GND>
SE_out_1[2] <= <GND>
SE_out_1[3] <= <GND>
SE_out_1[4] <= <GND>
SE_out_1[5] <= <GND>
SE_out_1[6] <= <GND>
SE_out_1[7] <= <GND>
SE_out_1[8] <= <GND>
SE_out_1[9] <= <GND>
SE_out_1[10] <= <GND>
SE_out_1[11] <= <GND>
SE_out_1[12] <= <GND>
SE_out_1[13] <= <GND>
SE_out_1[14] <= <GND>
SE_out_1[15] <= <GND>


|IITB_RISC|mem_access:MA_instance
ID_in_6[0] => ID_in_7[0].DATAIN
ID_in_6[1] => ID_in_7[1].DATAIN
ID_in_6[2] => ID_in_7[2].DATAIN
ID_in_6[3] => ID_in_7[3].DATAIN
ID_in_6[4] => ID_in_7[4].DATAIN
ID_in_6[5] => ID_in_7[5].DATAIN
ID_in_6[6] => ID_in_7[6].DATAIN
ID_in_6[7] => ID_in_7[7].DATAIN
ID_in_6[8] => ID_in_7[8].DATAIN
ID_in_6[9] => ID_in_7[9].DATAIN
ID_in_6[10] => ID_in_7[10].DATAIN
ID_in_6[11] => ID_in_7[11].DATAIN
ID_in_6[12] => ID_in_7[12].DATAIN
ID_in_6[13] => ID_in_7[13].DATAIN
ID_in_6[14] => ID_in_7[14].DATAIN
ID_in_6[15] => ID_in_7[15].DATAIN
mem2_wr => memory_unit2:memory2.MWR_2
mem2_rd => memory_unit2:memory2.MDR_2
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
mux8 => mux_out.OUTPUTSELECT
CLK => memory_unit2:memory2.CLK
CLK => mux_out[0]~reg0.CLK
CLK => mux_out[1]~reg0.CLK
CLK => mux_out[2]~reg0.CLK
CLK => mux_out[3]~reg0.CLK
CLK => mux_out[4]~reg0.CLK
CLK => mux_out[5]~reg0.CLK
CLK => mux_out[6]~reg0.CLK
CLK => mux_out[7]~reg0.CLK
CLK => mux_out[8]~reg0.CLK
CLK => mux_out[9]~reg0.CLK
CLK => mux_out[10]~reg0.CLK
CLK => mux_out[11]~reg0.CLK
CLK => mux_out[12]~reg0.CLK
CLK => mux_out[13]~reg0.CLK
CLK => mux_out[14]~reg0.CLK
CLK => mux_out[15]~reg0.CLK
RST => memory_unit2:memory2.RST
RST => mux_out[15]~reg0.ENA
RST => mux_out[14]~reg0.ENA
RST => mux_out[13]~reg0.ENA
RST => mux_out[12]~reg0.ENA
RST => mux_out[11]~reg0.ENA
RST => mux_out[10]~reg0.ENA
RST => mux_out[9]~reg0.ENA
RST => mux_out[8]~reg0.ENA
RST => mux_out[7]~reg0.ENA
RST => mux_out[6]~reg0.ENA
RST => mux_out[5]~reg0.ENA
RST => mux_out[4]~reg0.ENA
RST => mux_out[3]~reg0.ENA
RST => mux_out[2]~reg0.ENA
RST => mux_out[1]~reg0.ENA
RST => mux_out[0]~reg0.ENA
mem2_add[0] => memory_unit2:memory2.mem2_address[0]
mem2_add[1] => memory_unit2:memory2.mem2_address[1]
mem2_add[2] => memory_unit2:memory2.mem2_address[2]
mem2_add[3] => memory_unit2:memory2.mem2_address[3]
mem2_add[4] => memory_unit2:memory2.mem2_address[4]
mem2_add[5] => memory_unit2:memory2.mem2_address[5]
mem2_add[6] => memory_unit2:memory2.mem2_address[6]
mem2_add[7] => memory_unit2:memory2.mem2_address[7]
mem2_add[8] => memory_unit2:memory2.mem2_address[8]
mem2_add[9] => memory_unit2:memory2.mem2_address[9]
mem2_add[10] => memory_unit2:memory2.mem2_address[10]
mem2_add[11] => memory_unit2:memory2.mem2_address[11]
mem2_add[12] => memory_unit2:memory2.mem2_address[12]
mem2_add[13] => memory_unit2:memory2.mem2_address[13]
mem2_add[14] => memory_unit2:memory2.mem2_address[14]
mem2_add[15] => memory_unit2:memory2.mem2_address[15]
mem2_in[0] => memory_unit2:memory2.mem2_data_in[0]
mem2_in[1] => memory_unit2:memory2.mem2_data_in[1]
mem2_in[2] => memory_unit2:memory2.mem2_data_in[2]
mem2_in[3] => memory_unit2:memory2.mem2_data_in[3]
mem2_in[4] => memory_unit2:memory2.mem2_data_in[4]
mem2_in[5] => memory_unit2:memory2.mem2_data_in[5]
mem2_in[6] => memory_unit2:memory2.mem2_data_in[6]
mem2_in[7] => memory_unit2:memory2.mem2_data_in[7]
mem2_in[8] => memory_unit2:memory2.mem2_data_in[8]
mem2_in[9] => memory_unit2:memory2.mem2_data_in[9]
mem2_in[10] => memory_unit2:memory2.mem2_data_in[10]
mem2_in[11] => memory_unit2:memory2.mem2_data_in[11]
mem2_in[12] => memory_unit2:memory2.mem2_data_in[12]
mem2_in[13] => memory_unit2:memory2.mem2_data_in[13]
mem2_in[14] => memory_unit2:memory2.mem2_data_in[14]
mem2_in[15] => memory_unit2:memory2.mem2_data_in[15]
mux8_out[0] => mux_out.DATAA
mux8_out[1] => mux_out.DATAA
mux8_out[2] => mux_out.DATAA
mux8_out[3] => mux_out.DATAA
mux8_out[4] => mux_out.DATAA
mux8_out[5] => mux_out.DATAA
mux8_out[6] => mux_out.DATAA
mux8_out[7] => mux_out.DATAA
mux8_out[8] => mux_out.DATAA
mux8_out[9] => mux_out.DATAA
mux8_out[10] => mux_out.DATAA
mux8_out[11] => mux_out.DATAA
mux8_out[12] => mux_out.DATAA
mux8_out[13] => mux_out.DATAA
mux8_out[14] => mux_out.DATAA
mux8_out[15] => mux_out.DATAA
rf_a3_pipe_3[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe_3[1] <= rf_a3_pipe_3[1].DB_MAX_OUTPUT_PORT_TYPE
rf_a3_pipe_3[2] <= rf_a3_pipe_3[2].DB_MAX_OUTPUT_PORT_TYPE
mux_out[0] <= mux_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= mux_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= mux_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= mux_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= mux_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= mux_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= mux_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= mux_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= mux_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= mux_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= mux_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= mux_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= mux_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= mux_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= mux_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= mux_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[0] <= ID_in_6[0].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[1] <= ID_in_6[1].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[2] <= ID_in_6[2].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[3] <= ID_in_6[3].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[4] <= ID_in_6[4].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[5] <= ID_in_6[5].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[6] <= ID_in_6[6].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[7] <= ID_in_6[7].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[8] <= ID_in_6[8].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[9] <= ID_in_6[9].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[10] <= ID_in_6[10].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[11] <= ID_in_6[11].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[12] <= ID_in_6[12].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[13] <= ID_in_6[13].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[14] <= ID_in_6[14].DB_MAX_OUTPUT_PORT_TYPE
ID_in_7[15] <= ID_in_6[15].DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|mem_access:MA_instance|memory_unit2:memory2
CLK => data~23.CLK
CLK => data~0.CLK
CLK => data~1.CLK
CLK => data~2.CLK
CLK => data~3.CLK
CLK => data~4.CLK
CLK => data~5.CLK
CLK => data~6.CLK
CLK => data~7.CLK
CLK => data~8.CLK
CLK => data~9.CLK
CLK => data~10.CLK
CLK => data~11.CLK
CLK => data~12.CLK
CLK => data~13.CLK
CLK => data~14.CLK
CLK => data~15.CLK
CLK => data~16.CLK
CLK => data~17.CLK
CLK => data~18.CLK
CLK => data~19.CLK
CLK => data~20.CLK
CLK => data~21.CLK
CLK => data~22.CLK
CLK => mem2_data_out[0]~reg0.CLK
CLK => mem2_data_out[1]~reg0.CLK
CLK => mem2_data_out[2]~reg0.CLK
CLK => mem2_data_out[3]~reg0.CLK
CLK => mem2_data_out[4]~reg0.CLK
CLK => mem2_data_out[5]~reg0.CLK
CLK => mem2_data_out[6]~reg0.CLK
CLK => mem2_data_out[7]~reg0.CLK
CLK => mem2_data_out[8]~reg0.CLK
CLK => mem2_data_out[9]~reg0.CLK
CLK => mem2_data_out[10]~reg0.CLK
CLK => mem2_data_out[11]~reg0.CLK
CLK => mem2_data_out[12]~reg0.CLK
CLK => mem2_data_out[13]~reg0.CLK
CLK => mem2_data_out[14]~reg0.CLK
CLK => mem2_data_out[15]~reg0.CLK
CLK => data.CLK0
MWR_2 => data~23.DATAIN
MWR_2 => mem2_data_out[1]~reg0.ENA
MWR_2 => mem2_data_out[0]~reg0.ENA
MWR_2 => mem2_data_out[2]~reg0.ENA
MWR_2 => mem2_data_out[3]~reg0.ENA
MWR_2 => mem2_data_out[4]~reg0.ENA
MWR_2 => mem2_data_out[5]~reg0.ENA
MWR_2 => mem2_data_out[6]~reg0.ENA
MWR_2 => mem2_data_out[7]~reg0.ENA
MWR_2 => mem2_data_out[8]~reg0.ENA
MWR_2 => mem2_data_out[9]~reg0.ENA
MWR_2 => mem2_data_out[10]~reg0.ENA
MWR_2 => mem2_data_out[11]~reg0.ENA
MWR_2 => mem2_data_out[12]~reg0.ENA
MWR_2 => mem2_data_out[13]~reg0.ENA
MWR_2 => mem2_data_out[14]~reg0.ENA
MWR_2 => mem2_data_out[15]~reg0.ENA
MWR_2 => data.WE
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
MDR_2 => mem2_data_out.OUTPUTSELECT
RST => ~NO_FANOUT~
mem2_address[0] => data~6.DATAIN
mem2_address[0] => data.WADDR
mem2_address[0] => data.RADDR
mem2_address[1] => data~5.DATAIN
mem2_address[1] => data.WADDR1
mem2_address[1] => data.RADDR1
mem2_address[2] => data~4.DATAIN
mem2_address[2] => data.WADDR2
mem2_address[2] => data.RADDR2
mem2_address[3] => data~3.DATAIN
mem2_address[3] => data.WADDR3
mem2_address[3] => data.RADDR3
mem2_address[4] => data~2.DATAIN
mem2_address[4] => data.WADDR4
mem2_address[4] => data.RADDR4
mem2_address[5] => data~1.DATAIN
mem2_address[5] => data.WADDR5
mem2_address[5] => data.RADDR5
mem2_address[6] => data~0.DATAIN
mem2_address[6] => data.WADDR6
mem2_address[6] => data.RADDR6
mem2_address[7] => ~NO_FANOUT~
mem2_address[8] => ~NO_FANOUT~
mem2_address[9] => ~NO_FANOUT~
mem2_address[10] => ~NO_FANOUT~
mem2_address[11] => ~NO_FANOUT~
mem2_address[12] => ~NO_FANOUT~
mem2_address[13] => ~NO_FANOUT~
mem2_address[14] => ~NO_FANOUT~
mem2_address[15] => ~NO_FANOUT~
mem2_data_in[0] => data~22.DATAIN
mem2_data_in[0] => data.DATAIN
mem2_data_in[1] => data~21.DATAIN
mem2_data_in[1] => data.DATAIN1
mem2_data_in[2] => data~20.DATAIN
mem2_data_in[2] => data.DATAIN2
mem2_data_in[3] => data~19.DATAIN
mem2_data_in[3] => data.DATAIN3
mem2_data_in[4] => data~18.DATAIN
mem2_data_in[4] => data.DATAIN4
mem2_data_in[5] => data~17.DATAIN
mem2_data_in[5] => data.DATAIN5
mem2_data_in[6] => data~16.DATAIN
mem2_data_in[6] => data.DATAIN6
mem2_data_in[7] => data~15.DATAIN
mem2_data_in[7] => data.DATAIN7
mem2_data_in[8] => data~14.DATAIN
mem2_data_in[8] => data.DATAIN8
mem2_data_in[9] => data~13.DATAIN
mem2_data_in[9] => data.DATAIN9
mem2_data_in[10] => data~12.DATAIN
mem2_data_in[10] => data.DATAIN10
mem2_data_in[11] => data~11.DATAIN
mem2_data_in[11] => data.DATAIN11
mem2_data_in[12] => data~10.DATAIN
mem2_data_in[12] => data.DATAIN12
mem2_data_in[13] => data~9.DATAIN
mem2_data_in[13] => data.DATAIN13
mem2_data_in[14] => data~8.DATAIN
mem2_data_in[14] => data.DATAIN14
mem2_data_in[15] => data~7.DATAIN
mem2_data_in[15] => data.DATAIN15
mem2_data_out[0] <= mem2_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[1] <= mem2_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[2] <= mem2_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[3] <= mem2_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[4] <= mem2_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[5] <= mem2_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[6] <= mem2_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[7] <= mem2_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[8] <= mem2_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[9] <= mem2_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[10] <= mem2_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[11] <= mem2_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[12] <= mem2_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[13] <= mem2_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[14] <= mem2_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_out[15] <= mem2_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|pipe_reg1:pipe_reg1_instance
alu2_outp[0] => alu2_data[0].DATAIN
alu2_outp[1] => alu2_data[1].DATAIN
alu2_outp[2] => alu2_data[2].DATAIN
alu2_outp[3] => alu2_data[3].DATAIN
alu2_outp[4] => alu2_data[4].DATAIN
alu2_outp[5] => alu2_data[5].DATAIN
alu2_outp[6] => alu2_data[6].DATAIN
alu2_outp[7] => alu2_data[7].DATAIN
alu2_outp[8] => alu2_data[8].DATAIN
alu2_outp[9] => alu2_data[9].DATAIN
alu2_outp[10] => alu2_data[10].DATAIN
alu2_outp[11] => alu2_data[11].DATAIN
alu2_outp[12] => alu2_data[12].DATAIN
alu2_outp[13] => alu2_data[13].DATAIN
alu2_outp[14] => alu2_data[14].DATAIN
alu2_outp[15] => alu2_data[15].DATAIN
mem1_outp[0] => mem1_data[0].DATAIN
mem1_outp[1] => mem1_data[1].DATAIN
mem1_outp[2] => mem1_data[2].DATAIN
mem1_outp[3] => mem1_data[3].DATAIN
mem1_outp[4] => mem1_data[4].DATAIN
mem1_outp[5] => mem1_data[5].DATAIN
mem1_outp[6] => mem1_data[6].DATAIN
mem1_outp[7] => mem1_data[7].DATAIN
mem1_outp[8] => mem1_data[8].DATAIN
mem1_outp[9] => mem1_data[9].DATAIN
mem1_outp[10] => mem1_data[10].DATAIN
mem1_outp[11] => mem1_data[11].DATAIN
mem1_outp[12] => mem1_data[12].DATAIN
mem1_outp[13] => mem1_data[13].DATAIN
mem1_outp[14] => mem1_data[14].DATAIN
mem1_outp[15] => mem1_data[15].DATAIN
CLK => alu2_outp_1[0]~reg0.CLK
CLK => alu2_outp_1[1]~reg0.CLK
CLK => alu2_outp_1[2]~reg0.CLK
CLK => alu2_outp_1[3]~reg0.CLK
CLK => alu2_outp_1[4]~reg0.CLK
CLK => alu2_outp_1[5]~reg0.CLK
CLK => alu2_outp_1[6]~reg0.CLK
CLK => alu2_outp_1[7]~reg0.CLK
CLK => alu2_outp_1[8]~reg0.CLK
CLK => alu2_outp_1[9]~reg0.CLK
CLK => alu2_outp_1[10]~reg0.CLK
CLK => alu2_outp_1[11]~reg0.CLK
CLK => alu2_outp_1[12]~reg0.CLK
CLK => alu2_outp_1[13]~reg0.CLK
CLK => alu2_outp_1[14]~reg0.CLK
CLK => alu2_outp_1[15]~reg0.CLK
CLK => instr_ID_1[0]~reg0.CLK
CLK => instr_ID_1[1]~reg0.CLK
CLK => instr_ID_1[2]~reg0.CLK
CLK => instr_ID_1[3]~reg0.CLK
CLK => instr_ID_1[4]~reg0.CLK
CLK => instr_ID_1[5]~reg0.CLK
CLK => instr_ID_1[6]~reg0.CLK
CLK => instr_ID_1[7]~reg0.CLK
CLK => instr_ID_1[8]~reg0.CLK
CLK => instr_ID_1[9]~reg0.CLK
CLK => instr_ID_1[10]~reg0.CLK
CLK => instr_ID_1[11]~reg0.CLK
CLK => instr_ID_1[12]~reg0.CLK
CLK => instr_ID_1[13]~reg0.CLK
CLK => instr_ID_1[14]~reg0.CLK
CLK => instr_ID_1[15]~reg0.CLK
RST => alu2_outp_1[0]~reg0.ACLR
RST => alu2_outp_1[1]~reg0.ACLR
RST => alu2_outp_1[2]~reg0.ACLR
RST => alu2_outp_1[3]~reg0.ACLR
RST => alu2_outp_1[4]~reg0.ACLR
RST => alu2_outp_1[5]~reg0.ACLR
RST => alu2_outp_1[6]~reg0.ACLR
RST => alu2_outp_1[7]~reg0.ACLR
RST => alu2_outp_1[8]~reg0.ACLR
RST => alu2_outp_1[9]~reg0.ACLR
RST => alu2_outp_1[10]~reg0.ACLR
RST => alu2_outp_1[11]~reg0.ACLR
RST => alu2_outp_1[12]~reg0.ACLR
RST => alu2_outp_1[13]~reg0.ACLR
RST => alu2_outp_1[14]~reg0.ACLR
RST => alu2_outp_1[15]~reg0.ACLR
RST => instr_ID_1[0]~reg0.ACLR
RST => instr_ID_1[1]~reg0.ACLR
RST => instr_ID_1[2]~reg0.ACLR
RST => instr_ID_1[3]~reg0.ACLR
RST => instr_ID_1[4]~reg0.ACLR
RST => instr_ID_1[5]~reg0.ACLR
RST => instr_ID_1[6]~reg0.ACLR
RST => instr_ID_1[7]~reg0.ACLR
RST => instr_ID_1[8]~reg0.ACLR
RST => instr_ID_1[9]~reg0.ACLR
RST => instr_ID_1[10]~reg0.ACLR
RST => instr_ID_1[11]~reg0.ACLR
RST => instr_ID_1[12]~reg0.ACLR
RST => instr_ID_1[13]~reg0.ACLR
RST => instr_ID_1[14]~reg0.ACLR
RST => instr_ID_1[15]~reg0.ACLR
pipe_reg1_enable => alu2_data[0].LATCH_ENABLE
pipe_reg1_enable => alu2_data[1].LATCH_ENABLE
pipe_reg1_enable => alu2_data[2].LATCH_ENABLE
pipe_reg1_enable => alu2_data[3].LATCH_ENABLE
pipe_reg1_enable => alu2_data[4].LATCH_ENABLE
pipe_reg1_enable => alu2_data[5].LATCH_ENABLE
pipe_reg1_enable => alu2_data[6].LATCH_ENABLE
pipe_reg1_enable => alu2_data[7].LATCH_ENABLE
pipe_reg1_enable => alu2_data[8].LATCH_ENABLE
pipe_reg1_enable => alu2_data[9].LATCH_ENABLE
pipe_reg1_enable => alu2_data[10].LATCH_ENABLE
pipe_reg1_enable => alu2_data[11].LATCH_ENABLE
pipe_reg1_enable => alu2_data[12].LATCH_ENABLE
pipe_reg1_enable => alu2_data[13].LATCH_ENABLE
pipe_reg1_enable => alu2_data[14].LATCH_ENABLE
pipe_reg1_enable => alu2_data[15].LATCH_ENABLE
pipe_reg1_enable => mem1_data[0].LATCH_ENABLE
pipe_reg1_enable => mem1_data[1].LATCH_ENABLE
pipe_reg1_enable => mem1_data[2].LATCH_ENABLE
pipe_reg1_enable => mem1_data[3].LATCH_ENABLE
pipe_reg1_enable => mem1_data[4].LATCH_ENABLE
pipe_reg1_enable => mem1_data[5].LATCH_ENABLE
pipe_reg1_enable => mem1_data[6].LATCH_ENABLE
pipe_reg1_enable => mem1_data[7].LATCH_ENABLE
pipe_reg1_enable => mem1_data[8].LATCH_ENABLE
pipe_reg1_enable => mem1_data[9].LATCH_ENABLE
pipe_reg1_enable => mem1_data[10].LATCH_ENABLE
pipe_reg1_enable => mem1_data[11].LATCH_ENABLE
pipe_reg1_enable => mem1_data[12].LATCH_ENABLE
pipe_reg1_enable => mem1_data[13].LATCH_ENABLE
pipe_reg1_enable => mem1_data[14].LATCH_ENABLE
pipe_reg1_enable => mem1_data[15].LATCH_ENABLE
instr_ID_1[0] <= instr_ID_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[1] <= instr_ID_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[2] <= instr_ID_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[3] <= instr_ID_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[4] <= instr_ID_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[5] <= instr_ID_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[6] <= instr_ID_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[7] <= instr_ID_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[8] <= instr_ID_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[9] <= instr_ID_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[10] <= instr_ID_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[11] <= instr_ID_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[12] <= instr_ID_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[13] <= instr_ID_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[14] <= instr_ID_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_ID_1[15] <= instr_ID_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[0] <= alu2_outp_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[1] <= alu2_outp_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[2] <= alu2_outp_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[3] <= alu2_outp_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[4] <= alu2_outp_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[5] <= alu2_outp_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[6] <= alu2_outp_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[7] <= alu2_outp_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[8] <= alu2_outp_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[9] <= alu2_outp_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[10] <= alu2_outp_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[11] <= alu2_outp_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[12] <= alu2_outp_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[13] <= alu2_outp_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[14] <= alu2_outp_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_1[15] <= alu2_outp_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|pipe_reg2:pipe_reg2_instance
ID_outp1[0] => ID_out1[0].DATAIN
ID_outp1[1] => ID_out1[1].DATAIN
ID_outp1[2] => ID_out1[2].DATAIN
ID_outp2[0] => ID_out2[0].DATAIN
ID_outp2[1] => ID_out2[1].DATAIN
ID_outp2[2] => ID_out2[2].DATAIN
ID_outp3[0] => ID_out3[0].DATAIN
ID_outp3[1] => ID_out3[1].DATAIN
ID_outp3[2] => ID_out3[2].DATAIN
ID_outp4[0] => ID_out4[0].DATAIN
ID_outp4[1] => ID_out4[1].DATAIN
ID_outp4[2] => ID_out4[2].DATAIN
ID_outp4[3] => ID_out4[3].DATAIN
ID_outp4[4] => ID_out4[4].DATAIN
ID_outp4[5] => ID_out4[5].DATAIN
ID_outp5[0] => ID_out5[0].DATAIN
ID_outp5[1] => ID_out5[1].DATAIN
ID_outp5[2] => ID_out5[2].DATAIN
ID_outp5[3] => ID_out5[3].DATAIN
ID_outp5[4] => ID_out5[4].DATAIN
ID_outp5[5] => ID_out5[5].DATAIN
ID_outp5[6] => ID_out5[6].DATAIN
ID_outp5[7] => ID_out5[7].DATAIN
ID_outp5[8] => ID_out5[8].DATAIN
instr_ID_2[0] => instr[0].DATAIN
instr_ID_2[1] => instr[1].DATAIN
instr_ID_2[2] => instr[2].DATAIN
instr_ID_2[3] => instr[3].DATAIN
instr_ID_2[4] => instr[4].DATAIN
instr_ID_2[5] => instr[5].DATAIN
instr_ID_2[6] => instr[6].DATAIN
instr_ID_2[7] => instr[7].DATAIN
instr_ID_2[8] => instr[8].DATAIN
instr_ID_2[9] => instr[9].DATAIN
instr_ID_2[10] => instr[10].DATAIN
instr_ID_2[11] => instr[11].DATAIN
instr_ID_2[12] => Mux0.IN15
instr_ID_2[12] => Mux1.IN15
instr_ID_2[12] => Mux2.IN15
instr_ID_2[12] => Mux3.IN7
instr_ID_2[12] => Mux4.IN15
instr_ID_2[12] => Mux5.IN15
instr_ID_2[12] => Mux6.IN15
instr_ID_2[12] => Mux7.IN15
instr_ID_2[12] => Mux8.IN15
instr_ID_2[12] => Mux9.IN15
instr_ID_2[12] => Mux10.IN15
instr_ID_2[12] => Mux11.IN15
instr_ID_2[12] => Mux12.IN15
instr_ID_2[12] => Mux13.IN15
instr_ID_2[12] => instr[12].DATAIN
instr_ID_2[13] => Mux0.IN14
instr_ID_2[13] => Mux1.IN14
instr_ID_2[13] => Mux2.IN14
instr_ID_2[13] => Mux3.IN6
instr_ID_2[13] => Mux4.IN14
instr_ID_2[13] => Mux5.IN14
instr_ID_2[13] => Mux6.IN14
instr_ID_2[13] => Mux7.IN14
instr_ID_2[13] => Mux8.IN14
instr_ID_2[13] => Mux9.IN14
instr_ID_2[13] => Mux10.IN14
instr_ID_2[13] => Mux11.IN14
instr_ID_2[13] => Mux12.IN14
instr_ID_2[13] => Mux13.IN14
instr_ID_2[13] => instr[13].DATAIN
instr_ID_2[14] => Mux0.IN13
instr_ID_2[14] => Mux1.IN13
instr_ID_2[14] => Mux2.IN13
instr_ID_2[14] => Mux3.IN5
instr_ID_2[14] => Mux4.IN13
instr_ID_2[14] => Mux5.IN13
instr_ID_2[14] => Mux6.IN13
instr_ID_2[14] => Mux7.IN13
instr_ID_2[14] => Mux8.IN13
instr_ID_2[14] => Mux9.IN13
instr_ID_2[14] => Mux10.IN13
instr_ID_2[14] => Mux11.IN13
instr_ID_2[14] => Mux12.IN13
instr_ID_2[14] => Mux13.IN13
instr_ID_2[14] => instr[14].DATAIN
instr_ID_2[15] => Mux0.IN12
instr_ID_2[15] => Mux1.IN12
instr_ID_2[15] => Mux2.IN12
instr_ID_2[15] => Mux4.IN12
instr_ID_2[15] => Mux5.IN12
instr_ID_2[15] => Mux6.IN12
instr_ID_2[15] => Mux7.IN12
instr_ID_2[15] => Mux8.IN12
instr_ID_2[15] => Mux9.IN12
instr_ID_2[15] => Mux10.IN12
instr_ID_2[15] => Mux11.IN12
instr_ID_2[15] => Mux12.IN12
instr_ID_2[15] => Mux13.IN12
instr_ID_2[15] => instr[15].DATAIN
alu2_outp_2[0] => alu2_out[0].DATAIN
alu2_outp_2[1] => alu2_out[1].DATAIN
alu2_outp_2[2] => alu2_out[2].DATAIN
alu2_outp_2[3] => alu2_out[3].DATAIN
alu2_outp_2[4] => alu2_out[4].DATAIN
alu2_outp_2[5] => alu2_out[5].DATAIN
alu2_outp_2[6] => alu2_out[6].DATAIN
alu2_outp_2[7] => alu2_out[7].DATAIN
alu2_outp_2[8] => alu2_out[8].DATAIN
alu2_outp_2[9] => alu2_out[9].DATAIN
alu2_outp_2[10] => alu2_out[10].DATAIN
alu2_outp_2[11] => alu2_out[11].DATAIN
alu2_outp_2[12] => alu2_out[12].DATAIN
alu2_outp_2[13] => alu2_out[13].DATAIN
alu2_outp_2[14] => alu2_out[14].DATAIN
alu2_outp_2[15] => alu2_out[15].DATAIN
CLK => control[0].CLK
CLK => control[1].CLK
CLK => control[2].CLK
CLK => control[3].CLK
CLK => control[4].CLK
CLK => control[5].CLK
CLK => control[6].CLK
CLK => control[7].CLK
CLK => control[8].CLK
CLK => control[9].CLK
CLK => control[10].CLK
CLK => control[11].CLK
CLK => control[12].CLK
CLK => control[13].CLK
CLK => alu2_outp_3[0]~reg0.CLK
CLK => alu2_outp_3[1]~reg0.CLK
CLK => alu2_outp_3[2]~reg0.CLK
CLK => alu2_outp_3[3]~reg0.CLK
CLK => alu2_outp_3[4]~reg0.CLK
CLK => alu2_outp_3[5]~reg0.CLK
CLK => alu2_outp_3[6]~reg0.CLK
CLK => alu2_outp_3[7]~reg0.CLK
CLK => alu2_outp_3[8]~reg0.CLK
CLK => alu2_outp_3[9]~reg0.CLK
CLK => alu2_outp_3[10]~reg0.CLK
CLK => alu2_outp_3[11]~reg0.CLK
CLK => alu2_outp_3[12]~reg0.CLK
CLK => alu2_outp_3[13]~reg0.CLK
CLK => alu2_outp_3[14]~reg0.CLK
CLK => alu2_outp_3[15]~reg0.CLK
CLK => instr_RR_1[0]~reg0.CLK
CLK => instr_RR_1[1]~reg0.CLK
CLK => instr_RR_1[2]~reg0.CLK
CLK => instr_RR_1[3]~reg0.CLK
CLK => instr_RR_1[4]~reg0.CLK
CLK => instr_RR_1[5]~reg0.CLK
CLK => instr_RR_1[6]~reg0.CLK
CLK => instr_RR_1[7]~reg0.CLK
CLK => instr_RR_1[8]~reg0.CLK
CLK => instr_RR_1[9]~reg0.CLK
CLK => instr_RR_1[10]~reg0.CLK
CLK => instr_RR_1[11]~reg0.CLK
CLK => instr_RR_1[12]~reg0.CLK
CLK => instr_RR_1[13]~reg0.CLK
CLK => instr_RR_1[14]~reg0.CLK
CLK => instr_RR_1[15]~reg0.CLK
CLK => extend9_in_1[0]~reg0.CLK
CLK => extend9_in_1[1]~reg0.CLK
CLK => extend9_in_1[2]~reg0.CLK
CLK => extend9_in_1[3]~reg0.CLK
CLK => extend9_in_1[4]~reg0.CLK
CLK => extend9_in_1[5]~reg0.CLK
CLK => extend9_in_1[6]~reg0.CLK
CLK => extend9_in_1[7]~reg0.CLK
CLK => extend9_in_1[8]~reg0.CLK
CLK => extend6_in_1[0]~reg0.CLK
CLK => extend6_in_1[1]~reg0.CLK
CLK => extend6_in_1[2]~reg0.CLK
CLK => extend6_in_1[3]~reg0.CLK
CLK => extend6_in_1[4]~reg0.CLK
CLK => extend6_in_1[5]~reg0.CLK
CLK => mem1_data_5_3_1[0]~reg0.CLK
CLK => mem1_data_5_3_1[1]~reg0.CLK
CLK => mem1_data_5_3_1[2]~reg0.CLK
CLK => mem1_data_8_6_1[0]~reg0.CLK
CLK => mem1_data_8_6_1[1]~reg0.CLK
CLK => mem1_data_8_6_1[2]~reg0.CLK
CLK => mem1_data_11_9_1[0]~reg0.CLK
CLK => mem1_data_11_9_1[1]~reg0.CLK
CLK => mem1_data_11_9_1[2]~reg0.CLK
RST => ~NO_FANOUT~
pipe_reg2_enable => alu2_out[0].LATCH_ENABLE
pipe_reg2_enable => alu2_out[1].LATCH_ENABLE
pipe_reg2_enable => alu2_out[2].LATCH_ENABLE
pipe_reg2_enable => alu2_out[3].LATCH_ENABLE
pipe_reg2_enable => alu2_out[4].LATCH_ENABLE
pipe_reg2_enable => alu2_out[5].LATCH_ENABLE
pipe_reg2_enable => alu2_out[6].LATCH_ENABLE
pipe_reg2_enable => alu2_out[7].LATCH_ENABLE
pipe_reg2_enable => alu2_out[8].LATCH_ENABLE
pipe_reg2_enable => alu2_out[9].LATCH_ENABLE
pipe_reg2_enable => alu2_out[10].LATCH_ENABLE
pipe_reg2_enable => alu2_out[11].LATCH_ENABLE
pipe_reg2_enable => alu2_out[12].LATCH_ENABLE
pipe_reg2_enable => alu2_out[13].LATCH_ENABLE
pipe_reg2_enable => alu2_out[14].LATCH_ENABLE
pipe_reg2_enable => alu2_out[15].LATCH_ENABLE
pipe_reg2_enable => instr[0].LATCH_ENABLE
pipe_reg2_enable => instr[1].LATCH_ENABLE
pipe_reg2_enable => instr[2].LATCH_ENABLE
pipe_reg2_enable => instr[3].LATCH_ENABLE
pipe_reg2_enable => instr[4].LATCH_ENABLE
pipe_reg2_enable => instr[5].LATCH_ENABLE
pipe_reg2_enable => instr[6].LATCH_ENABLE
pipe_reg2_enable => instr[7].LATCH_ENABLE
pipe_reg2_enable => instr[8].LATCH_ENABLE
pipe_reg2_enable => instr[9].LATCH_ENABLE
pipe_reg2_enable => instr[10].LATCH_ENABLE
pipe_reg2_enable => instr[11].LATCH_ENABLE
pipe_reg2_enable => instr[12].LATCH_ENABLE
pipe_reg2_enable => instr[13].LATCH_ENABLE
pipe_reg2_enable => instr[14].LATCH_ENABLE
pipe_reg2_enable => instr[15].LATCH_ENABLE
pipe_reg2_enable => ID_out5[0].LATCH_ENABLE
pipe_reg2_enable => ID_out5[1].LATCH_ENABLE
pipe_reg2_enable => ID_out5[2].LATCH_ENABLE
pipe_reg2_enable => ID_out5[3].LATCH_ENABLE
pipe_reg2_enable => ID_out5[4].LATCH_ENABLE
pipe_reg2_enable => ID_out5[5].LATCH_ENABLE
pipe_reg2_enable => ID_out5[6].LATCH_ENABLE
pipe_reg2_enable => ID_out5[7].LATCH_ENABLE
pipe_reg2_enable => ID_out5[8].LATCH_ENABLE
pipe_reg2_enable => ID_out4[0].LATCH_ENABLE
pipe_reg2_enable => ID_out4[1].LATCH_ENABLE
pipe_reg2_enable => ID_out4[2].LATCH_ENABLE
pipe_reg2_enable => ID_out4[3].LATCH_ENABLE
pipe_reg2_enable => ID_out4[4].LATCH_ENABLE
pipe_reg2_enable => ID_out4[5].LATCH_ENABLE
pipe_reg2_enable => ID_out3[0].LATCH_ENABLE
pipe_reg2_enable => ID_out3[1].LATCH_ENABLE
pipe_reg2_enable => ID_out3[2].LATCH_ENABLE
pipe_reg2_enable => ID_out2[0].LATCH_ENABLE
pipe_reg2_enable => ID_out2[1].LATCH_ENABLE
pipe_reg2_enable => ID_out2[2].LATCH_ENABLE
pipe_reg2_enable => ID_out1[0].LATCH_ENABLE
pipe_reg2_enable => ID_out1[1].LATCH_ENABLE
pipe_reg2_enable => ID_out1[2].LATCH_ENABLE
reg_read <= control[13].DB_MAX_OUTPUT_PORT_TYPE
reg_write <= control[12].DB_MAX_OUTPUT_PORT_TYPE
mux1_1 <= control[11].DB_MAX_OUTPUT_PORT_TYPE
mux2_1 <= control[10].DB_MAX_OUTPUT_PORT_TYPE
mux4_1 <= control[7].DB_MAX_OUTPUT_PORT_TYPE
shift_enable_11 <= control[2].DB_MAX_OUTPUT_PORT_TYPE
shift_enable_21 <= control[1].DB_MAX_OUTPUT_PORT_TYPE
cmp_en_1 <= control[0].DB_MAX_OUTPUT_PORT_TYPE
mux3_1[0] <= control[8].DB_MAX_OUTPUT_PORT_TYPE
mux3_1[1] <= control[9].DB_MAX_OUTPUT_PORT_TYPE
mux5_1[0] <= control[5].DB_MAX_OUTPUT_PORT_TYPE
mux5_1[1] <= control[6].DB_MAX_OUTPUT_PORT_TYPE
mux7_1[0] <= control[3].DB_MAX_OUTPUT_PORT_TYPE
mux7_1[1] <= control[4].DB_MAX_OUTPUT_PORT_TYPE
mem1_data_11_9_1[0] <= mem1_data_11_9_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_11_9_1[1] <= mem1_data_11_9_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_11_9_1[2] <= mem1_data_11_9_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_8_6_1[0] <= mem1_data_8_6_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_8_6_1[1] <= mem1_data_8_6_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_8_6_1[2] <= mem1_data_8_6_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_5_3_1[0] <= mem1_data_5_3_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_5_3_1[1] <= mem1_data_5_3_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem1_data_5_3_1[2] <= mem1_data_5_3_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend6_in_1[0] <= extend6_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend6_in_1[1] <= extend6_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend6_in_1[2] <= extend6_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend6_in_1[3] <= extend6_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend6_in_1[4] <= extend6_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend6_in_1[5] <= extend6_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[0] <= extend9_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[1] <= extend9_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[2] <= extend9_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[3] <= extend9_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[4] <= extend9_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[5] <= extend9_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[6] <= extend9_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[7] <= extend9_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend9_in_1[8] <= extend9_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[0] <= alu2_outp_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[1] <= alu2_outp_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[2] <= alu2_outp_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[3] <= alu2_outp_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[4] <= alu2_outp_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[5] <= alu2_outp_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[6] <= alu2_outp_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[7] <= alu2_outp_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[8] <= alu2_outp_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[9] <= alu2_outp_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[10] <= alu2_outp_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[11] <= alu2_outp_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[12] <= alu2_outp_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[13] <= alu2_outp_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[14] <= alu2_outp_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_3[15] <= alu2_outp_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[0] <= instr_RR_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[1] <= instr_RR_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[2] <= instr_RR_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[3] <= instr_RR_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[4] <= instr_RR_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[5] <= instr_RR_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[6] <= instr_RR_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[7] <= instr_RR_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[8] <= instr_RR_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[9] <= instr_RR_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[10] <= instr_RR_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[11] <= instr_RR_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[12] <= instr_RR_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[13] <= instr_RR_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[14] <= instr_RR_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_RR_1[15] <= instr_RR_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|pipe_reg3:pipe_reg3_instance
rf_a3_1[0] => rf_a3[0].DATAIN
rf_a3_1[1] => rf_a3[1].DATAIN
rf_a3_1[2] => rf_a3[2].DATAIN
instr_RR_2[0] => Z_in_1~reg0.DATAIN
instr_RR_2[0] => instr[0].DATAIN
instr_RR_2[1] => C_in_1~reg0.DATAIN
instr_RR_2[1] => instr[1].DATAIN
instr_RR_2[2] => instr[2].DATAIN
instr_RR_2[3] => instr[3].DATAIN
instr_RR_2[4] => instr[4].DATAIN
instr_RR_2[5] => instr[5].DATAIN
instr_RR_2[6] => instr[6].DATAIN
instr_RR_2[7] => instr[7].DATAIN
instr_RR_2[8] => instr[8].DATAIN
instr_RR_2[9] => instr[9].DATAIN
instr_RR_2[10] => instr[10].DATAIN
instr_RR_2[11] => instr[11].DATAIN
instr_RR_2[12] => instr[12].DATAIN
instr_RR_2[13] => instr[13].DATAIN
instr_RR_2[14] => instr[14].DATAIN
instr_RR_2[15] => instr[15].DATAIN
alu2_outp_4[0] => alu2_out[0].DATAIN
alu2_outp_4[1] => alu2_out[1].DATAIN
alu2_outp_4[2] => alu2_out[2].DATAIN
alu2_outp_4[3] => alu2_out[3].DATAIN
alu2_outp_4[4] => alu2_out[4].DATAIN
alu2_outp_4[5] => alu2_out[5].DATAIN
alu2_outp_4[6] => alu2_out[6].DATAIN
alu2_outp_4[7] => alu2_out[7].DATAIN
alu2_outp_4[8] => alu2_out[8].DATAIN
alu2_outp_4[9] => alu2_out[9].DATAIN
alu2_outp_4[10] => alu2_out[10].DATAIN
alu2_outp_4[11] => alu2_out[11].DATAIN
alu2_outp_4[12] => alu2_out[12].DATAIN
alu2_outp_4[13] => alu2_out[13].DATAIN
alu2_outp_4[14] => alu2_out[14].DATAIN
alu2_outp_4[15] => alu2_out[15].DATAIN
mux4_out_1[0] => alu1_in[0].DATAIN
mux4_out_1[1] => alu1_in[1].DATAIN
mux4_out_1[2] => alu1_in[2].DATAIN
mux4_out_1[3] => alu1_in[3].DATAIN
mux4_out_1[4] => alu1_in[4].DATAIN
mux4_out_1[5] => alu1_in[5].DATAIN
mux4_out_1[6] => alu1_in[6].DATAIN
mux4_out_1[7] => alu1_in[7].DATAIN
mux4_out_1[8] => alu1_in[8].DATAIN
mux4_out_1[9] => alu1_in[9].DATAIN
mux4_out_1[10] => alu1_in[10].DATAIN
mux4_out_1[11] => alu1_in[11].DATAIN
mux4_out_1[12] => alu1_in[12].DATAIN
mux4_out_1[13] => alu1_in[13].DATAIN
mux4_out_1[14] => alu1_in[14].DATAIN
mux4_out_1[15] => alu1_in[15].DATAIN
s1_1_in[0] => s1_1[0].DATAIN
s1_1_in[1] => s1_1[1].DATAIN
s1_1_in[2] => s1_1[2].DATAIN
s1_1_in[3] => s1_1[3].DATAIN
s1_1_in[4] => s1_1[4].DATAIN
s1_1_in[5] => s1_1[5].DATAIN
s1_1_in[6] => s1_1[6].DATAIN
s1_1_in[7] => s1_1[7].DATAIN
s1_1_in[8] => s1_1[8].DATAIN
s1_1_in[9] => s1_1[9].DATAIN
s1_1_in[10] => s1_1[10].DATAIN
s1_1_in[11] => s1_1[11].DATAIN
s1_1_in[12] => s1_1[12].DATAIN
s1_1_in[13] => s1_1[13].DATAIN
s1_1_in[14] => s1_1[14].DATAIN
s1_1_in[15] => s1_1[15].DATAIN
s1_2_in[0] => s1_2[0].DATAIN
s1_2_in[1] => s1_2[1].DATAIN
s1_2_in[2] => s1_2[2].DATAIN
s1_2_in[3] => s1_2[3].DATAIN
s1_2_in[4] => s1_2[4].DATAIN
s1_2_in[5] => s1_2[5].DATAIN
s1_2_in[6] => s1_2[6].DATAIN
s1_2_in[7] => s1_2[7].DATAIN
s1_2_in[8] => s1_2[8].DATAIN
s1_2_in[9] => s1_2[9].DATAIN
s1_2_in[10] => s1_2[10].DATAIN
s1_2_in[11] => s1_2[11].DATAIN
s1_2_in[12] => s1_2[12].DATAIN
s1_2_in[13] => s1_2[13].DATAIN
s1_2_in[14] => s1_2[14].DATAIN
s1_2_in[15] => s1_2[15].DATAIN
rf_d2_1[0] => rf_d2[0].DATAIN
rf_d2_1[1] => rf_d2[1].DATAIN
rf_d2_1[2] => rf_d2[2].DATAIN
rf_d2_1[3] => rf_d2[3].DATAIN
rf_d2_1[4] => rf_d2[4].DATAIN
rf_d2_1[5] => rf_d2[5].DATAIN
rf_d2_1[6] => rf_d2[6].DATAIN
rf_d2_1[7] => rf_d2[7].DATAIN
rf_d2_1[8] => rf_d2[8].DATAIN
rf_d2_1[9] => rf_d2[9].DATAIN
rf_d2_1[10] => rf_d2[10].DATAIN
rf_d2_1[11] => rf_d2[11].DATAIN
rf_d2_1[12] => rf_d2[12].DATAIN
rf_d2_1[13] => rf_d2[13].DATAIN
rf_d2_1[14] => rf_d2[14].DATAIN
rf_d2_1[15] => rf_d2[15].DATAIN
CLK => rf_a3_2[0]~reg0.CLK
CLK => rf_a3_2[1]~reg0.CLK
CLK => rf_a3_2[2]~reg0.CLK
CLK => alu2_outp_5[0]~reg0.CLK
CLK => alu2_outp_5[1]~reg0.CLK
CLK => alu2_outp_5[2]~reg0.CLK
CLK => alu2_outp_5[3]~reg0.CLK
CLK => alu2_outp_5[4]~reg0.CLK
CLK => alu2_outp_5[5]~reg0.CLK
CLK => alu2_outp_5[6]~reg0.CLK
CLK => alu2_outp_5[7]~reg0.CLK
CLK => alu2_outp_5[8]~reg0.CLK
CLK => alu2_outp_5[9]~reg0.CLK
CLK => alu2_outp_5[10]~reg0.CLK
CLK => alu2_outp_5[11]~reg0.CLK
CLK => alu2_outp_5[12]~reg0.CLK
CLK => alu2_outp_5[13]~reg0.CLK
CLK => alu2_outp_5[14]~reg0.CLK
CLK => alu2_outp_5[15]~reg0.CLK
CLK => Z_in_1~reg0.CLK
CLK => C_in_1~reg0.CLK
CLK => rf_d2_2[0]~reg0.CLK
CLK => rf_d2_2[1]~reg0.CLK
CLK => rf_d2_2[2]~reg0.CLK
CLK => rf_d2_2[3]~reg0.CLK
CLK => rf_d2_2[4]~reg0.CLK
CLK => rf_d2_2[5]~reg0.CLK
CLK => rf_d2_2[6]~reg0.CLK
CLK => rf_d2_2[7]~reg0.CLK
CLK => rf_d2_2[8]~reg0.CLK
CLK => rf_d2_2[9]~reg0.CLK
CLK => rf_d2_2[10]~reg0.CLK
CLK => rf_d2_2[11]~reg0.CLK
CLK => rf_d2_2[12]~reg0.CLK
CLK => rf_d2_2[13]~reg0.CLK
CLK => rf_d2_2[14]~reg0.CLK
CLK => rf_d2_2[15]~reg0.CLK
CLK => s1_2_out[0]~reg0.CLK
CLK => s1_2_out[1]~reg0.CLK
CLK => s1_2_out[2]~reg0.CLK
CLK => s1_2_out[3]~reg0.CLK
CLK => s1_2_out[4]~reg0.CLK
CLK => s1_2_out[5]~reg0.CLK
CLK => s1_2_out[6]~reg0.CLK
CLK => s1_2_out[7]~reg0.CLK
CLK => s1_2_out[8]~reg0.CLK
CLK => s1_2_out[9]~reg0.CLK
CLK => s1_2_out[10]~reg0.CLK
CLK => s1_2_out[11]~reg0.CLK
CLK => s1_2_out[12]~reg0.CLK
CLK => s1_2_out[13]~reg0.CLK
CLK => s1_2_out[14]~reg0.CLK
CLK => s1_2_out[15]~reg0.CLK
CLK => s1_1_out[0]~reg0.CLK
CLK => s1_1_out[1]~reg0.CLK
CLK => s1_1_out[2]~reg0.CLK
CLK => s1_1_out[3]~reg0.CLK
CLK => s1_1_out[4]~reg0.CLK
CLK => s1_1_out[5]~reg0.CLK
CLK => s1_1_out[6]~reg0.CLK
CLK => s1_1_out[7]~reg0.CLK
CLK => s1_1_out[8]~reg0.CLK
CLK => s1_1_out[9]~reg0.CLK
CLK => s1_1_out[10]~reg0.CLK
CLK => s1_1_out[11]~reg0.CLK
CLK => s1_1_out[12]~reg0.CLK
CLK => s1_1_out[13]~reg0.CLK
CLK => s1_1_out[14]~reg0.CLK
CLK => s1_1_out[15]~reg0.CLK
CLK => alu1_in_1[0]~reg0.CLK
CLK => alu1_in_1[1]~reg0.CLK
CLK => alu1_in_1[2]~reg0.CLK
CLK => alu1_in_1[3]~reg0.CLK
CLK => alu1_in_1[4]~reg0.CLK
CLK => alu1_in_1[5]~reg0.CLK
CLK => alu1_in_1[6]~reg0.CLK
CLK => alu1_in_1[7]~reg0.CLK
CLK => alu1_in_1[8]~reg0.CLK
CLK => alu1_in_1[9]~reg0.CLK
CLK => alu1_in_1[10]~reg0.CLK
CLK => alu1_in_1[11]~reg0.CLK
CLK => alu1_in_1[12]~reg0.CLK
CLK => alu1_in_1[13]~reg0.CLK
CLK => alu1_in_1[14]~reg0.CLK
CLK => alu1_in_1[15]~reg0.CLK
CLK => instr_EX_1[0]~reg0.CLK
CLK => instr_EX_1[1]~reg0.CLK
CLK => instr_EX_1[2]~reg0.CLK
CLK => instr_EX_1[3]~reg0.CLK
CLK => instr_EX_1[4]~reg0.CLK
CLK => instr_EX_1[5]~reg0.CLK
CLK => instr_EX_1[6]~reg0.CLK
CLK => instr_EX_1[7]~reg0.CLK
CLK => instr_EX_1[8]~reg0.CLK
CLK => instr_EX_1[9]~reg0.CLK
CLK => instr_EX_1[10]~reg0.CLK
CLK => instr_EX_1[11]~reg0.CLK
CLK => instr_EX_1[12]~reg0.CLK
CLK => instr_EX_1[13]~reg0.CLK
CLK => instr_EX_1[14]~reg0.CLK
CLK => instr_EX_1[15]~reg0.CLK
RST => ~NO_FANOUT~
pipe_reg3_enable => rf_a3[0].LATCH_ENABLE
pipe_reg3_enable => rf_a3[1].LATCH_ENABLE
pipe_reg3_enable => rf_a3[2].LATCH_ENABLE
pipe_reg3_enable => alu2_out[0].LATCH_ENABLE
pipe_reg3_enable => alu2_out[1].LATCH_ENABLE
pipe_reg3_enable => alu2_out[2].LATCH_ENABLE
pipe_reg3_enable => alu2_out[3].LATCH_ENABLE
pipe_reg3_enable => alu2_out[4].LATCH_ENABLE
pipe_reg3_enable => alu2_out[5].LATCH_ENABLE
pipe_reg3_enable => alu2_out[6].LATCH_ENABLE
pipe_reg3_enable => alu2_out[7].LATCH_ENABLE
pipe_reg3_enable => alu2_out[8].LATCH_ENABLE
pipe_reg3_enable => alu2_out[9].LATCH_ENABLE
pipe_reg3_enable => alu2_out[10].LATCH_ENABLE
pipe_reg3_enable => alu2_out[11].LATCH_ENABLE
pipe_reg3_enable => alu2_out[12].LATCH_ENABLE
pipe_reg3_enable => alu2_out[13].LATCH_ENABLE
pipe_reg3_enable => alu2_out[14].LATCH_ENABLE
pipe_reg3_enable => alu2_out[15].LATCH_ENABLE
pipe_reg3_enable => rf_d2[0].LATCH_ENABLE
pipe_reg3_enable => rf_d2[1].LATCH_ENABLE
pipe_reg3_enable => rf_d2[2].LATCH_ENABLE
pipe_reg3_enable => rf_d2[3].LATCH_ENABLE
pipe_reg3_enable => rf_d2[4].LATCH_ENABLE
pipe_reg3_enable => rf_d2[5].LATCH_ENABLE
pipe_reg3_enable => rf_d2[6].LATCH_ENABLE
pipe_reg3_enable => rf_d2[7].LATCH_ENABLE
pipe_reg3_enable => rf_d2[8].LATCH_ENABLE
pipe_reg3_enable => rf_d2[9].LATCH_ENABLE
pipe_reg3_enable => rf_d2[10].LATCH_ENABLE
pipe_reg3_enable => rf_d2[11].LATCH_ENABLE
pipe_reg3_enable => rf_d2[12].LATCH_ENABLE
pipe_reg3_enable => rf_d2[13].LATCH_ENABLE
pipe_reg3_enable => rf_d2[14].LATCH_ENABLE
pipe_reg3_enable => rf_d2[15].LATCH_ENABLE
pipe_reg3_enable => s1_2[0].LATCH_ENABLE
pipe_reg3_enable => s1_2[1].LATCH_ENABLE
pipe_reg3_enable => s1_2[2].LATCH_ENABLE
pipe_reg3_enable => s1_2[3].LATCH_ENABLE
pipe_reg3_enable => s1_2[4].LATCH_ENABLE
pipe_reg3_enable => s1_2[5].LATCH_ENABLE
pipe_reg3_enable => s1_2[6].LATCH_ENABLE
pipe_reg3_enable => s1_2[7].LATCH_ENABLE
pipe_reg3_enable => s1_2[8].LATCH_ENABLE
pipe_reg3_enable => s1_2[9].LATCH_ENABLE
pipe_reg3_enable => s1_2[10].LATCH_ENABLE
pipe_reg3_enable => s1_2[11].LATCH_ENABLE
pipe_reg3_enable => s1_2[12].LATCH_ENABLE
pipe_reg3_enable => s1_2[13].LATCH_ENABLE
pipe_reg3_enable => s1_2[14].LATCH_ENABLE
pipe_reg3_enable => s1_2[15].LATCH_ENABLE
pipe_reg3_enable => s1_1[0].LATCH_ENABLE
pipe_reg3_enable => s1_1[1].LATCH_ENABLE
pipe_reg3_enable => s1_1[2].LATCH_ENABLE
pipe_reg3_enable => s1_1[3].LATCH_ENABLE
pipe_reg3_enable => s1_1[4].LATCH_ENABLE
pipe_reg3_enable => s1_1[5].LATCH_ENABLE
pipe_reg3_enable => s1_1[6].LATCH_ENABLE
pipe_reg3_enable => s1_1[7].LATCH_ENABLE
pipe_reg3_enable => s1_1[8].LATCH_ENABLE
pipe_reg3_enable => s1_1[9].LATCH_ENABLE
pipe_reg3_enable => s1_1[10].LATCH_ENABLE
pipe_reg3_enable => s1_1[11].LATCH_ENABLE
pipe_reg3_enable => s1_1[12].LATCH_ENABLE
pipe_reg3_enable => s1_1[13].LATCH_ENABLE
pipe_reg3_enable => s1_1[14].LATCH_ENABLE
pipe_reg3_enable => s1_1[15].LATCH_ENABLE
pipe_reg3_enable => alu1_in[0].LATCH_ENABLE
pipe_reg3_enable => alu1_in[1].LATCH_ENABLE
pipe_reg3_enable => alu1_in[2].LATCH_ENABLE
pipe_reg3_enable => alu1_in[3].LATCH_ENABLE
pipe_reg3_enable => alu1_in[4].LATCH_ENABLE
pipe_reg3_enable => alu1_in[5].LATCH_ENABLE
pipe_reg3_enable => alu1_in[6].LATCH_ENABLE
pipe_reg3_enable => alu1_in[7].LATCH_ENABLE
pipe_reg3_enable => alu1_in[8].LATCH_ENABLE
pipe_reg3_enable => alu1_in[9].LATCH_ENABLE
pipe_reg3_enable => alu1_in[10].LATCH_ENABLE
pipe_reg3_enable => alu1_in[11].LATCH_ENABLE
pipe_reg3_enable => alu1_in[12].LATCH_ENABLE
pipe_reg3_enable => alu1_in[13].LATCH_ENABLE
pipe_reg3_enable => alu1_in[14].LATCH_ENABLE
pipe_reg3_enable => alu1_in[15].LATCH_ENABLE
pipe_reg3_enable => instr[0].LATCH_ENABLE
pipe_reg3_enable => instr[1].LATCH_ENABLE
pipe_reg3_enable => instr[2].LATCH_ENABLE
pipe_reg3_enable => instr[3].LATCH_ENABLE
pipe_reg3_enable => instr[4].LATCH_ENABLE
pipe_reg3_enable => instr[5].LATCH_ENABLE
pipe_reg3_enable => instr[6].LATCH_ENABLE
pipe_reg3_enable => instr[7].LATCH_ENABLE
pipe_reg3_enable => instr[8].LATCH_ENABLE
pipe_reg3_enable => instr[9].LATCH_ENABLE
pipe_reg3_enable => instr[10].LATCH_ENABLE
pipe_reg3_enable => instr[11].LATCH_ENABLE
pipe_reg3_enable => instr[12].LATCH_ENABLE
pipe_reg3_enable => instr[13].LATCH_ENABLE
pipe_reg3_enable => instr[14].LATCH_ENABLE
pipe_reg3_enable => instr[15].LATCH_ENABLE
instr_EX_1[0] <= instr_EX_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[1] <= instr_EX_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[2] <= instr_EX_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[3] <= instr_EX_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[4] <= instr_EX_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[5] <= instr_EX_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[6] <= instr_EX_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[7] <= instr_EX_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[8] <= instr_EX_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[9] <= instr_EX_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[10] <= instr_EX_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[11] <= instr_EX_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[12] <= instr_EX_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[13] <= instr_EX_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[14] <= instr_EX_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_EX_1[15] <= instr_EX_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[0] <= alu1_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[1] <= alu1_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[2] <= alu1_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[3] <= alu1_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[4] <= alu1_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[5] <= alu1_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[6] <= alu1_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[7] <= alu1_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[8] <= alu1_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[9] <= alu1_in_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[10] <= alu1_in_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[11] <= alu1_in_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[12] <= alu1_in_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[13] <= alu1_in_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[14] <= alu1_in_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu1_in_1[15] <= alu1_in_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[0] <= s1_1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[1] <= s1_1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[2] <= s1_1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[3] <= s1_1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[4] <= s1_1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[5] <= s1_1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[6] <= s1_1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[7] <= s1_1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[8] <= s1_1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[9] <= s1_1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[10] <= s1_1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[11] <= s1_1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[12] <= s1_1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[13] <= s1_1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[14] <= s1_1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_1_out[15] <= s1_1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[0] <= s1_2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[1] <= s1_2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[2] <= s1_2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[3] <= s1_2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[4] <= s1_2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[5] <= s1_2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[6] <= s1_2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[7] <= s1_2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[8] <= s1_2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[9] <= s1_2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[10] <= s1_2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[11] <= s1_2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[12] <= s1_2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[13] <= s1_2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[14] <= s1_2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_2_out[15] <= s1_2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[0] <= rf_d2_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[1] <= rf_d2_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[2] <= rf_d2_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[3] <= rf_d2_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[4] <= rf_d2_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[5] <= rf_d2_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[6] <= rf_d2_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[7] <= rf_d2_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[8] <= rf_d2_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[9] <= rf_d2_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[10] <= rf_d2_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[11] <= rf_d2_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[12] <= rf_d2_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[13] <= rf_d2_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[14] <= rf_d2_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d2_2[15] <= rf_d2_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[0] <= alu2_outp_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[1] <= alu2_outp_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[2] <= alu2_outp_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[3] <= alu2_outp_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[4] <= alu2_outp_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[5] <= alu2_outp_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[6] <= alu2_outp_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[7] <= alu2_outp_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[8] <= alu2_outp_5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[9] <= alu2_outp_5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[10] <= alu2_outp_5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[11] <= alu2_outp_5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[12] <= alu2_outp_5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[13] <= alu2_outp_5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[14] <= alu2_outp_5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu2_outp_5[15] <= alu2_outp_5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CV_1[0] <= <GND>
CV_1[1] <= <GND>
EN_1[0] <= <GND>
EN_1[1] <= <GND>
mux10_1[0] <= mux10_1[0].DB_MAX_OUTPUT_PORT_TYPE
mux10_1[1] <= mux10_1[1].DB_MAX_OUTPUT_PORT_TYPE
C_in_1 <= C_in_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_in_1 <= Z_in_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux6_1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_2[0] <= rf_a3_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_2[1] <= rf_a3_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_2[2] <= rf_a3_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|pipe_reg4:pipe_reg4_instance
instr_EX_2[0] => instr[0].DATAIN
instr_EX_2[1] => instr[1].DATAIN
instr_EX_2[2] => instr[2].DATAIN
instr_EX_2[3] => instr[3].DATAIN
instr_EX_2[4] => instr[4].DATAIN
instr_EX_2[5] => instr[5].DATAIN
instr_EX_2[6] => instr[6].DATAIN
instr_EX_2[7] => instr[7].DATAIN
instr_EX_2[8] => instr[8].DATAIN
instr_EX_2[9] => instr[9].DATAIN
instr_EX_2[10] => instr[10].DATAIN
instr_EX_2[11] => instr[11].DATAIN
instr_EX_2[12] => Mux0.IN14
instr_EX_2[12] => Mux1.IN14
instr_EX_2[12] => Mux2.IN14
instr_EX_2[12] => instr[12].DATAIN
instr_EX_2[13] => Mux0.IN13
instr_EX_2[13] => Mux1.IN13
instr_EX_2[13] => Mux2.IN13
instr_EX_2[13] => instr[13].DATAIN
instr_EX_2[14] => Mux0.IN12
instr_EX_2[14] => Mux1.IN12
instr_EX_2[14] => Mux2.IN12
instr_EX_2[14] => instr[14].DATAIN
instr_EX_2[15] => Mux0.IN11
instr_EX_2[15] => Mux1.IN11
instr_EX_2[15] => Mux2.IN11
instr_EX_2[15] => instr[15].DATAIN
alu3_out_1[0] => alu3_out[0].DATAIN
alu3_out_1[1] => alu3_out[1].DATAIN
alu3_out_1[2] => alu3_out[2].DATAIN
alu3_out_1[3] => alu3_out[3].DATAIN
alu3_out_1[4] => alu3_out[4].DATAIN
alu3_out_1[5] => alu3_out[5].DATAIN
alu3_out_1[6] => alu3_out[6].DATAIN
alu3_out_1[7] => alu3_out[7].DATAIN
alu3_out_1[8] => alu3_out[8].DATAIN
alu3_out_1[9] => alu3_out[9].DATAIN
alu3_out_1[10] => alu3_out[10].DATAIN
alu3_out_1[11] => alu3_out[11].DATAIN
alu3_out_1[12] => alu3_out[12].DATAIN
alu3_out_1[13] => alu3_out[13].DATAIN
alu3_out_1[14] => alu3_out[14].DATAIN
alu3_out_1[15] => alu3_out[15].DATAIN
mux10_out_1[0] => mux10_out[0].DATAIN
mux10_out_1[1] => mux10_out[1].DATAIN
mux10_out_1[2] => mux10_out[2].DATAIN
mux10_out_1[3] => mux10_out[3].DATAIN
mux10_out_1[4] => mux10_out[4].DATAIN
mux10_out_1[5] => mux10_out[5].DATAIN
mux10_out_1[6] => mux10_out[6].DATAIN
mux10_out_1[7] => mux10_out[7].DATAIN
mux10_out_1[8] => mux10_out[8].DATAIN
mux10_out_1[9] => mux10_out[9].DATAIN
mux10_out_1[10] => mux10_out[10].DATAIN
mux10_out_1[11] => mux10_out[11].DATAIN
mux10_out_1[12] => mux10_out[12].DATAIN
mux10_out_1[13] => mux10_out[13].DATAIN
mux10_out_1[14] => mux10_out[14].DATAIN
mux10_out_1[15] => mux10_out[15].DATAIN
alu1_out_1[0] => mem2_address[0].DATAIN
alu1_out_1[1] => mem2_address[1].DATAIN
alu1_out_1[2] => mem2_address[2].DATAIN
alu1_out_1[3] => mem2_address[3].DATAIN
alu1_out_1[4] => mem2_address[4].DATAIN
alu1_out_1[5] => mem2_address[5].DATAIN
alu1_out_1[6] => mem2_address[6].DATAIN
alu1_out_1[7] => mem2_address[7].DATAIN
alu1_out_1[8] => mem2_address[8].DATAIN
alu1_out_1[9] => mem2_address[9].DATAIN
alu1_out_1[10] => mem2_address[10].DATAIN
alu1_out_1[11] => mem2_address[11].DATAIN
alu1_out_1[12] => mem2_address[12].DATAIN
alu1_out_1[13] => mem2_address[13].DATAIN
alu1_out_1[14] => mem2_address[14].DATAIN
alu1_out_1[15] => mem2_address[15].DATAIN
rf_d2_3[0] => mem2_data[0].DATAIN
rf_d2_3[1] => mem2_data[1].DATAIN
rf_d2_3[2] => mem2_data[2].DATAIN
rf_d2_3[3] => mem2_data[3].DATAIN
rf_d2_3[4] => mem2_data[4].DATAIN
rf_d2_3[5] => mem2_data[5].DATAIN
rf_d2_3[6] => mem2_data[6].DATAIN
rf_d2_3[7] => mem2_data[7].DATAIN
rf_d2_3[8] => mem2_data[8].DATAIN
rf_d2_3[9] => mem2_data[9].DATAIN
rf_d2_3[10] => mem2_data[10].DATAIN
rf_d2_3[11] => mem2_data[11].DATAIN
rf_d2_3[12] => mem2_data[12].DATAIN
rf_d2_3[13] => mem2_data[13].DATAIN
rf_d2_3[14] => mem2_data[14].DATAIN
rf_d2_3[15] => mem2_data[15].DATAIN
rf_a3_3[0] => rf_a3[0].DATAIN
rf_a3_3[1] => rf_a3[1].DATAIN
rf_a3_3[2] => rf_a3[2].DATAIN
CLK => control[0].CLK
CLK => control[1].CLK
CLK => control[2].CLK
CLK => mux10_out_2[0]~reg0.CLK
CLK => mux10_out_2[1]~reg0.CLK
CLK => mux10_out_2[2]~reg0.CLK
CLK => mux10_out_2[3]~reg0.CLK
CLK => mux10_out_2[4]~reg0.CLK
CLK => mux10_out_2[5]~reg0.CLK
CLK => mux10_out_2[6]~reg0.CLK
CLK => mux10_out_2[7]~reg0.CLK
CLK => mux10_out_2[8]~reg0.CLK
CLK => mux10_out_2[9]~reg0.CLK
CLK => mux10_out_2[10]~reg0.CLK
CLK => mux10_out_2[11]~reg0.CLK
CLK => mux10_out_2[12]~reg0.CLK
CLK => mux10_out_2[13]~reg0.CLK
CLK => mux10_out_2[14]~reg0.CLK
CLK => mux10_out_2[15]~reg0.CLK
CLK => rf_a3_4[0]~reg0.CLK
CLK => rf_a3_4[1]~reg0.CLK
CLK => rf_a3_4[2]~reg0.CLK
CLK => instr_MA_1[0]~reg0.CLK
CLK => instr_MA_1[1]~reg0.CLK
CLK => instr_MA_1[2]~reg0.CLK
CLK => instr_MA_1[3]~reg0.CLK
CLK => instr_MA_1[4]~reg0.CLK
CLK => instr_MA_1[5]~reg0.CLK
CLK => instr_MA_1[6]~reg0.CLK
CLK => instr_MA_1[7]~reg0.CLK
CLK => instr_MA_1[8]~reg0.CLK
CLK => instr_MA_1[9]~reg0.CLK
CLK => instr_MA_1[10]~reg0.CLK
CLK => instr_MA_1[11]~reg0.CLK
CLK => instr_MA_1[12]~reg0.CLK
CLK => instr_MA_1[13]~reg0.CLK
CLK => instr_MA_1[14]~reg0.CLK
CLK => instr_MA_1[15]~reg0.CLK
CLK => mem2_data_in_1[0]~reg0.CLK
CLK => mem2_data_in_1[1]~reg0.CLK
CLK => mem2_data_in_1[2]~reg0.CLK
CLK => mem2_data_in_1[3]~reg0.CLK
CLK => mem2_data_in_1[4]~reg0.CLK
CLK => mem2_data_in_1[5]~reg0.CLK
CLK => mem2_data_in_1[6]~reg0.CLK
CLK => mem2_data_in_1[7]~reg0.CLK
CLK => mem2_data_in_1[8]~reg0.CLK
CLK => mem2_data_in_1[9]~reg0.CLK
CLK => mem2_data_in_1[10]~reg0.CLK
CLK => mem2_data_in_1[11]~reg0.CLK
CLK => mem2_data_in_1[12]~reg0.CLK
CLK => mem2_data_in_1[13]~reg0.CLK
CLK => mem2_data_in_1[14]~reg0.CLK
CLK => mem2_data_in_1[15]~reg0.CLK
CLK => mem2_address_in_1[0]~reg0.CLK
CLK => mem2_address_in_1[1]~reg0.CLK
CLK => mem2_address_in_1[2]~reg0.CLK
CLK => mem2_address_in_1[3]~reg0.CLK
CLK => mem2_address_in_1[4]~reg0.CLK
CLK => mem2_address_in_1[5]~reg0.CLK
CLK => mem2_address_in_1[6]~reg0.CLK
CLK => mem2_address_in_1[7]~reg0.CLK
CLK => mem2_address_in_1[8]~reg0.CLK
CLK => mem2_address_in_1[9]~reg0.CLK
CLK => mem2_address_in_1[10]~reg0.CLK
CLK => mem2_address_in_1[11]~reg0.CLK
CLK => mem2_address_in_1[12]~reg0.CLK
CLK => mem2_address_in_1[13]~reg0.CLK
CLK => mem2_address_in_1[14]~reg0.CLK
CLK => mem2_address_in_1[15]~reg0.CLK
CLK => alu3_out_pipe[0]~reg0.CLK
CLK => alu3_out_pipe[1]~reg0.CLK
CLK => alu3_out_pipe[2]~reg0.CLK
CLK => alu3_out_pipe[3]~reg0.CLK
CLK => alu3_out_pipe[4]~reg0.CLK
CLK => alu3_out_pipe[5]~reg0.CLK
CLK => alu3_out_pipe[6]~reg0.CLK
CLK => alu3_out_pipe[7]~reg0.CLK
CLK => alu3_out_pipe[8]~reg0.CLK
CLK => alu3_out_pipe[9]~reg0.CLK
CLK => alu3_out_pipe[10]~reg0.CLK
CLK => alu3_out_pipe[11]~reg0.CLK
CLK => alu3_out_pipe[12]~reg0.CLK
CLK => alu3_out_pipe[13]~reg0.CLK
CLK => alu3_out_pipe[14]~reg0.CLK
CLK => alu3_out_pipe[15]~reg0.CLK
RST => ~NO_FANOUT~
C0_in => C0_out.DATAIN
Z0_in => Z0_out.DATAIN
pipe_reg4_enable => alu3_out[0].LATCH_ENABLE
pipe_reg4_enable => alu3_out[1].LATCH_ENABLE
pipe_reg4_enable => alu3_out[2].LATCH_ENABLE
pipe_reg4_enable => alu3_out[3].LATCH_ENABLE
pipe_reg4_enable => alu3_out[4].LATCH_ENABLE
pipe_reg4_enable => alu3_out[5].LATCH_ENABLE
pipe_reg4_enable => alu3_out[6].LATCH_ENABLE
pipe_reg4_enable => alu3_out[7].LATCH_ENABLE
pipe_reg4_enable => alu3_out[8].LATCH_ENABLE
pipe_reg4_enable => alu3_out[9].LATCH_ENABLE
pipe_reg4_enable => alu3_out[10].LATCH_ENABLE
pipe_reg4_enable => alu3_out[11].LATCH_ENABLE
pipe_reg4_enable => alu3_out[12].LATCH_ENABLE
pipe_reg4_enable => alu3_out[13].LATCH_ENABLE
pipe_reg4_enable => alu3_out[14].LATCH_ENABLE
pipe_reg4_enable => alu3_out[15].LATCH_ENABLE
pipe_reg4_enable => rf_a3[0].LATCH_ENABLE
pipe_reg4_enable => rf_a3[1].LATCH_ENABLE
pipe_reg4_enable => rf_a3[2].LATCH_ENABLE
pipe_reg4_enable => mem2_data[0].LATCH_ENABLE
pipe_reg4_enable => mem2_data[1].LATCH_ENABLE
pipe_reg4_enable => mem2_data[2].LATCH_ENABLE
pipe_reg4_enable => mem2_data[3].LATCH_ENABLE
pipe_reg4_enable => mem2_data[4].LATCH_ENABLE
pipe_reg4_enable => mem2_data[5].LATCH_ENABLE
pipe_reg4_enable => mem2_data[6].LATCH_ENABLE
pipe_reg4_enable => mem2_data[7].LATCH_ENABLE
pipe_reg4_enable => mem2_data[8].LATCH_ENABLE
pipe_reg4_enable => mem2_data[9].LATCH_ENABLE
pipe_reg4_enable => mem2_data[10].LATCH_ENABLE
pipe_reg4_enable => mem2_data[11].LATCH_ENABLE
pipe_reg4_enable => mem2_data[12].LATCH_ENABLE
pipe_reg4_enable => mem2_data[13].LATCH_ENABLE
pipe_reg4_enable => mem2_data[14].LATCH_ENABLE
pipe_reg4_enable => mem2_data[15].LATCH_ENABLE
pipe_reg4_enable => mem2_address[0].LATCH_ENABLE
pipe_reg4_enable => mem2_address[1].LATCH_ENABLE
pipe_reg4_enable => mem2_address[2].LATCH_ENABLE
pipe_reg4_enable => mem2_address[3].LATCH_ENABLE
pipe_reg4_enable => mem2_address[4].LATCH_ENABLE
pipe_reg4_enable => mem2_address[5].LATCH_ENABLE
pipe_reg4_enable => mem2_address[6].LATCH_ENABLE
pipe_reg4_enable => mem2_address[7].LATCH_ENABLE
pipe_reg4_enable => mem2_address[8].LATCH_ENABLE
pipe_reg4_enable => mem2_address[9].LATCH_ENABLE
pipe_reg4_enable => mem2_address[10].LATCH_ENABLE
pipe_reg4_enable => mem2_address[11].LATCH_ENABLE
pipe_reg4_enable => mem2_address[12].LATCH_ENABLE
pipe_reg4_enable => mem2_address[13].LATCH_ENABLE
pipe_reg4_enable => mem2_address[14].LATCH_ENABLE
pipe_reg4_enable => mem2_address[15].LATCH_ENABLE
pipe_reg4_enable => mux10_out[0].LATCH_ENABLE
pipe_reg4_enable => mux10_out[1].LATCH_ENABLE
pipe_reg4_enable => mux10_out[2].LATCH_ENABLE
pipe_reg4_enable => mux10_out[3].LATCH_ENABLE
pipe_reg4_enable => mux10_out[4].LATCH_ENABLE
pipe_reg4_enable => mux10_out[5].LATCH_ENABLE
pipe_reg4_enable => mux10_out[6].LATCH_ENABLE
pipe_reg4_enable => mux10_out[7].LATCH_ENABLE
pipe_reg4_enable => mux10_out[8].LATCH_ENABLE
pipe_reg4_enable => mux10_out[9].LATCH_ENABLE
pipe_reg4_enable => mux10_out[10].LATCH_ENABLE
pipe_reg4_enable => mux10_out[11].LATCH_ENABLE
pipe_reg4_enable => mux10_out[12].LATCH_ENABLE
pipe_reg4_enable => mux10_out[13].LATCH_ENABLE
pipe_reg4_enable => mux10_out[14].LATCH_ENABLE
pipe_reg4_enable => mux10_out[15].LATCH_ENABLE
pipe_reg4_enable => instr[0].LATCH_ENABLE
pipe_reg4_enable => instr[1].LATCH_ENABLE
pipe_reg4_enable => instr[2].LATCH_ENABLE
pipe_reg4_enable => instr[3].LATCH_ENABLE
pipe_reg4_enable => instr[4].LATCH_ENABLE
pipe_reg4_enable => instr[5].LATCH_ENABLE
pipe_reg4_enable => instr[6].LATCH_ENABLE
pipe_reg4_enable => instr[7].LATCH_ENABLE
pipe_reg4_enable => instr[8].LATCH_ENABLE
pipe_reg4_enable => instr[9].LATCH_ENABLE
pipe_reg4_enable => instr[10].LATCH_ENABLE
pipe_reg4_enable => instr[11].LATCH_ENABLE
pipe_reg4_enable => instr[12].LATCH_ENABLE
pipe_reg4_enable => instr[13].LATCH_ENABLE
pipe_reg4_enable => instr[14].LATCH_ENABLE
pipe_reg4_enable => instr[15].LATCH_ENABLE
alu3_out_pipe[0] <= alu3_out_pipe[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[1] <= alu3_out_pipe[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[2] <= alu3_out_pipe[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[3] <= alu3_out_pipe[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[4] <= alu3_out_pipe[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[5] <= alu3_out_pipe[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[6] <= alu3_out_pipe[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[7] <= alu3_out_pipe[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[8] <= alu3_out_pipe[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[9] <= alu3_out_pipe[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[10] <= alu3_out_pipe[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[11] <= alu3_out_pipe[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[12] <= alu3_out_pipe[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[13] <= alu3_out_pipe[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[14] <= alu3_out_pipe[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu3_out_pipe[15] <= alu3_out_pipe[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[0] <= mem2_address_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[1] <= mem2_address_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[2] <= mem2_address_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[3] <= mem2_address_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[4] <= mem2_address_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[5] <= mem2_address_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[6] <= mem2_address_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[7] <= mem2_address_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[8] <= mem2_address_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[9] <= mem2_address_in_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[10] <= mem2_address_in_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[11] <= mem2_address_in_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[12] <= mem2_address_in_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[13] <= mem2_address_in_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[14] <= mem2_address_in_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_address_in_1[15] <= mem2_address_in_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[0] <= mem2_data_in_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[1] <= mem2_data_in_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[2] <= mem2_data_in_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[3] <= mem2_data_in_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[4] <= mem2_data_in_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[5] <= mem2_data_in_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[6] <= mem2_data_in_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[7] <= mem2_data_in_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[8] <= mem2_data_in_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[9] <= mem2_data_in_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[10] <= mem2_data_in_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[11] <= mem2_data_in_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[12] <= mem2_data_in_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[13] <= mem2_data_in_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[14] <= mem2_data_in_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_data_in_1[15] <= mem2_data_in_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem2_read <= control[2].DB_MAX_OUTPUT_PORT_TYPE
mem2_write <= control[1].DB_MAX_OUTPUT_PORT_TYPE
mux8_1 <= control[0].DB_MAX_OUTPUT_PORT_TYPE
C0_out <= C0_in.DB_MAX_OUTPUT_PORT_TYPE
Z0_out <= Z0_in.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[0] <= instr_MA_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[1] <= instr_MA_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[2] <= instr_MA_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[3] <= instr_MA_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[4] <= instr_MA_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[5] <= instr_MA_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[6] <= instr_MA_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[7] <= instr_MA_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[8] <= instr_MA_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[9] <= instr_MA_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[10] <= instr_MA_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[11] <= instr_MA_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[12] <= instr_MA_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[13] <= instr_MA_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[14] <= instr_MA_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_MA_1[15] <= instr_MA_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[0] <= mux10_out_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[1] <= mux10_out_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[2] <= mux10_out_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[3] <= mux10_out_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[4] <= mux10_out_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[5] <= mux10_out_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[6] <= mux10_out_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[7] <= mux10_out_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[8] <= mux10_out_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[9] <= mux10_out_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[10] <= mux10_out_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[11] <= mux10_out_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[12] <= mux10_out_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[13] <= mux10_out_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[14] <= mux10_out_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux10_out_2[15] <= mux10_out_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_4[0] <= rf_a3_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_4[1] <= rf_a3_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_4[2] <= rf_a3_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|pipe_reg5:pipe_reg5_instance
rf_a3_5[0] => rf_a3[0].DATAIN
rf_a3_5[1] => rf_a3[1].DATAIN
rf_a3_5[2] => rf_a3[2].DATAIN
CLK => instr_WB_1[0]~reg0.CLK
CLK => instr_WB_1[1]~reg0.CLK
CLK => instr_WB_1[2]~reg0.CLK
CLK => instr_WB_1[3]~reg0.CLK
CLK => instr_WB_1[4]~reg0.CLK
CLK => instr_WB_1[5]~reg0.CLK
CLK => instr_WB_1[6]~reg0.CLK
CLK => instr_WB_1[7]~reg0.CLK
CLK => instr_WB_1[8]~reg0.CLK
CLK => instr_WB_1[9]~reg0.CLK
CLK => instr_WB_1[10]~reg0.CLK
CLK => instr_WB_1[11]~reg0.CLK
CLK => instr_WB_1[12]~reg0.CLK
CLK => instr_WB_1[13]~reg0.CLK
CLK => instr_WB_1[14]~reg0.CLK
CLK => instr_WB_1[15]~reg0.CLK
CLK => rf_d3_out[0]~reg0.CLK
CLK => rf_d3_out[1]~reg0.CLK
CLK => rf_d3_out[2]~reg0.CLK
CLK => rf_d3_out[3]~reg0.CLK
CLK => rf_d3_out[4]~reg0.CLK
CLK => rf_d3_out[5]~reg0.CLK
CLK => rf_d3_out[6]~reg0.CLK
CLK => rf_d3_out[7]~reg0.CLK
CLK => rf_d3_out[8]~reg0.CLK
CLK => rf_d3_out[9]~reg0.CLK
CLK => rf_d3_out[10]~reg0.CLK
CLK => rf_d3_out[11]~reg0.CLK
CLK => rf_d3_out[12]~reg0.CLK
CLK => rf_d3_out[13]~reg0.CLK
CLK => rf_d3_out[14]~reg0.CLK
CLK => rf_d3_out[15]~reg0.CLK
CLK => rf_a3_6[0]~reg0.CLK
CLK => rf_a3_6[1]~reg0.CLK
CLK => rf_a3_6[2]~reg0.CLK
RST => ~NO_FANOUT~
pipe_reg5_enable => rf_d3[0].LATCH_ENABLE
pipe_reg5_enable => rf_d3[1].LATCH_ENABLE
pipe_reg5_enable => rf_d3[2].LATCH_ENABLE
pipe_reg5_enable => rf_d3[3].LATCH_ENABLE
pipe_reg5_enable => rf_d3[4].LATCH_ENABLE
pipe_reg5_enable => rf_d3[5].LATCH_ENABLE
pipe_reg5_enable => rf_d3[6].LATCH_ENABLE
pipe_reg5_enable => rf_d3[7].LATCH_ENABLE
pipe_reg5_enable => rf_d3[8].LATCH_ENABLE
pipe_reg5_enable => rf_d3[9].LATCH_ENABLE
pipe_reg5_enable => rf_d3[10].LATCH_ENABLE
pipe_reg5_enable => rf_d3[11].LATCH_ENABLE
pipe_reg5_enable => rf_d3[12].LATCH_ENABLE
pipe_reg5_enable => rf_d3[13].LATCH_ENABLE
pipe_reg5_enable => rf_d3[14].LATCH_ENABLE
pipe_reg5_enable => rf_d3[15].LATCH_ENABLE
pipe_reg5_enable => rf_a3[0].LATCH_ENABLE
pipe_reg5_enable => rf_a3[1].LATCH_ENABLE
pipe_reg5_enable => rf_a3[2].LATCH_ENABLE
pipe_reg5_enable => instr[0].LATCH_ENABLE
pipe_reg5_enable => instr[1].LATCH_ENABLE
pipe_reg5_enable => instr[2].LATCH_ENABLE
pipe_reg5_enable => instr[3].LATCH_ENABLE
pipe_reg5_enable => instr[4].LATCH_ENABLE
pipe_reg5_enable => instr[5].LATCH_ENABLE
pipe_reg5_enable => instr[6].LATCH_ENABLE
pipe_reg5_enable => instr[7].LATCH_ENABLE
pipe_reg5_enable => instr[8].LATCH_ENABLE
pipe_reg5_enable => instr[9].LATCH_ENABLE
pipe_reg5_enable => instr[10].LATCH_ENABLE
pipe_reg5_enable => instr[11].LATCH_ENABLE
pipe_reg5_enable => instr[12].LATCH_ENABLE
pipe_reg5_enable => instr[13].LATCH_ENABLE
pipe_reg5_enable => instr[14].LATCH_ENABLE
pipe_reg5_enable => instr[15].LATCH_ENABLE
mux8_out_1[0] => rf_d3[0].DATAIN
mux8_out_1[1] => rf_d3[1].DATAIN
mux8_out_1[2] => rf_d3[2].DATAIN
mux8_out_1[3] => rf_d3[3].DATAIN
mux8_out_1[4] => rf_d3[4].DATAIN
mux8_out_1[5] => rf_d3[5].DATAIN
mux8_out_1[6] => rf_d3[6].DATAIN
mux8_out_1[7] => rf_d3[7].DATAIN
mux8_out_1[8] => rf_d3[8].DATAIN
mux8_out_1[9] => rf_d3[9].DATAIN
mux8_out_1[10] => rf_d3[10].DATAIN
mux8_out_1[11] => rf_d3[11].DATAIN
mux8_out_1[12] => rf_d3[12].DATAIN
mux8_out_1[13] => rf_d3[13].DATAIN
mux8_out_1[14] => rf_d3[14].DATAIN
mux8_out_1[15] => rf_d3[15].DATAIN
instr_MA_2[0] => instr[0].DATAIN
instr_MA_2[1] => instr[1].DATAIN
instr_MA_2[2] => instr[2].DATAIN
instr_MA_2[3] => instr[3].DATAIN
instr_MA_2[4] => instr[4].DATAIN
instr_MA_2[5] => instr[5].DATAIN
instr_MA_2[6] => instr[6].DATAIN
instr_MA_2[7] => instr[7].DATAIN
instr_MA_2[8] => instr[8].DATAIN
instr_MA_2[9] => instr[9].DATAIN
instr_MA_2[10] => instr[10].DATAIN
instr_MA_2[11] => instr[11].DATAIN
instr_MA_2[12] => instr[12].DATAIN
instr_MA_2[13] => instr[13].DATAIN
instr_MA_2[14] => instr[14].DATAIN
instr_MA_2[15] => instr[15].DATAIN
rf_a3_6[0] <= rf_a3_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_6[1] <= rf_a3_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_a3_6[2] <= rf_a3_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[0] <= rf_d3_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[1] <= rf_d3_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[2] <= rf_d3_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[3] <= rf_d3_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[4] <= rf_d3_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[5] <= rf_d3_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[6] <= rf_d3_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[7] <= rf_d3_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[8] <= rf_d3_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[9] <= rf_d3_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[10] <= rf_d3_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[11] <= rf_d3_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[12] <= rf_d3_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[13] <= rf_d3_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[14] <= rf_d3_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_d3_out[15] <= rf_d3_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[0] <= instr_WB_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[1] <= instr_WB_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[2] <= instr_WB_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[3] <= instr_WB_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[4] <= instr_WB_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[5] <= instr_WB_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[6] <= instr_WB_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[7] <= instr_WB_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[8] <= instr_WB_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[9] <= instr_WB_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[10] <= instr_WB_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[11] <= instr_WB_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[12] <= instr_WB_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[13] <= instr_WB_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[14] <= instr_WB_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_WB_1[15] <= instr_WB_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|branch_jump_control:mux9_control_instance
instr[0] => ~NO_FANOUT~
instr[1] => ~NO_FANOUT~
instr[2] => ~NO_FANOUT~
instr[3] => ~NO_FANOUT~
instr[4] => ~NO_FANOUT~
instr[5] => ~NO_FANOUT~
instr[6] => ~NO_FANOUT~
instr[7] => ~NO_FANOUT~
instr[8] => ~NO_FANOUT~
instr[9] => ~NO_FANOUT~
instr[10] => ~NO_FANOUT~
instr[11] => ~NO_FANOUT~
instr[12] => Mux0.IN19
instr[12] => Mux1.IN19
instr[12] => Mux2.IN19
instr[13] => Mux0.IN18
instr[13] => Mux1.IN18
instr[13] => Mux2.IN18
instr[14] => Mux0.IN17
instr[14] => Mux1.IN17
instr[14] => Mux2.IN17
instr[15] => Mux0.IN16
instr[15] => Mux1.IN16
instr[15] => Mux2.IN16
C0_pipe_reg4 => mux9.OUTPUTSELECT
Z0_pipe_reg4 => mux9.OUTPUTSELECT
mux9 <= mux9.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_hazard_1:hazard_1
instr_EX[0] => ~NO_FANOUT~
instr_EX[1] => ~NO_FANOUT~
instr_EX[2] => ~NO_FANOUT~
instr_EX[3] => Equal2.IN2
instr_EX[3] => Equal3.IN2
instr_EX[4] => Equal2.IN1
instr_EX[4] => Equal3.IN1
instr_EX[5] => Equal2.IN0
instr_EX[5] => Equal3.IN0
instr_EX[6] => ~NO_FANOUT~
instr_EX[7] => ~NO_FANOUT~
instr_EX[8] => ~NO_FANOUT~
instr_EX[9] => Equal8.IN2
instr_EX[9] => Equal9.IN2
instr_EX[10] => Equal8.IN1
instr_EX[10] => Equal9.IN1
instr_EX[11] => Equal8.IN0
instr_EX[11] => Equal9.IN0
instr_EX[12] => Equal0.IN3
instr_EX[12] => Equal1.IN2
instr_EX[12] => Equal4.IN2
instr_EX[13] => Equal0.IN2
instr_EX[13] => Equal1.IN3
instr_EX[13] => Equal4.IN1
instr_EX[14] => Equal0.IN1
instr_EX[14] => Equal1.IN1
instr_EX[14] => Equal4.IN3
instr_EX[15] => Equal0.IN0
instr_EX[15] => Equal1.IN0
instr_EX[15] => Equal4.IN0
instr_RR[0] => ~NO_FANOUT~
instr_RR[1] => ~NO_FANOUT~
instr_RR[2] => ~NO_FANOUT~
instr_RR[3] => ~NO_FANOUT~
instr_RR[4] => ~NO_FANOUT~
instr_RR[5] => ~NO_FANOUT~
instr_RR[6] => Equal3.IN5
instr_RR[6] => Equal9.IN5
instr_RR[7] => Equal3.IN4
instr_RR[7] => Equal9.IN4
instr_RR[8] => Equal3.IN3
instr_RR[8] => Equal9.IN3
instr_RR[9] => Equal2.IN5
instr_RR[9] => Equal8.IN5
instr_RR[10] => Equal2.IN4
instr_RR[10] => Equal8.IN4
instr_RR[11] => Equal2.IN3
instr_RR[11] => Equal8.IN3
instr_RR[12] => Equal5.IN3
instr_RR[12] => Equal6.IN2
instr_RR[12] => Equal7.IN3
instr_RR[13] => Equal5.IN2
instr_RR[13] => Equal6.IN3
instr_RR[13] => Equal7.IN2
instr_RR[14] => Equal5.IN1
instr_RR[14] => Equal6.IN1
instr_RR[14] => Equal7.IN1
instr_RR[15] => Equal5.IN0
instr_RR[15] => Equal6.IN0
instr_RR[15] => Equal7.IN0
mux4_control <= mux4_control.DB_MAX_OUTPUT_PORT_TYPE
mux5_control <= mux5_control.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_hazard_2:hazard_2
instr_EX[0] => ~NO_FANOUT~
instr_EX[1] => ~NO_FANOUT~
instr_EX[2] => ~NO_FANOUT~
instr_EX[3] => Equal2.IN2
instr_EX[3] => Equal3.IN2
instr_EX[4] => Equal2.IN1
instr_EX[4] => Equal3.IN1
instr_EX[5] => Equal2.IN0
instr_EX[5] => Equal3.IN0
instr_EX[6] => ~NO_FANOUT~
instr_EX[7] => ~NO_FANOUT~
instr_EX[8] => ~NO_FANOUT~
instr_EX[9] => Equal8.IN2
instr_EX[9] => Equal9.IN2
instr_EX[10] => Equal8.IN1
instr_EX[10] => Equal9.IN1
instr_EX[11] => Equal8.IN0
instr_EX[11] => Equal9.IN0
instr_EX[12] => Equal0.IN3
instr_EX[12] => Equal1.IN2
instr_EX[12] => Equal4.IN2
instr_EX[13] => Equal0.IN2
instr_EX[13] => Equal1.IN3
instr_EX[13] => Equal4.IN1
instr_EX[14] => Equal0.IN1
instr_EX[14] => Equal1.IN1
instr_EX[14] => Equal4.IN3
instr_EX[15] => Equal0.IN0
instr_EX[15] => Equal1.IN0
instr_EX[15] => Equal4.IN0
instr_MA[0] => ~NO_FANOUT~
instr_MA[1] => ~NO_FANOUT~
instr_MA[2] => ~NO_FANOUT~
instr_MA[3] => ~NO_FANOUT~
instr_MA[4] => ~NO_FANOUT~
instr_MA[5] => ~NO_FANOUT~
instr_MA[6] => Equal3.IN5
instr_MA[6] => Equal9.IN5
instr_MA[7] => Equal3.IN4
instr_MA[7] => Equal9.IN4
instr_MA[8] => Equal3.IN3
instr_MA[8] => Equal9.IN3
instr_MA[9] => Equal2.IN5
instr_MA[9] => Equal8.IN5
instr_MA[10] => Equal2.IN4
instr_MA[10] => Equal8.IN4
instr_MA[11] => Equal2.IN3
instr_MA[11] => Equal8.IN3
instr_MA[12] => Equal5.IN3
instr_MA[12] => Equal6.IN2
instr_MA[12] => Equal7.IN3
instr_MA[13] => Equal5.IN2
instr_MA[13] => Equal6.IN3
instr_MA[13] => Equal7.IN2
instr_MA[14] => Equal5.IN1
instr_MA[14] => Equal6.IN1
instr_MA[14] => Equal7.IN1
instr_MA[15] => Equal5.IN0
instr_MA[15] => Equal6.IN0
instr_MA[15] => Equal7.IN0
mux4_control_1 <= mux4_control_1.DB_MAX_OUTPUT_PORT_TYPE
mux5_control_1 <= mux5_control_1.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|data_hazard_3:hazard_3
instr_EX[0] => ~NO_FANOUT~
instr_EX[1] => ~NO_FANOUT~
instr_EX[2] => ~NO_FANOUT~
instr_EX[3] => Equal2.IN2
instr_EX[3] => Equal3.IN2
instr_EX[4] => Equal2.IN1
instr_EX[4] => Equal3.IN1
instr_EX[5] => Equal2.IN0
instr_EX[5] => Equal3.IN0
instr_EX[6] => ~NO_FANOUT~
instr_EX[7] => ~NO_FANOUT~
instr_EX[8] => ~NO_FANOUT~
instr_EX[9] => Equal8.IN2
instr_EX[9] => Equal9.IN2
instr_EX[10] => Equal8.IN1
instr_EX[10] => Equal9.IN1
instr_EX[11] => Equal8.IN0
instr_EX[11] => Equal9.IN0
instr_EX[12] => Equal0.IN3
instr_EX[12] => Equal1.IN2
instr_EX[12] => Equal4.IN2
instr_EX[13] => Equal0.IN2
instr_EX[13] => Equal1.IN3
instr_EX[13] => Equal4.IN1
instr_EX[14] => Equal0.IN1
instr_EX[14] => Equal1.IN1
instr_EX[14] => Equal4.IN3
instr_EX[15] => Equal0.IN0
instr_EX[15] => Equal1.IN0
instr_EX[15] => Equal4.IN0
instr_WB[0] => ~NO_FANOUT~
instr_WB[1] => ~NO_FANOUT~
instr_WB[2] => ~NO_FANOUT~
instr_WB[3] => ~NO_FANOUT~
instr_WB[4] => ~NO_FANOUT~
instr_WB[5] => ~NO_FANOUT~
instr_WB[6] => Equal3.IN5
instr_WB[6] => Equal9.IN5
instr_WB[7] => Equal3.IN4
instr_WB[7] => Equal9.IN4
instr_WB[8] => Equal3.IN3
instr_WB[8] => Equal9.IN3
instr_WB[9] => Equal2.IN5
instr_WB[9] => Equal8.IN5
instr_WB[10] => Equal2.IN4
instr_WB[10] => Equal8.IN4
instr_WB[11] => Equal2.IN3
instr_WB[11] => Equal8.IN3
instr_WB[12] => Equal5.IN3
instr_WB[12] => Equal6.IN2
instr_WB[12] => Equal7.IN3
instr_WB[13] => Equal5.IN2
instr_WB[13] => Equal6.IN3
instr_WB[13] => Equal7.IN2
instr_WB[14] => Equal5.IN1
instr_WB[14] => Equal6.IN1
instr_WB[14] => Equal7.IN1
instr_WB[15] => Equal5.IN0
instr_WB[15] => Equal6.IN0
instr_WB[15] => Equal7.IN0
mux4_control_2 <= mux4_control_2.DB_MAX_OUTPUT_PORT_TYPE
mux5_control_2 <= mux5_control_2.DB_MAX_OUTPUT_PORT_TYPE


|IITB_RISC|pipe_reg_control:pipeline_control
CLK => is_branch_or_jump.CLK
CLK => stall_counter[0].CLK
CLK => stall_counter[1].CLK
CLK => stall_counter[2].CLK
CLK => pc_write.CLK
CLK => enable_internal[0].CLK
CLK => enable_internal[1].CLK
CLK => enable_internal[2].CLK
CLK => enable_internal[3].CLK
CLK => enable_internal[4].CLK
RST => is_branch_or_jump.ACLR
RST => stall_counter[0].ACLR
RST => stall_counter[1].ACLR
RST => stall_counter[2].ACLR
RST => pc_write.ACLR
RST => enable_internal[0].ACLR
RST => enable_internal[1].ACLR
RST => enable_internal[2].ACLR
RST => enable_internal[3].ACLR
RST => enable_internal[4].ACLR
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => Equal0.IN2
instruction[12] => Equal1.IN3
instruction[12] => Equal2.IN1
instruction[12] => Equal3.IN3
instruction[12] => Equal4.IN3
instruction[13] => Equal0.IN1
instruction[13] => Equal1.IN1
instruction[13] => Equal2.IN0
instruction[13] => Equal3.IN0
instruction[13] => Equal4.IN2
instruction[14] => Equal0.IN0
instruction[14] => Equal1.IN0
instruction[14] => Equal2.IN3
instruction[14] => Equal3.IN2
instruction[14] => Equal4.IN1
instruction[15] => Equal0.IN3
instruction[15] => Equal1.IN2
instruction[15] => Equal2.IN2
instruction[15] => Equal3.IN1
instruction[15] => Equal4.IN0
enable_out[0] <= enable_internal[0].DB_MAX_OUTPUT_PORT_TYPE
enable_out[1] <= enable_internal[1].DB_MAX_OUTPUT_PORT_TYPE
enable_out[2] <= enable_internal[2].DB_MAX_OUTPUT_PORT_TYPE
enable_out[3] <= enable_internal[3].DB_MAX_OUTPUT_PORT_TYPE
enable_out[4] <= enable_internal[4].DB_MAX_OUTPUT_PORT_TYPE
pc_wr <= pc_write.DB_MAX_OUTPUT_PORT_TYPE


