// Seed: 1022688404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_2 = 1;
  wire id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_6,
    output uwire id_3,
    input supply1 id_4
);
  nor primCall (id_3, id_0, id_6, id_4);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_3 = 1;
  tri1 id_7 = id_6, id_8, id_9, id_10, id_11, id_12 = id_9 == id_2, id_13, id_14;
endmodule
