---
layout: archive
title: "Projects"
permalink: /projects/
author_profile: true
---


### A FPGA parameterizable multi-layer architecture for CNNs
![](images/tcc2.jpg)
VHDL implementation of a parameterizable CNN accelerator. Processing Element is based on accumulators and adder tree. Uses AlexNet as a case study.