INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ALU/ALU.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lyc/Vivado/lab1/ALU/ALU.srcs/sim_1/imports/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
