vendor_name = ModelSim
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/uart.qip
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/uart.vhd
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_irq_mapper.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, uart/synthesis/submodules/uart_onchip_memory2_0.hex
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_onchip_memory2_0.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, uart/synthesis/submodules/uart_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, uart/synthesis/submodules/uart_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, uart/synthesis/submodules/uart_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/db/ECA1_Assignment1.cbx.xml
design_name = ECA1_Assignment1
instance = comp, \outputDataReady~output\, outputDataReady~output, ECA1_Assignment1, 1
instance = comp, \clk~input\, clk~input, ECA1_Assignment1, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ECA1_Assignment1, 1
