<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml microblaze_top.twx microblaze_top.ncd -o microblaze_top.twr
microblaze_top.pcf

</twCmdLine><twDesign>microblaze_top.ncd</twDesign><twDesignPath>microblaze_top.ncd</twDesignPath><twPCF>microblaze_top.pcf</twPCF><twPcfPath>microblaze_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="tqg144"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 24 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 24 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="8.948" period="10.000" constraintValue="10.000" deviceLimit="1.052" freqLimit="950.570" physResource="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" logResource="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="microblaze_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0"/><twPinLimit anchorID="9" type="MAXPERIOD" name="Tpllper_CLKIN" slack="10.964" period="41.666" constraintValue="41.666" deviceLimit="52.630" freqLimit="19.001" physResource="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" logResource="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MAXPERIOD" name="Tpllper_CLKFB" slack="10.964" period="41.666" constraintValue="41.666" deviceLimit="52.630" freqLimit="19.001" physResource="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKFBOUT" logResource="microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKFBOUT" locationPin="PLL_ADV_X0Y0.CLKFBOUT" clockNet="microblaze_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKFBOUT"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X13Y28.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.230</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.799</twDel><twSUTime>0.264</twSUTime><twTotPathDel>3.063</twTotPathDel><twClkSkew dest = "0.687" src = "0.714">0.027</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.369</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/microblaze_0/N30</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>2.369</twRouteDel><twTotDel>3.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X13Y28.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.821</twTotDel><twSrc BELType="FF">microblaze_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>2.522</twDel><twSUTime>0.264</twSUTime><twTotPathDel>2.786</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_i/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X18Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>microblaze_i/microblaze_0_debug_Debug_Rst</twComp><twBEL>microblaze_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.046</twDelInfo><twComp>microblaze_i/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/microblaze_0/N30</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.740</twLogDel><twRouteDel>2.046</twRouteDel><twTotDel>2.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X13Y28.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.886</twTotDel><twSrc BELType="FF">microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.467</twDel><twSUTime>0.264</twSUTime><twTotPathDel>1.731</twTotPathDel><twClkSkew dest = "0.194" src = "0.209">0.015</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X13Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>microblaze_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>microblaze_i/microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>microblaze_i/microblaze_0/N30</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.694</twLogDel><twRouteDel>1.037</twRouteDel><twTotDel>1.731</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_Reset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X13Y28.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMinDelay" ><twTotDel>0.876</twTotDel><twSrc BELType="FF">microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>0.719</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>0.874</twTotPathDel><twClkSkew dest = "0.042" src = "0.044">0.002</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X13Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>microblaze_i/microblaze_0_dlmb_LMB_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_i/microblaze_0/N30</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.521</twRouteDel><twTotDel>0.874</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X13Y28.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMinDelay" ><twTotDel>1.311</twTotDel><twSrc BELType="FF">microblaze_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.191</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>1.346</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising">microblaze_i/microblaze_0_debug_Dbg_Update</twSrcClk><twPathDel><twSite>SLICE_X18Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>microblaze_i/microblaze_0_debug_Debug_Rst</twComp><twBEL>microblaze_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.991</twDelInfo><twComp>microblaze_i/microblaze_0_debug_Debug_Rst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_i/microblaze_0/N30</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>0.991</twRouteDel><twTotDel>1.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X13Y28.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMinDelay" ><twTotDel>1.700</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twDel>1.555</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>1.710</twTotPathDel><twClkSkew dest = "0.328" src = "0.318">-0.010</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y28.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.357</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_MB_Reset</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y28.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>microblaze_i/microblaze_0/N30</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>1.357</twRouteDel><twTotDel>1.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="24" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X21Y56.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.460</twTotDel><twSrc BELType="PAD">CLOCK</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twTotPathDel>6.460</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLOCK</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P50.PAD</twSrcSite><twPathDel><twSite>P50.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>CLOCK</twComp><twBEL>CLOCK</twBEL><twBEL>CLOCK_IBUF</twBEL><twBEL>ProtoComp215.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CLOCK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>941</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>microblaze_i/clk_100_0000MHz</twComp></twPathDel><twLogDel>3.170</twLogDel><twRouteDel>3.290</twRouteDel><twTotDel>6.460</twTotDel><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X21Y56.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.460</twTotDel><twSrc BELType="PAD">CLOCK</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twTotPathDel>6.460</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLOCK</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>P50.PAD</twSrcSite><twPathDel><twSite>P50.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>CLOCK</twComp><twBEL>CLOCK</twBEL><twBEL>CLOCK_IBUF</twBEL><twBEL>ProtoComp215.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CLOCK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>941</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>microblaze_i/clk_100_0000MHz</twComp></twPathDel><twLogDel>3.170</twLogDel><twRouteDel>3.290</twRouteDel><twTotDel>6.460</twTotDel><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X21Y56.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.460</twTotDel><twSrc BELType="PAD">CLOCK</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twTotPathDel>6.460</twTotPathDel><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CLOCK</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P50.PAD</twSrcSite><twPathDel><twSite>P50.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>CLOCK</twComp><twBEL>CLOCK</twBEL><twBEL>CLOCK_IBUF</twBEL><twBEL>ProtoComp215.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>CLOCK_IBUF</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twComp><twBEL>SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y0.CLKOUT0</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>microblaze_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twComp><twBEL>microblaze_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.CLK</twSite><twDelType>net</twDelType><twFanCnt>941</twFanCnt><twDelInfo twEdge="twRising">1.459</twDelInfo><twComp>microblaze_i/clk_100_0000MHz</twComp></twPathDel><twLogDel>3.170</twLogDel><twRouteDel>3.290</twRouteDel><twTotDel>6.460</twTotDel><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X21Y56.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twUnconstPath anchorID="32" twDataPathType="twDataPathMinDelay" ><twTotDel>0.691</twTotDel><twSrc BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.632</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.691</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.434</twRouteDel><twTotDel>0.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X21Y56.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMinDelay" ><twTotDel>1.060</twTotDel><twSrc BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.001</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>1.060</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X21Y56.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.803</twRouteDel><twTotDel>1.060</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X21Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>1.152</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twDel>0.998</twDel><twSUTime>-0.146</twSUTime><twTotPathDel>1.144</twTotPathDel><twClkSkew dest = "0.070" src = "0.078">0.008</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X23Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_Interconnect_aresetn</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_Interconnect_aresetn</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y56.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.146</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twLogDel>0.500</twLogDel><twRouteDel>0.644</twRouteDel><twTotDel>1.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="37" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X13Y31.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.310</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>1.773</twDel><twSUTime>0.379</twSUTime><twTotPathDel>2.152</twTotPathDel><twClkSkew dest = "0.691" src = "0.709">0.018</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.297</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>microblaze_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>2.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_dlmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X13Y31.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>0.880</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twDel>0.860</twDel><twSUTime>-0.039</twSUTime><twTotPathDel>0.899</twTotPathDel><twClkSkew dest = "0.332" src = "0.313">-0.019</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y31.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>microblaze_i/microblaze_0_dlmb_LMB_Rst</twComp><twBEL>microblaze_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.660</twRouteDel><twTotDel>0.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="42" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X13Y30.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.498</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>1.960</twDel><twSUTime>0.379</twSUTime><twTotPathDel>2.339</twTotPathDel><twClkSkew dest = "0.690" src = "0.709">0.019</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>microblaze_i/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.855</twLogDel><twRouteDel>1.484</twRouteDel><twTotDel>2.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TIG_microblaze_0_ilmb_POR_FF_I_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X13Y30.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMinDelay" ><twTotDel>0.982</twTotDel><twSrc BELType="FF">microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType="FF">microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twDel>0.961</twDel><twSUTime>-0.039</twSUTime><twTotPathDel>1.000</twTotPathDel><twClkSkew dest = "0.331" src = "0.313">-0.018</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11</twComp><twBEL>microblaze_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>microblaze_i/proc_sys_reset_0_BUS_STRUCT_RESET</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y30.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.039</twDelInfo><twComp>microblaze_i/microblaze_0_ilmb_LMB_Rst</twComp><twBEL>microblaze_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.761</twRouteDel><twTotDel>1.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="47" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin * 4.16666667 HIGH 50%;</twConstName><twItemCnt>307835</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11292</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.359</twMinPer></twConstHead><twPathRptBanner iPaths="642" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (SLICE_X10Y47.CX), 642 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.641</twSlack><twSrc BELType="FF">microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/T_WRREC_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>9.126</twTotPathDel><twClkSkew dest = "0.631" src = "0.724">0.093</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/T_WRREC_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/twr_rec_cnt&lt;0&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/T_WRREC_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/twr_rec_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int&lt;3&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/twr_rec_cnt[0]_GND_37_o_equal_9_o&lt;0&gt;3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N144</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Linear_Flash_address_18_OBUF</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb214_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N92</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_wready_cmb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>microblaze_i/axi4lite_0_M_WREADY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>microblaze_i/axi4lite_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data&lt;15&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>microblaze_i/axi4lite_0/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>3.153</twLogDel><twRouteDel>5.973</twRouteDel><twTotDel>9.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.646</twSlack><twSrc BELType="FF">microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/cs_out_i_0_1</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>9.168</twTotPathDel><twClkSkew dest = "0.631" src = "0.677">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/cs_out_i_0_1</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X13Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X13Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/cs_out_i_0_1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/cs_out_i_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/cs_out_i_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/cs_out_i_0_1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/OLD_LOGIC_GEN.AXI_EMC_ADDRESS_DECODE_INSTANCE_I/Bus2IP_RdCE1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y56.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N100</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/IPIC_IF_I/IP2Bus_RdAck</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state_FSM_FFd2-In611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N135</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/debug_module/debug_module/MDM_Core_I1/Config_Reg&lt;31&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb221_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_wready_cmb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>microblaze_i/axi4lite_0_M_WREADY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>microblaze_i/axi4lite_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data&lt;15&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>microblaze_i/axi4lite_0/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>3.293</twLogDel><twRouteDel>5.875</twRouteDel><twTotDel>9.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.667</twSlack><twSrc BELType="FF">microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_6</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twTotPathDel>9.144</twTotPathDel><twClkSkew dest = "0.631" src = "0.680">0.049</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_6</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X16Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X16Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt&lt;7&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/last_addr1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_enable_rdce_cmb11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/last_addr1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_enable_rdce_cmb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y56.C2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_enable_rdce_cmb11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y56.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/debug_module/debug_module/MDM_Core_I1/Config_Reg&lt;31&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb221_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.187</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N102</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_wready_cmb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>microblaze_i/axi4lite_0_M_WREADY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y49.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>microblaze_i/axi4lite_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/IPIC_IF_I/IP2Bus_Data&lt;15&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y48.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>microblaze_i/axi4lite_0/N45</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y47.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twLogDel>3.340</twLogDel><twRouteDel>5.804</twRouteDel><twTotDel>9.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="336" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (SLICE_X8Y47.A5), 336 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.693</twSlack><twSrc BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>9.081</twTotPathDel><twClkSkew dest = "0.632" src = "0.718">0.086</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X8Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X8Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y47.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0_S_WVALID&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/cb_mf_arvalid&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011011</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01101</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>microblaze_i/axi4lite_0_M_AWVALID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1-In3</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/awready_cmb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>microblaze_i/axi4lite_0_M_AWREADY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l4</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i&lt;1&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_rstpot</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>3.061</twLogDel><twRouteDel>6.020</twRouteDel><twTotDel>9.081</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.705</twSlack><twSrc BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>9.071</twTotPathDel><twClkSkew dest = "0.632" src = "0.716">0.084</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X9Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X9Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;1&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/cb_mf_awvalid&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011011</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01101</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>microblaze_i/axi4lite_0_M_AWVALID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1-In3</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/emc_addr_ps_FSM_FFd1-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/awready_cmb1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>microblaze_i/axi4lite_0_M_AWREADY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y48.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/mem2Bus_Data&lt;7&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.l4</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i&lt;1&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_rstpot</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>2.961</twLogDel><twRouteDel>6.110</twRouteDel><twTotDel>9.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.738</twSlack><twSrc BELType="FF">microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/T_WRREC_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twSrc><twDest BELType="FF">microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twTotPathDel>9.030</twTotPathDel><twClkSkew dest = "0.632" src = "0.724">0.092</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/T_WRREC_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twSrc><twDest BELType='FF'>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X4Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/twr_rec_cnt&lt;0&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/T_WRREC_CNT_I/PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/twr_rec_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int&lt;3&gt;</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/COUNTERS_I/twr_rec_cnt[0]_GND_37_o_equal_9_o&lt;0&gt;3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N144</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Linear_Flash_address_18_OBUF</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb214_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>microblaze_i/Generic_External_Memory/N92</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Mmux_Write_req_addr_ack_cmb221</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>microblaze_i/Generic_External_Memory/Generic_External_Memory/EMC_CTRL_I/MEM_STATE_MACHINE_I/Write_req_data_ack_cmb</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/Generic_External_Memory/Generic_External_Memory/AXI_EMC_NATIVE_INTERFACE_I/Mmux_wready_cmb11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>microblaze_i/axi4lite_0_M_WREADY&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y50.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l1</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y50.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_arvalid_reg&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y49.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d&lt;0&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y48.B6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>microblaze_i/axi4lite_0/N18</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i&lt;1&gt;</twComp><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_rstpot</twBEL><twBEL>microblaze_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0</twBEL></twPathDel><twLogDel>3.119</twLogDel><twRouteDel>5.911</twRouteDel><twTotDel>9.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="225" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29 (SLICE_X9Y7.B3), 225 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.789</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twDest><twTotPathDel>9.041</twTotPathDel><twClkSkew dest = "0.313" src = "0.343">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X10Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;11&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].Compare_All_Bits.sel_I1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res14</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res16</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd221</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3221</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twBEL></twPathDel><twLogDel>2.458</twLogDel><twRouteDel>6.583</twRouteDel><twTotDel>9.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.084</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twDest><twTotPathDel>8.746</twTotPathDel><twClkSkew dest = "0.313" src = "0.343">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X10Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X10Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;11&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].Compare_All_Bits.sel_I1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y4.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y4.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>microblaze_i/microblaze_0/N193</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res15</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res14</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res16</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd221</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3221</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twBEL></twPathDel><twLogDel>2.541</twLogDel><twRouteDel>6.205</twRouteDel><twTotDel>8.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.384</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twDest><twTotPathDel>8.438</twTotPathDel><twClkSkew dest = "0.313" src = "0.351">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.271" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.140</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X6Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X6Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1&lt;14&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/O</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[2].Compare_All_Bits.sel_I1</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res14</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y4.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y4.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res13</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Mmux_Using_FPGA_LUT6.Use_PCMP_instr_LUT6.shift_clz_res16</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_shift_logic_result&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/mem_ex_result&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Mmux_ex_fwd221</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_fwd&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y7.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op3&lt;31&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/Mmux_of_op3221</twBEL><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>5.990</twRouteDel><twTotDel>8.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin * 4.16666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (SLICE_X12Y42.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.322</twSlack><twSrc BELType="FF">microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twSrc><twDest BELType="FF">microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0</twDest><twTotPathDel>0.324</twTotPathDel><twClkSkew dest = "0.037" src = "0.035">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twSrc><twDest BELType='FF'>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X13Y42.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5</twComp><twBEL>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y42.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Data&lt;6&gt;</twComp><twBEL>microblaze_i/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0</twBEL></twPathDel><twLogDel>0.199</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.324</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0 (SLICE_X16Y24.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1</twSrc><twDest BELType="FF">microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.031" src = "0.032">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1</twSrc><twDest BELType='FF'>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X17Y25.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc&lt;3&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y24.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/if_pc&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y24.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.srl16&lt;2&gt;</twComp><twBEL>microblaze_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PC_Module_I/Mshreg_Using_FPGA_Buffers_Mux.srl16_1_0</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.232</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point microblaze_i/axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK (SLICE_X19Y33.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.336</twSlack><twSrc BELType="FF">microblaze_i/axi_spi_0/axi_spi_0/bus2ip_reset_int_core</twSrc><twDest BELType="FF">microblaze_i/axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK</twDest><twTotPathDel>0.337</twTotPathDel><twClkSkew dest = "0.046" src = "0.045">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>microblaze_i/axi_spi_0/axi_spi_0/bus2ip_reset_int_core</twSrc><twDest BELType='FF'>microblaze_i/axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twSrcClk><twPathDel><twSite>SLICE_X18Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/transfer_start</twComp><twBEL>microblaze_i/axi_spi_0/axi_spi_0/bus2ip_reset_int_core</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/bus2ip_reset_int_core</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y33.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>microblaze_i/axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SPI_MODULE_I/SPI_En_Mst_N_Slv_AND_178_o1</twComp><twBEL>microblaze_i/axi_spi_0/axi_spi_0/AXI_SPI_CORE_INTERFACE_I/SOFT_RESET_I/FF_WRACK</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">microblaze_i/clk_100_0000MHz</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="72"><twPinLimitBanner>Component Switching Limit Checks: TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD
        TIMEGRP
        &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;
        TS_sys_clk_pin * 4.16666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="73" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="microblaze_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" logResource="microblaze_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA" locationPin="RAMB16_X0Y6.CLKA" clockNet="microblaze_i/clk_100_0000MHz"/><twPinLimit anchorID="74" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="microblaze_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" logResource="microblaze_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB" locationPin="RAMB16_X0Y6.CLKB" clockNet="microblaze_i/clk_100_0000MHz"/><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="microblaze_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" logResource="microblaze_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA" locationPin="RAMB16_X0Y8.CLKA" clockNet="microblaze_i/clk_100_0000MHz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="76"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 24 MHz HIGH 50%;" type="origin" depth="0" requirement="41.667" prefType="period" actual="20.000" actualRollup="38.996" errors="0" errorRollup="0" items="0" itemsRollup="307835"/><twConstRollup name="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" fullName="TS_microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD         TIMEGRP         &quot;microblaze_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0&quot;         TS_sys_clk_pin * 4.16666667 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="9.359" actualRollup="N/A" errors="0" errorRollup="0" items="307835" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="5"><twDest>CLOCK</twDest><twClk2SU><twSrc>CLOCK</twSrc><twRiseRise>9.359</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="80"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>307848</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16075</twConnCnt></twConstCov><twStats anchorID="81"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec 16 21:16:24 2021 </twTimestamp></twFoot><twClientInfo anchorID="82"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 208 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
