<stg><name>k2c_affine_matmul</name>


<trans_list>

<trans id="298" from="1" to="2">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="78">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="3" to="4">
<condition id="79">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="3" to="2">
<condition id="147">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="4" to="5">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="5" to="6">
<condition id="83">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="5" to="50">
<condition id="131">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="6" to="7">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="7" to="8">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="8" to="9">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="9" to="10">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="10" to="11">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="11" to="12">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="12" to="13">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="13" to="14">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="14" to="15">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="15" to="16">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="16" to="17">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="17" to="18">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="18" to="19">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="19" to="20">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="20" to="21">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="21" to="22">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="22" to="23">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="23" to="24">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="24" to="25">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="25" to="26">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="26" to="27">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="27" to="28">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="28" to="29">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="29" to="30">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="30" to="31">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="31" to="32">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="32" to="33">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="33" to="34">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="34" to="35">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="35" to="36">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="36" to="37">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="37" to="38">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="38" to="39">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="39" to="40">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="40" to="41">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="41" to="42">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="42" to="43">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="43" to="44">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="44" to="45">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="45" to="46">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="46" to="47">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="47" to="48">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="48" to="49">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="49" to="5">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="50" to="51">
<condition id="132">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="50" to="3">
<condition id="145">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="51" to="52">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="52" to="53">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="53" to="54">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="54" to="55">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="55" to="56">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="56" to="57">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="57" to="58">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="58" to="59">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="59" to="50">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)

]]></Node>
<StgValue><ssdm name="outrows_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="64">
<![CDATA[
:1  %tmp_80 = trunc i64 %outrows_read to i13

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i64 [ 0, %0 ], [ %i_39, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i64 %i, %outrows_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:2  %i_39 = add i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:3  br i1 %exitcond1, label %8, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="64">
<![CDATA[
:0  %tmp_85 = trunc i64 %i to i2

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
:1  %outrowidx = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_85, i7 0)

]]></Node>
<StgValue><ssdm name="outrowidx"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="64">
<![CDATA[
:2  %tmp_86 = trunc i64 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:3  %p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_86, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="64">
<![CDATA[
:4  %tmp_87 = trunc i64 %i to i7

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
:5  %p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_87, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %inneridx = add i9 %p_shl4, %p_shl

]]></Node>
<StgValue><ssdm name="inneridx"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_81 = or i9 %inneridx, 1

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_82 = or i9 %inneridx, 2

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_84 = or i9 %inneridx, 3

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %j = phi i8 [ 0, %1 ], [ %j_3, %7 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="8">
<![CDATA[
:1  %j_cast5 = zext i8 %j to i13

]]></Node>
<StgValue><ssdm name="j_cast5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
:2  %j_cast6 = zext i8 %j to i64

]]></Node>
<StgValue><ssdm name="j_cast6"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="8">
<![CDATA[
:3  %j_cast = zext i8 %j to i9

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %exitcond = icmp eq i8 %j, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %j_3 = add i8 %j, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %.loopexit.loopexit, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %d_addr = getelementptr [128 x float]* %d, i64 0, i64 %j_cast6

]]></Node>
<StgValue><ssdm name="d_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
:1  %temp = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:2  %boffset = mul i13 %j_cast5, %tmp_80

]]></Node>
<StgValue><ssdm name="boffset"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
:1  %temp = load float* %d_addr, align 4

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %temp3 = phi float [ %temp, %3 ], [ %temp_2, %5 ]

]]></Node>
<StgValue><ssdm name="temp3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %k = phi i5 [ 0, %3 ], [ %k_2, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="5">
<![CDATA[
:2  %k_cast2 = zext i5 %k to i13

]]></Node>
<StgValue><ssdm name="k_cast2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="5">
<![CDATA[
:3  %k_cast = zext i5 %k to i9

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %tmp_s = icmp ult i5 %k, 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_s, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %sum3 = add i9 %inneridx, %k_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="9">
<![CDATA[
:1  %sum3_cast = zext i9 %sum3 to i64

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr = getelementptr [128 x float]* %A, i64 0, i64 %sum3_cast

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
:3  %a0 = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %sum22 = add i13 %boffset, %k_cast2

]]></Node>
<StgValue><ssdm name="sum22"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
:5  %sum22_cast = zext i13 %sum22 to i64

]]></Node>
<StgValue><ssdm name="sum22_cast"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr23 = getelementptr [2560 x float]* %B, i64 0, i64 %sum22_cast

]]></Node>
<StgValue><ssdm name="B_addr23"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
:7  %b0 = load float* %B_addr23, align 4

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %sum5 = add i9 %k_cast, %tmp_81

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
:9  %sum5_cast = zext i9 %sum5 to i64

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_addr_16 = getelementptr [128 x float]* %A, i64 0, i64 %sum5_cast

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:11  %a1 = load float* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="5">
<![CDATA[
:12  %tmp_88 = trunc i5 %k to i4

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %tmp11 = or i4 %tmp_88, 1

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="4">
<![CDATA[
:14  %tmp11_cast = zext i4 %tmp11 to i13

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:15  %sum24 = add i13 %boffset, %tmp11_cast

]]></Node>
<StgValue><ssdm name="sum24"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="13">
<![CDATA[
:16  %sum24_cast = zext i13 %sum24 to i64

]]></Node>
<StgValue><ssdm name="sum24_cast"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_addr = getelementptr [2560 x float]* %B, i64 0, i64 %sum24_cast

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
:18  %b1 = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19  %sum7 = add i9 %k_cast, %tmp_82

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:29  %sum9 = add i9 %k_cast, %tmp_84

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:99  %k_2 = add i5 8, %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
:3  %a0 = load float* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="a0"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
:7  %b0 = load float* %B_addr23, align 4

]]></Node>
<StgValue><ssdm name="b0"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:11  %a1 = load float* %A_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
:18  %b1 = load float* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="b1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_65 = fmul float %a0, %b0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_66 = fmul float %a1, %b1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="129" st_id="8" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_65 = fmul float %a0, %b0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_66 = fmul float %a1, %b1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %tmp_65 = fmul float %a0, %b0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_66 = fmul float %a1, %b1

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
:20  %sum7_cast = zext i9 %sum7 to i64

]]></Node>
<StgValue><ssdm name="sum7_cast"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_addr_24 = getelementptr [128 x float]* %A, i64 0, i64 %sum7_cast

]]></Node>
<StgValue><ssdm name="A_addr_24"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
:22  %a2 = load float* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %tmp = or i4 %tmp_88, 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="4">
<![CDATA[
:24  %tmp112_cast = zext i4 %tmp to i13

]]></Node>
<StgValue><ssdm name="tmp112_cast"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:25  %sum26 = add i13 %boffset, %tmp112_cast

]]></Node>
<StgValue><ssdm name="sum26"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="13">
<![CDATA[
:26  %sum26_cast = zext i13 %sum26 to i64

]]></Node>
<StgValue><ssdm name="sum26_cast"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %B_addr_23 = getelementptr [2560 x float]* %B, i64 0, i64 %sum26_cast

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
:28  %b2 = load float* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_67 = fadd float %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="143" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
:22  %a2 = load float* %A_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a2"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
:28  %b2 = load float* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="b2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_67 = fadd float %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="146" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_67 = fadd float %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_68 = fmul float %a2, %b2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="148" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_67 = fadd float %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_68 = fmul float %a2, %b2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="150" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %tmp_67 = fadd float %tmp_65, %tmp_66

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %tmp_68 = fmul float %a2, %b2

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
:30  %sum9_cast = zext i9 %sum9 to i64

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %A_addr_25 = getelementptr [128 x float]* %A, i64 0, i64 %sum9_cast

]]></Node>
<StgValue><ssdm name="A_addr_25"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
:32  %a3 = load float* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a3"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:33  %tmp39 = or i4 %tmp_88, 3

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="4">
<![CDATA[
:34  %tmp213_cast = zext i4 %tmp39 to i13

]]></Node>
<StgValue><ssdm name="tmp213_cast"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:35  %sum28 = add i13 %boffset, %tmp213_cast

]]></Node>
<StgValue><ssdm name="sum28"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="13">
<![CDATA[
:36  %sum28_cast = zext i13 %sum28 to i64

]]></Node>
<StgValue><ssdm name="sum28_cast"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %B_addr_24 = getelementptr [2560 x float]* %B, i64 0, i64 %sum28_cast

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
:38  %b3 = load float* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_69 = fadd float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="162" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
:32  %a3 = load float* %A_addr_25, align 4

]]></Node>
<StgValue><ssdm name="a3"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="12">
<![CDATA[
:38  %b3 = load float* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="b3"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_69 = fadd float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_69 = fadd float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_70 = fmul float %a3, %b3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="167" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_69 = fadd float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_70 = fmul float %a3, %b3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %tmp_69 = fadd float %tmp_67, %tmp_68

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_70 = fmul float %a3, %b3

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:39  %tmp40 = or i4 %tmp_88, 4

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="4">
<![CDATA[
:40  %tmp314_cast = zext i4 %tmp40 to i9

]]></Node>
<StgValue><ssdm name="tmp314_cast"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:41  %sum11 = add i9 %inneridx, %tmp314_cast

]]></Node>
<StgValue><ssdm name="sum11"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
:42  %sum11_cast = zext i9 %sum11 to i64

]]></Node>
<StgValue><ssdm name="sum11_cast"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %A_addr_26 = getelementptr [128 x float]* %A, i64 0, i64 %sum11_cast

]]></Node>
<StgValue><ssdm name="A_addr_26"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
:44  %a4 = load float* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a4"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="4">
<![CDATA[
:45  %tmp415_cast = zext i4 %tmp40 to i13

]]></Node>
<StgValue><ssdm name="tmp415_cast"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:46  %sum29 = add i13 %boffset, %tmp415_cast

]]></Node>
<StgValue><ssdm name="sum29"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="13">
<![CDATA[
:47  %sum30_cast = zext i13 %sum29 to i64

]]></Node>
<StgValue><ssdm name="sum30_cast"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %B_addr_25 = getelementptr [2560 x float]* %B, i64 0, i64 %sum30_cast

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="12">
<![CDATA[
:49  %b4 = load float* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="b4"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="183" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
:44  %a4 = load float* %A_addr_26, align 4

]]></Node>
<StgValue><ssdm name="a4"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="12">
<![CDATA[
:49  %b4 = load float* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="b4"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="186" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_72 = fmul float %a4, %b4

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="188" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_72 = fmul float %a4, %b4

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="190" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %tmp_71 = fadd float %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %tmp_72 = fmul float %a4, %b4

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:50  %tmp41 = or i4 %tmp_88, 5

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="4">
<![CDATA[
:51  %tmp516_cast = zext i4 %tmp41 to i9

]]></Node>
<StgValue><ssdm name="tmp516_cast"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:52  %sum13 = add i9 %inneridx, %tmp516_cast

]]></Node>
<StgValue><ssdm name="sum13"/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
:53  %sum13_cast = zext i9 %sum13 to i64

]]></Node>
<StgValue><ssdm name="sum13_cast"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %A_addr_27 = getelementptr [128 x float]* %A, i64 0, i64 %sum13_cast

]]></Node>
<StgValue><ssdm name="A_addr_27"/></StgValue>
</operation>

<operation id="197" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
:55  %a5 = load float* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a5"/></StgValue>
</operation>

<operation id="198" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="4">
<![CDATA[
:56  %tmp617_cast = zext i4 %tmp41 to i13

]]></Node>
<StgValue><ssdm name="tmp617_cast"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:57  %sum30 = add i13 %boffset, %tmp617_cast

]]></Node>
<StgValue><ssdm name="sum30"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="13">
<![CDATA[
:58  %sum32_cast = zext i13 %sum30 to i64

]]></Node>
<StgValue><ssdm name="sum32_cast"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %B_addr_26 = getelementptr [2560 x float]* %B, i64 0, i64 %sum32_cast

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
:60  %b5 = load float* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="b5"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="204" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="7">
<![CDATA[
:55  %a5 = load float* %A_addr_27, align 4

]]></Node>
<StgValue><ssdm name="a5"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="12">
<![CDATA[
:60  %b5 = load float* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="b5"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_74 = fmul float %a5, %b5

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="209" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_74 = fmul float %a5, %b5

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="211" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %tmp_73 = fadd float %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %tmp_74 = fmul float %a5, %b5

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:61  %tmp42 = or i4 %tmp_88, 6

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="4">
<![CDATA[
:62  %tmp718_cast = zext i4 %tmp42 to i9

]]></Node>
<StgValue><ssdm name="tmp718_cast"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:63  %sum15 = add i9 %inneridx, %tmp718_cast

]]></Node>
<StgValue><ssdm name="sum15"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
:64  %sum15_cast = zext i9 %sum15 to i64

]]></Node>
<StgValue><ssdm name="sum15_cast"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %A_addr_28 = getelementptr [128 x float]* %A, i64 0, i64 %sum15_cast

]]></Node>
<StgValue><ssdm name="A_addr_28"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7">
<![CDATA[
:66  %a6 = load float* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a6"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="4">
<![CDATA[
:67  %tmp819_cast = zext i4 %tmp42 to i13

]]></Node>
<StgValue><ssdm name="tmp819_cast"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:68  %sum31 = add i13 %boffset, %tmp819_cast

]]></Node>
<StgValue><ssdm name="sum31"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
:69  %sum34_cast = zext i13 %sum31 to i64

]]></Node>
<StgValue><ssdm name="sum34_cast"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %B_addr_27 = getelementptr [2560 x float]* %B, i64 0, i64 %sum34_cast

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="223" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
:71  %b6 = load float* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="b6"/></StgValue>
</operation>

<operation id="224" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:72  %tmp43 = or i4 %tmp_88, 7

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="4">
<![CDATA[
:73  %tmp920_cast = zext i4 %tmp43 to i9

]]></Node>
<StgValue><ssdm name="tmp920_cast"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:74  %sum17 = add i9 %inneridx, %tmp920_cast

]]></Node>
<StgValue><ssdm name="sum17"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="4">
<![CDATA[
:78  %tmp1021_cast = zext i4 %tmp43 to i13

]]></Node>
<StgValue><ssdm name="tmp1021_cast"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:79  %sum32 = add i13 %boffset, %tmp1021_cast

]]></Node>
<StgValue><ssdm name="sum32"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_75 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="230" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7">
<![CDATA[
:66  %a6 = load float* %A_addr_28, align 4

]]></Node>
<StgValue><ssdm name="a6"/></StgValue>
</operation>

<operation id="231" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="12">
<![CDATA[
:71  %b6 = load float* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="b6"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_75 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="233" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_75 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_76 = fmul float %a6, %b6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="235" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_75 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_76 = fmul float %a6, %b6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="237" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %tmp_75 = fadd float %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="238" st_id="34" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %tmp_76 = fmul float %a6, %b6

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="239" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="9">
<![CDATA[
:75  %sum17_cast = zext i9 %sum17 to i64

]]></Node>
<StgValue><ssdm name="sum17_cast"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %A_addr_29 = getelementptr [128 x float]* %A, i64 0, i64 %sum17_cast

]]></Node>
<StgValue><ssdm name="A_addr_29"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
:77  %a7 = load float* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a7"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="13">
<![CDATA[
:80  %sum35_cast = zext i13 %sum32 to i64

]]></Node>
<StgValue><ssdm name="sum35_cast"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %B_addr_28 = getelementptr [2560 x float]* %B, i64 0, i64 %sum35_cast

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="12">
<![CDATA[
:82  %b7 = load float* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="b7"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_77 = fadd float %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="246" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="7">
<![CDATA[
:77  %a7 = load float* %A_addr_29, align 4

]]></Node>
<StgValue><ssdm name="a7"/></StgValue>
</operation>

<operation id="247" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="12">
<![CDATA[
:82  %b7 = load float* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="b7"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_77 = fadd float %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="249" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_77 = fadd float %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_78 = fmul float %a7, %b7

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="251" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_77 = fadd float %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_78 = fmul float %a7, %b7

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="253" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %tmp_77 = fadd float %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="254" st_id="39" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:96  %tmp_78 = fmul float %a7, %b7

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="255" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_79 = fadd float %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="256" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_79 = fadd float %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="257" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_79 = fadd float %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="258" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_79 = fadd float %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="259" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_79 = fadd float %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="260" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %temp_2 = fadd float %temp3, %tmp_79

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="261" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %temp_2 = fadd float %temp3, %tmp_79

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="262" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %temp_2 = fadd float %temp3, %tmp_79

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="263" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %temp_2 = fadd float %temp3, %tmp_79

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="264" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  %temp_2 = fadd float %temp3, %tmp_79

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:100  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="266" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %temp_1 = phi float [ %temp_3, %6 ], [ %temp3, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %k_1 = phi i5 [ %k_3, %6 ], [ -16, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="268" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="5">
<![CDATA[
.preheader:2  %k_1_cast = zext i5 %k_1 to i13

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="269" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="5">
<![CDATA[
.preheader:3  %k_1_cast3 = zext i5 %k_1 to i9

]]></Node>
<StgValue><ssdm name="k_1_cast3"/></StgValue>
</operation>

<operation id="270" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="271" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5  %exitcond5 = icmp eq i5 %k_1, -12

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="272" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond5, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %sum19 = add i9 %k_1_cast3, %inneridx

]]></Node>
<StgValue><ssdm name="sum19"/></StgValue>
</operation>

<operation id="274" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="9">
<![CDATA[
:1  %sum19_cast = zext i9 %sum19 to i64

]]></Node>
<StgValue><ssdm name="sum19_cast"/></StgValue>
</operation>

<operation id="275" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %A_addr_30 = getelementptr [128 x float]* %A, i64 0, i64 %sum19_cast

]]></Node>
<StgValue><ssdm name="A_addr_30"/></StgValue>
</operation>

<operation id="276" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="7">
<![CDATA[
:3  %A_load = load float* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="277" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %sum33 = add i13 %k_1_cast, %boffset

]]></Node>
<StgValue><ssdm name="sum33"/></StgValue>
</operation>

<operation id="278" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="13">
<![CDATA[
:5  %sum36_cast = zext i13 %sum33 to i64

]]></Node>
<StgValue><ssdm name="sum36_cast"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_addr_29 = getelementptr [2560 x float]* %B, i64 0, i64 %sum36_cast

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="280" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
:7  %B_load = load float* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="281" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %k_3 = add i5 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="282" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %sum = add i9 %j_cast, %outrowidx

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="283" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
:1  %sum_cast = zext i9 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="284" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C_addr = getelementptr [128 x float]* %C, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="285" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:3  store float %temp_1, float* %C_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="287" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="7">
<![CDATA[
:3  %A_load = load float* %A_addr_30, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="12">
<![CDATA[
:7  %B_load = load float* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="289" st_id="52" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_83 = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="290" st_id="53" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_83 = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="291" st_id="54" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_83 = fmul float %A_load, %B_load

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="292" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_3 = fadd float %temp_1, %tmp_83

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="293" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_3 = fadd float %temp_1, %tmp_83

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="294" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_3 = fadd float %temp_1, %tmp_83

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="295" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_3 = fadd float %temp_1, %tmp_83

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="296" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %temp_3 = fadd float %temp_1, %tmp_83

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="297" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
