# 개요
- Verilog 연습을 위한 저장소입니다.

# 연습
## 일반 예제
- [expression.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/expression.v)
- [expression_test.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/expression_test.v)
- [my_adder.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/my_adder.v)
- [my_adder_test.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/my_adder_test.v)
- [my_and_gate.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/my_and_gate.v)
- [my_and_gate_test.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/my_and_gate_test.v)
- [my_counter.v](https://github.com/BJ-Lim/Verilog/blob/master/practice/my_counter.v)

## MIPS
- Reference
  - 임베디드 하드웨어 설계(이정근, 한림대학교 출판부)
    - Verilog-HDL을 이용한 멀티코어 MIPS 설계
- design
  - [add32.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/add32.v)
  - [alu.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/alu.v)
  - [alu_ctl.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/alu_ctl.v)
  - [control_single.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/control_single.v)
  - [mem32.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/mem32.v)
  - [mips_single.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/mips_single.v)
  - [mux2.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/mux2.v)
  - [reg32.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/reg32.v)
  - [reg_file.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/reg_file.v)
  - [rom32.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/design/rom32.v)
- test bench
  - [add32_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/add32_tb.v)
  - [alu_ctl_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/alu_ctl_tb.v)
  - [alu_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/alu_tb.v)
  - [control_single_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/control_single_tb.v)
  - [mem32_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/mem32_tb.v)
  - [mips_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/mips_tb.v)
  - [mux2_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/mux2_tb.v)
  - [reg32_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/reg32_tb.v)
  - [reg_file_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/reg_file_tb.v)
  - [rom32_tb.v](https://github.com/BJ-Lim/Verilog/blob/master/MIPS/tb/rom32_tb.v)
  
