#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  7 21:30:23 2019
# Process ID: 4332
# Current directory: /home/gsaied/Desktop/verilog_rtl/pool/pool_sv
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/verilog_rtl/pool/pool_sv/vivado.log
# Journal file: /home/gsaied/Desktop/verilog_rtl/pool/pool_sv/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# set dirt /home/gsaied/Desktop/verilog_rtl/pool/pool_sv
# cd $dirt
# read_verilog -sv pool.sv
# read_verilog -sv clock_divider.sv
# synth_design -top pool -part xc7vx690t -constrset pool.xdc
Command: synth_design -top pool -part xc7vx690t -constrset pool.xdc
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-162] Invalid option value specified for '-constrset'.
source synth.tcl 
# set dirt /home/gsaied/Desktop/verilog_rtl/pool/pool_sv
# cd $dirt
# read_verilog -sv pool.sv
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.sv' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -sv clock_divider.sv
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/clock_divider.sv' cannot be added to the project because it already exists in the project, skipping this file
# create_fileset -constrset constr
# add_files pool.xdc
# synth_design -top pool -part xc7vx690t -constrset constr
Command: synth_design -top pool -part xc7vx690t -constrset constr
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4403 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.000 ; gain = 29.000 ; free physical = 4658 ; free virtual = 8560
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pool' [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'pool' (1#1) [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.750 ; gain = 73.750 ; free physical = 4651 ; free virtual = 8571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.750 ; gain = 73.750 ; free physical = 4653 ; free virtual = 8573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1470.750 ; gain = 73.750 ; free physical = 4653 ; free virtual = 8573
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.352 ; gain = 0.000 ; free physical = 4216 ; free virtual = 8135
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.352 ; gain = 0.000 ; free physical = 4216 ; free virtual = 8135
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1983.352 ; gain = 0.000 ; free physical = 4216 ; free virtual = 8135
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4323 ; free virtual = 8226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4323 ; free virtual = 8226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4306 ; free virtual = 8225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4298 ; free virtual = 8218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 63    
+---Registers : 
	               16 Bit    Registers := 63    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 63    
+---Registers : 
	               16 Bit    Registers := 63    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design pool has port pool_out[15] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[14] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[13] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[12] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[11] driven by constant 0
WARNING: [Synth 8-3917] design pool has port pool_out[10] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4287 ; free virtual = 8209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4162 ; free virtual = 8084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4160 ; free virtual = 8082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4158 ; free virtual = 8080
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8079
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   252|
|3     |LUT1   |    10|
|4     |LUT2   |  1008|
|5     |FDCE   |  1002|
|6     |IBUF   |  1026|
|7     |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3315|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.352 ; gain = 586.352 ; free physical = 4157 ; free virtual = 8080
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1983.352 ; gain = 73.750 ; free physical = 4210 ; free virtual = 8133
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.359 ; gain = 586.352 ; free physical = 4221 ; free virtual = 8144
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'pool' is not ideal for floorplanning, since the cellview 'pool' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/verilog_rtl/pool/pool_sv/pool.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1985.352 ; gain = 0.000 ; free physical = 4128 ; free virtual = 8050
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1985.352 ; gain = 596.355 ; free physical = 4184 ; free virtual = 8106
# report_utilization -file $dirt/utiliziation.rpt
# report_timing_summary -file $dirt/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2541.352 ; gain = 556.000 ; free physical = 3672 ; free virtual = 7594
# report_design_analysis -file $dirt/design.rpt
report_clocks 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  7 21:38:11 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_clocks
| Design       : pool
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


report_clock_networks 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  7 21:38:26 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_clock_networks
| Design       : pool
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Clock Networks Report


Constrained Clocks
-------------------

Clock clk (100MHz)(endpoints: 1002 clock, 0 nonclock)
Port clk

vi timing.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi timing.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 21:51:46 2019...
