// Seed: 1899547356
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input supply1 id_2
);
  id_4(
      'b0
  );
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input supply1 id_3
);
  assign id_1 = 1'b0;
  tri  id_5, id_6 = 1;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  wire id_9, id_10, id_11;
endmodule
