# system info Nios2 on 2026.03.01.12:54:29
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1772340843
#
#
# Files generated for Nios2 on 2026.03.01.12:54:29
files:
filepath,kind,attributes,module,is_top
Nios2/simulation/Nios2.vhd,VHDL,,Nios2,true
Nios2/simulation/nios2_cpu_jtag_debug_module_translator.vhd,VHDL,,Nios2,false
Nios2/simulation/nios2_ram_s1_translator.vhd,VHDL,,Nios2,false
Nios2/simulation/nios2_juart_avalon_jtag_slave_translator.vhd,VHDL,,Nios2,false
Nios2/simulation/nios2_pio_led_s1_translator.vhd,VHDL,,Nios2,false
Nios2/simulation/nios2_cpu_instruction_master_translator.vhd,VHDL,,Nios2,false
Nios2/simulation/nios2_cpu_data_master_translator.vhd,VHDL,,Nios2,false
Nios2/simulation/submodules/Nios2_CPU.sdc,SDC,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU.vhd,VHDL,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_sysclk.vhd,VHDL,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_tck.vhd,VHDL,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_wrapper.vhd,VHDL,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_nios2_waves.do,OTHER,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_ociram_default_contents.dat,DAT,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_ociram_default_contents.hex,HEX,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_ociram_default_contents.mif,MIF,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_oci_test_bench.vhd,VHDL,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_rf_ram_a.dat,DAT,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_rf_ram_a.hex,HEX,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_rf_ram_a.mif,MIF,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_rf_ram_b.dat,DAT,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_rf_ram_b.hex,HEX,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_rf_ram_b.mif,MIF,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_CPU_test_bench.vhd,VHDL,,Nios2_CPU,false
Nios2/simulation/submodules/Nios2_RAM.hex,HEX,,Nios2_RAM,false
Nios2/simulation/submodules/Nios2_RAM.vhd,VHDL,,Nios2_RAM,false
Nios2/simulation/submodules/Nios2_JUART.vhd,VHDL,,Nios2_JUART,false
Nios2/simulation/submodules/Nios2_PIO_LED.vhd,VHDL,,Nios2_PIO_LED,false
Nios2/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
Nios2/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
Nios2/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
Nios2/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
Nios2/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
Nios2/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
Nios2/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
Nios2/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
Nios2/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
Nios2/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
Nios2/simulation/submodules/Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
Nios2/simulation/submodules/Nios2_addr_router.vho,VHDL,,Nios2_addr_router,false
Nios2/simulation/submodules/Nios2_id_router.vho,VHDL,,Nios2_id_router,false
Nios2/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
Nios2/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
Nios2/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
Nios2/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
Nios2/simulation/submodules/Nios2_cmd_xbar_demux.vho,VHDL,,Nios2_cmd_xbar_demux,false
Nios2/simulation/submodules/Nios2_cmd_xbar_mux.vho,VHDL,,Nios2_cmd_xbar_mux,false
Nios2/simulation/submodules/Nios2_rsp_xbar_demux.vho,VHDL,,Nios2_rsp_xbar_demux,false
Nios2/simulation/submodules/Nios2_rsp_xbar_mux.vho,VHDL,,Nios2_rsp_xbar_mux,false
Nios2/simulation/submodules/Nios2_irq_mapper.vho,VHDL,,Nios2_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Nios2.CPU,Nios2_CPU
Nios2.RAM,Nios2_RAM
Nios2.JUART,Nios2_JUART
Nios2.PIO_LED,Nios2_PIO_LED
Nios2.CPU_instruction_master_translator,altera_merlin_master_translator
Nios2.CPU_data_master_translator,altera_merlin_master_translator
Nios2.CPU_instruction_master_translator,altera_merlin_master_translator
Nios2.CPU_data_master_translator,altera_merlin_master_translator
Nios2.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
Nios2.RAM_s1_translator,altera_merlin_slave_translator
Nios2.JUART_avalon_jtag_slave_translator,altera_merlin_slave_translator
Nios2.PIO_LED_s1_translator,altera_merlin_slave_translator
Nios2.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
Nios2.RAM_s1_translator,altera_merlin_slave_translator
Nios2.JUART_avalon_jtag_slave_translator,altera_merlin_slave_translator
Nios2.PIO_LED_s1_translator,altera_merlin_slave_translator
Nios2.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
Nios2.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
Nios2.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Nios2.RAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Nios2.JUART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Nios2.PIO_LED_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Nios2.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Nios2.RAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Nios2.JUART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Nios2.PIO_LED_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,Nios2_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Nios2.addr_router,Nios2_addr_router
Nios2.addr_router_001,Nios2_addr_router
Nios2.id_router,Nios2_id_router
Nios2.id_router_001,Nios2_id_router
Nios2.id_router_002,Nios2_id_router
Nios2.id_router_003,Nios2_id_router
Nios2.rst_controller,altera_reset_controller
Nios2.cmd_xbar_demux,Nios2_cmd_xbar_demux
Nios2.cmd_xbar_demux_001,Nios2_cmd_xbar_demux
Nios2.cmd_xbar_mux,Nios2_cmd_xbar_mux
Nios2.cmd_xbar_mux_001,Nios2_cmd_xbar_mux
Nios2.cmd_xbar_mux_002,Nios2_cmd_xbar_mux
Nios2.cmd_xbar_mux_003,Nios2_cmd_xbar_mux
Nios2.rsp_xbar_demux,Nios2_rsp_xbar_demux
Nios2.rsp_xbar_demux_001,Nios2_rsp_xbar_demux
Nios2.rsp_xbar_demux_002,Nios2_rsp_xbar_demux
Nios2.rsp_xbar_demux_003,Nios2_rsp_xbar_demux
Nios2.rsp_xbar_mux,Nios2_rsp_xbar_mux
Nios2.rsp_xbar_mux_001,Nios2_rsp_xbar_mux
Nios2.irq_mapper,Nios2_irq_mapper
