--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/usr/local/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 2 -n 3 -fastpaths -xml glue.twx glue.ncd -o glue.twr glue.pcf -ucf
xc6slx9.ucf

Design file:              glue.ncd
Physical constraint file: glue.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_25m_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6264029 paths analyzed, 8872 endpoints analyzed, 108 failing endpoints
 108 timing errors detected. (108 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.302ns.
--------------------------------------------------------------------------------

Paths for end point glue_bram/pipeline/Mmult_mul_res3 (DSP48_X0Y11.C37), 93923 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.248ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C38       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P47      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C37      net (fanout=18)       1.355   glue_bram/pipeline/Mmult_mul_res2_P47_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.248ns (12.946ns logic, 3.302ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.248ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C43       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P47      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C37      net (fanout=18)       1.355   glue_bram/pipeline/Mmult_mul_res2_P47_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.248ns (12.946ns logic, 3.302ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.248ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C39       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P47      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C37      net (fanout=18)       1.355   glue_bram/pipeline/Mmult_mul_res2_P47_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.248ns (12.946ns logic, 3.302ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point glue_bram/pipeline/Mmult_mul_res3 (DSP48_X0Y11.C43), 93923 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.142ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C38       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P47      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C43      net (fanout=18)       1.249   glue_bram/pipeline/Mmult_mul_res2_P47_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.142ns (12.946ns logic, 3.196ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.142ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C43       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P47      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C43      net (fanout=18)       1.249   glue_bram/pipeline/Mmult_mul_res2_P47_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.142ns (12.946ns logic, 3.196ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.142ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C39       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P47      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C43      net (fanout=18)       1.249   glue_bram/pipeline/Mmult_mul_res2_P47_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.142ns (12.946ns logic, 3.196ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------

Paths for end point glue_bram/pipeline/Mmult_mul_res3 (DSP48_X0Y11.C5), 93923 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.097ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C38       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P22      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C5       net (fanout=1)        1.204   glue_bram/pipeline/Mmult_mul_res2_P22_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.097ns (12.946ns logic, 3.151ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.097ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C43       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P22      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C5       net (fanout=1)        1.204   glue_bram/pipeline/Mmult_mul_res2_P22_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.097ns (12.946ns logic, 3.151ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               glue_bram/pipeline/R_mul_b_16 (FF)
  Destination:          glue_bram/pipeline/Mmult_mul_res3 (DSP)
  Requirement:          10.000ns
  Data Path Delay:      16.097ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.331 - 0.350)
  Source Clock:         clk_25m_BUFGP falling at 5.000ns
  Destination Clock:    clk_25m_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: glue_bram/pipeline/R_mul_b_16 to glue_bram/pipeline/Mmult_mul_res3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y34.BMUX     Tshcko                0.518   glue_bram/pipeline/R_mul_a<8>
                                                       glue_bram/pipeline/R_mul_b_16
    DSP48_X0Y8.B16       net (fanout=2)        0.659   glue_bram/pipeline/R_mul_b<16>
    DSP48_X0Y8.P47       Tdspdo_B_P            4.384   glue_bram/pipeline/Mmult_mul_res
                                                       glue_bram/pipeline/Mmult_mul_res
    DSP48_X0Y9.C39       net (fanout=18)       1.229   glue_bram/pipeline/Mmult_mul_res_P47_to_pipeline/Mmult_mul_res1
    DSP48_X0Y9.PCOUT9    Tdspdo_C_PCOUT        3.149   glue_bram/pipeline/Mmult_mul_res1
                                                       glue_bram/pipeline/Mmult_mul_res1
    DSP48_X0Y10.PCIN9    net (fanout=1)        0.059   glue_bram/pipeline/Mmult_mul_res1_PCOUT_to_pipeline/Mmult_mul_res2_PCIN_9
    DSP48_X0Y10.P22      Tdspdo_PCIN_P         2.645   glue_bram/pipeline/Mmult_mul_res2
                                                       glue_bram/pipeline/Mmult_mul_res2
    DSP48_X0Y11.C5       net (fanout=1)        1.204   glue_bram/pipeline/Mmult_mul_res2_P22_to_pipeline/Mmult_mul_res3
    DSP48_X0Y11.CLK      Tdspdck_C_PREG        2.250   glue_bram/pipeline/Mmult_mul_res3
                                                       glue_bram/pipeline/Mmult_mul_res3
    -------------------------------------------------  ---------------------------
    Total                                     16.097ns (12.946ns logic, 3.151ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_25m_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point glue_bram/G_sio.sio/rx_tickcnt_1 (SLICE_X16Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               glue_bram/G_sio.sio/R_baudgen_16 (FF)
  Destination:          glue_bram/G_sio.sio/rx_tickcnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.070 - 0.069)
  Source Clock:         clk_25m_BUFGP rising at 10.000ns
  Destination Clock:    clk_25m_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: glue_bram/G_sio.sio/R_baudgen_16 to glue_bram/G_sio.sio/rx_tickcnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.AQ      Tcko                  0.200   glue_bram/G_sio.sio/R_baudgen<16>
                                                       glue_bram/G_sio.sio/R_baudgen_16
    SLICE_X16Y58.CE      net (fanout=9)        0.250   glue_bram/G_sio.sio/R_baudgen<16>
    SLICE_X16Y58.CLK     Tckce       (-Th)     0.108   glue_bram/G_sio.sio/rx_tickcnt<1>
                                                       glue_bram/G_sio.sio/rx_tickcnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.092ns logic, 0.250ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point glue_bram/G_timer.timer/R_4_8 (SLICE_X6Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               glue_bram/G_timer.timer/Rtmp_4_8 (FF)
  Destination:          glue_bram/G_timer.timer/R_4_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         clk_25m_BUFGP rising at 10.000ns
  Destination Clock:    clk_25m_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: glue_bram/G_timer.timer/Rtmp_4_8 to glue_bram/G_timer.timer/R_4_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y15.AQ       Tcko                  0.198   glue_bram/G_timer.timer/Rtmp_4<11>
                                                       glue_bram/G_timer.timer/Rtmp_4_8
    SLICE_X6Y15.AX       net (fanout=3)        0.155   glue_bram/G_timer.timer/Rtmp_4<8>
    SLICE_X6Y15.CLK      Tckdi       (-Th)    -0.048   glue_bram/G_timer.timer/R_4<11>
                                                       glue_bram/G_timer.timer/R_4_8
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.246ns logic, 0.155ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point glue_bram/pipeline/EX_MEM_bpredict_index_2 (SLICE_X19Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               glue_bram/pipeline/ID_EX_bpredict_index_2 (FF)
  Destination:          glue_bram/pipeline/EX_MEM_bpredict_index_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_25m_BUFGP rising at 10.000ns
  Destination Clock:    clk_25m_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: glue_bram/pipeline/ID_EX_bpredict_index_2 to glue_bram/pipeline/EX_MEM_bpredict_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.CQ      Tcko                  0.200   glue_bram/pipeline/ID_EX_bpredict_index<3>
                                                       glue_bram/pipeline/ID_EX_bpredict_index_2
    SLICE_X19Y30.CX      net (fanout=2)        0.144   glue_bram/pipeline/ID_EX_bpredict_index<2>
    SLICE_X19Y30.CLK     Tckdi       (-Th)    -0.059   glue_bram/pipeline/EX_MEM_bpredict_index<3>
                                                       glue_bram/pipeline/EX_MEM_bpredict_index_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_25m_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKA
  Logical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_25m_BUFGP
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKB
  Logical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk_25m_BUFGP
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: glue_bram/G_bram_mi32_el.bram_mi32_el/Mram_bram_01/CLKA
  Logical resource: glue_bram/G_bram_mi32_el.bram_mi32_el/Mram_bram_01/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_25m_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKA
  Logical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_25m_BUFGP
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKB
  Logical resource: glue_bram/pipeline/G_bp_scoretable.bptrace/Mram_bptrace/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: clk_25m_BUFGP
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: glue_bram/G_bram_mi32_el.bram_mi32_el/Mram_bram_01/CLKA
  Logical resource: glue_bram/G_bram_mi32_el.bram_mi32_el/Mram_bram_01/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_25m_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_25m
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25m        |    9.402|    5.952|    6.084|   16.302|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 108  Score: 365214  (Setup/Max: 365214, Hold: 0)

Constraints cover 6264029 paths, 0 nets, and 13327 connections

Design statistics:
   Minimum period:  16.302ns{1}   (Maximum frequency:  61.342MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul  6 14:15:15 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 445 MB



