Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 17 00:48:39 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_0_0 (xilinx.com:user:clk:5) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 11 15:21:58 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 11) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_UDP_1_0'. These changes may impact your design.


-Upgrade has added port 'start_sending'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 11 14:41:50 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 11 14:20:19 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 10) to (Rev. 11)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 11 13:32:53 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 10) to (Rev. 11)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar 11 13:07:24 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 9) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_UDP_1_0'. These changes may impact your design.


-Upgrade has added port 'clk_10MHz'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 20:16:11 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 17:21:21 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_counter_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_counter_0_0 (xilinx.com:user:counter:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 17:06:46 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 5) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  4 13:19:02 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 9) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  4 13:10:58 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  4 12:27:02 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 6) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  4 11:58:50 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 5) to (Rev. 6)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clock_gen_0_0'.


-Upgrade has removed interface 'reset'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Mar  4 11:48:22 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:2) from (Rev. 3) to (Rev. 5)

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_clock_gen_0_0'.


-Upgrade has removed interface 'clk_p'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 03:00:58 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 11) to (Rev. 13)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 02:42:07 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 02:40:39 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 10) to (Rev. 11)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar  2 02:11:36 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 9) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 23:00:40 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 20:57:45 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 7) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 20:42:05 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 6) to (Rev. 7)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 18:59:25 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_CLK_GEN_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_CLK_GEN_0_1 (xilinx.com:user:CLK_GEN:1_2) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_CLK_GEN_0_1'. These changes may impact your design.


-Upgrade has removed port 'counter_1_ns'

-Upgrade has added port 'counter_1_ns_1'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 16:36:08 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 16) to (Rev. 17)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 16:20:31 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 14) to (Rev. 16)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 16:05:55 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 13) to (Rev. 14)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 14:47:03 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 12) to (Rev. 13)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 14:16:14 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 14:15:38 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 9) to (Rev. 11)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar  1 13:01:42 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 18:01:06 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb 26 10:37:49 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 7) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 23:51:00 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 21:41:52 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 4) to (Rev. 7)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 21:10:50 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_gen_0_0 (xilinx.com:user:clk_gen:3) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 18:18:18 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_UDP_1_0'. These changes may impact your design.


-Upgrade has added port 'clk_1MHz'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 15:48:53 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 15:37:52 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 25 00:49:07 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 12) to (Rev. 13)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clock_gen_0_0'. These changes may impact your design.


-Upgrade has added port 'addr'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 24 17:38:08 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UDP_1_0 (xilinx.com:user:UDP:2) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 24 01:29:12 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 10) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb 24 01:02:09 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 23 23:41:03 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 23 22:15:35 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 6) to (Rev. 8)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 23 19:59:39 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 23 18:54:08 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clock_gen_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_clock_gen_0_0 (xilinx.com:user:clock_gen:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_clock_gen_0_0'. These changes may impact your design.


-Upgrade has added port 'led'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb 23 15:46:14 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_UDP_0_0 (xilinx.com:user:UDP:1_0) from (Rev. 6) to (Rev. 10)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_UDP_0_0'. These changes may impact your design.


-Upgrade has removed port 'data_in'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb 22 19:57:48 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_UDP_0_0 (xilinx.com:user:UDP:1_0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 20:52:48 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_UDP_0_0 (xilinx.com:user:UDP:1_0) from (Rev. 3) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_UDP_0_0'. These changes may impact your design.


-Upgraded port 'mem_out' width 8 differs from original width 1







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 20:34:29 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_UDP_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_UDP_0_0 (xilinx.com:user:UDP:1_0 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_mig_7series_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_mig_7series_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_clk_wiz_1_100M_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_clk_wiz_1_100M_1 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mig_7series_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_periph_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_periph_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 13) to (Rev. 16)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_intc_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_intc_1 (xilinx.com:ip:axi_intc:4.1) from (Rev. 9) to (Rev. 10)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_1 (xilinx.com:ip:microblaze:10.0) from (Rev. 2) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mdm_1_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_mdm_1_1 (xilinx.com:ip:mdm:3.2) from (Rev. 9) to (Rev. 12)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_DEBUG_INTERFACE with default value 0 : a parameter called C_DEBUG_INTERFACE already exists in mdm_v3_2
Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')
Added parameter C_TRACE_PROTOCOL with value 1 (source 'default')
Set parameter C_S_AXI_ADDR_WIDTH to value 4 (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_lmb_bram_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_lmb_bram_1 from xilinx.com:ip:blk_mem_gen:8.3 (Rev. 6) to xilinx.com:ip:blk_mem_gen:8.4 (Rev. 1)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_bram_if_cntlr_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_bram_if_cntlr_1 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 11) to (Rev. 14)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_bram_if_cntlr_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_bram_if_cntlr_1 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 11) to (Rev. 14)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_1_1 (xilinx.com:ip:clk_wiz:5.4) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 16) to (Rev. 19)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_timer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_timer_0_0 (xilinx.com:ip:axi_timer:2.0) from (Rev. 14) to (Rev. 17)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 11 18:43:30 2018
| Host         : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tsbg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 4) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_smc_0'.



3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_smc_0'. These changes may impact your design.



