INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:03:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.356ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.265ns period=6.530ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.265ns period=6.530ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.530ns  (clk rise@6.530ns - clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 2.142ns (32.801%)  route 4.388ns (67.199%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.013 - 6.530 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2018, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y88         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=22, routed)          0.439     1.201    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X23Y89         LUT5 (Prop_lut5_I0_O)        0.043     1.244 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.244    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.495 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.495    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.544 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.544    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.593 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.593    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X23Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.642 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.642    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X23Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.749 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[2]
                         net (fo=4, routed)           0.349     2.099    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_5
    SLICE_X24Y93         LUT3 (Prop_lut3_I0_O)        0.118     2.217 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_9/O
                         net (fo=34, routed)          0.485     2.701    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_9_n_0
    SLICE_X19Y92         LUT6 (Prop_lut6_I5_O)        0.043     2.744 r  lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_5/O
                         net (fo=2, routed)           0.445     3.189    lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_5_n_0
    SLICE_X20Y92         LUT6 (Prop_lut6_I5_O)        0.043     3.232 r  lsq1/handshake_lsq_lsq1_core/level5_c1[5]_i_2/O
                         net (fo=7, routed)           0.441     3.673    lsq1/handshake_lsq_lsq1_core/level5_c1[5]_i_2_n_0
    SLICE_X23Y98         LUT4 (Prop_lut4_I3_O)        0.043     3.716 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.444     4.160    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X22Y97         LUT5 (Prop_lut5_I4_O)        0.043     4.203 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.238     4.440    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X22Y97         LUT5 (Prop_lut5_I2_O)        0.043     4.483 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.313     4.796    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X20Y96         LUT3 (Prop_lut3_I0_O)        0.043     4.839 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.839    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X20Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     5.012 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.012    addf0/operator/ltOp_carry__2_n_0
    SLICE_X20Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.134 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.266     5.400    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X20Y98         LUT2 (Prop_lut2_I0_O)        0.131     5.531 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.531    addf0/operator/p_1_in[0]
    SLICE_X20Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     5.753 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.753    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.905 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=7, routed)           0.426     6.332    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]_0[1]
    SLICE_X21Y99         LUT5 (Prop_lut5_I1_O)        0.121     6.453 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.234     6.687    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X23Y99         LUT3 (Prop_lut3_I1_O)        0.043     6.730 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.309     7.038    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X23Y101        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.530     6.530 r  
                                                      0.000     6.530 r  clk (IN)
                         net (fo=2018, unset)         0.483     7.013    addf0/operator/RightShifterComponent/clk
    SLICE_X23Y101        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.013    
                         clock uncertainty           -0.035     6.977    
    SLICE_X23Y101        FDRE (Setup_fdre_C_R)       -0.295     6.682    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.682    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                 -0.356    




