// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module axi_phase_atan2_generic_float_s (
        ap_clk,
        ap_rst,
        y_in,
        x_in,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] y_in;
input  [31:0] x_in;
output  [31:0] ap_return;
input   ap_ce;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln832_fu_1300_p2;
reg   [0:0] icmp_ln832_reg_3437;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter1_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter2_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter3_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter4_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter5_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter6_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter7_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter8_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter9_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter10_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter11_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter12_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter13_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter14_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter15_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter16_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter17_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter18_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter19_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter20_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter21_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter22_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter23_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter24_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter25_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter26_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter27_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter28_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter29_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter30_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter31_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter32_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter33_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter34_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter35_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter36_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter37_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter38_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter39_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter40_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter41_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter42_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter43_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter44_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter45_reg;
reg   [0:0] icmp_ln832_reg_3437_pp0_iter46_reg;
wire   [0:0] icmp_ln824_fu_1306_p2;
reg   [0:0] icmp_ln824_reg_3441;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter1_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter2_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter3_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter4_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter5_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter6_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter7_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter8_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter9_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter10_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter11_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter12_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter13_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter14_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter15_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter16_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter17_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter18_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter19_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter20_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter21_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter22_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter23_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter24_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter25_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter26_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter27_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter28_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter29_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter30_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter31_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter32_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter33_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter34_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter35_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter36_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter37_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter38_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter39_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter40_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter41_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter42_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter43_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter44_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter45_reg;
reg   [0:0] icmp_ln824_reg_3441_pp0_iter46_reg;
wire   [22:0] p_Result_10_fu_1318_p1;
reg   [22:0] p_Result_10_reg_3445;
reg   [22:0] p_Result_10_reg_3445_pp0_iter1_reg;
wire   [22:0] p_Result_11_fu_1322_p1;
reg   [22:0] p_Result_11_reg_3450;
wire   [0:0] isNeg_fu_1326_p3;
reg   [0:0] isNeg_reg_3455;
wire   [8:0] ush_fu_1340_p3;
reg   [8:0] ush_reg_3460;
wire   [42:0] r_V_3_fu_1380_p3;
reg   [42:0] r_V_3_reg_3465;
reg   [0:0] tmp_7_reg_3471;
wire   [42:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_ap_return;
reg   [42:0] trunc_ln_reg_3477;
wire   [42:0] trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return;
reg   [42:0] trunc_ln657_1_reg_3482;
wire   [39:0] trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915_ap_return;
reg   [39:0] trunc_ln657_2_reg_3487;
reg   [0:0] tmp_8_reg_3492;
reg   [41:0] trunc_ln1_reg_3498;
reg   [41:0] trunc_ln1287_1_reg_3503;
wire   [42:0] trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return;
reg   [42:0] trunc_ln657_3_reg_3508;
wire   [42:0] trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return;
reg   [42:0] trunc_ln657_4_reg_3513;
wire   [39:0] trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924_ap_return;
reg   [39:0] trunc_ln657_5_reg_3518;
reg   [0:0] tmp_9_reg_3523;
reg   [40:0] trunc_ln1287_2_reg_3529;
reg   [40:0] trunc_ln1287_3_reg_3534;
wire   [42:0] trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return;
reg   [42:0] trunc_ln657_6_reg_3539;
wire   [42:0] trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_return;
reg   [42:0] trunc_ln657_7_reg_3544;
wire   [39:0] trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932_ap_return;
reg   [39:0] trunc_ln657_8_reg_3549;
reg   [0:0] tmp_10_reg_3554;
reg   [39:0] trunc_ln1287_4_reg_3560;
reg   [39:0] trunc_ln1287_5_reg_3565;
wire   [42:0] trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_ap_return;
reg   [42:0] trunc_ln657_9_reg_3570;
wire   [42:0] trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_return;
reg   [42:0] trunc_ln657_s_reg_3575;
wire   [39:0] trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940_ap_return;
reg   [39:0] trunc_ln657_10_reg_3580;
reg   [0:0] tmp_11_reg_3585;
reg   [38:0] trunc_ln1287_6_reg_3591;
reg   [38:0] trunc_ln1287_7_reg_3596;
wire   [42:0] trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_ap_return;
reg   [42:0] trunc_ln657_11_reg_3601;
wire   [42:0] trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_return;
reg   [42:0] trunc_ln657_12_reg_3606;
wire   [39:0] trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948_ap_return;
reg   [39:0] trunc_ln657_13_reg_3611;
reg   [0:0] tmp_12_reg_3616;
reg   [37:0] trunc_ln1287_8_reg_3622;
reg   [37:0] trunc_ln1287_9_reg_3627;
wire   [42:0] trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_ap_return;
reg   [42:0] trunc_ln657_14_reg_3632;
wire   [42:0] trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_return;
reg   [42:0] trunc_ln657_15_reg_3637;
wire   [39:0] trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956_ap_return;
reg   [39:0] trunc_ln657_16_reg_3642;
reg   [0:0] tmp_13_reg_3647;
reg   [36:0] trunc_ln1287_s_reg_3653;
reg   [36:0] trunc_ln1287_10_reg_3658;
wire   [42:0] trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_ap_return;
reg   [42:0] trunc_ln657_17_reg_3663;
wire   [42:0] trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_return;
reg   [42:0] trunc_ln657_18_reg_3668;
wire   [39:0] trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964_ap_return;
reg   [39:0] trunc_ln657_19_reg_3673;
reg   [0:0] tmp_14_reg_3678;
reg   [35:0] trunc_ln1287_11_reg_3684;
reg   [35:0] trunc_ln1287_12_reg_3689;
wire   [42:0] trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_ap_return;
reg   [42:0] trunc_ln657_20_reg_3694;
wire   [42:0] trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_return;
reg   [42:0] trunc_ln657_21_reg_3699;
wire   [39:0] trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972_ap_return;
reg   [39:0] trunc_ln657_22_reg_3704;
reg   [0:0] tmp_15_reg_3709;
reg   [34:0] trunc_ln1287_13_reg_3715;
reg   [34:0] trunc_ln1287_14_reg_3720;
wire   [42:0] trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_ap_return;
reg   [42:0] trunc_ln657_23_reg_3725;
wire   [42:0] trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_return;
reg   [42:0] trunc_ln657_24_reg_3730;
wire   [39:0] trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980_ap_return;
reg   [39:0] trunc_ln657_25_reg_3735;
reg   [0:0] tmp_16_reg_3740;
reg   [33:0] trunc_ln1287_15_reg_3746;
reg   [33:0] trunc_ln1287_16_reg_3751;
wire   [42:0] trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_ap_return;
reg   [42:0] trunc_ln657_26_reg_3756;
wire   [42:0] trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_return;
reg   [42:0] trunc_ln657_27_reg_3761;
wire   [39:0] trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988_ap_return;
reg   [39:0] trunc_ln657_28_reg_3766;
reg   [0:0] tmp_17_reg_3771;
reg   [32:0] trunc_ln1287_17_reg_3777;
reg   [32:0] trunc_ln1287_18_reg_3782;
wire   [42:0] trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return;
reg   [42:0] trunc_ln657_29_reg_3787;
wire   [42:0] trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_return;
reg   [42:0] trunc_ln657_30_reg_3792;
wire   [39:0] trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_return;
reg   [39:0] trunc_ln657_31_reg_3797;
reg   [0:0] tmp_18_reg_3802;
reg   [31:0] trunc_ln1287_19_reg_3808;
reg   [31:0] trunc_ln1287_20_reg_3813;
wire   [42:0] trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_ap_return;
reg   [42:0] trunc_ln657_32_reg_3818;
wire   [42:0] trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return;
reg   [42:0] trunc_ln657_33_reg_3823;
wire   [39:0] trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return;
reg   [39:0] trunc_ln657_34_reg_3828;
reg   [0:0] tmp_19_reg_3833;
reg   [30:0] trunc_ln1287_21_reg_3839;
reg   [30:0] trunc_ln1287_22_reg_3844;
wire   [42:0] trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_ap_return;
reg   [42:0] trunc_ln657_35_reg_3849;
wire   [42:0] trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_return;
reg   [42:0] trunc_ln657_36_reg_3854;
wire   [39:0] trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return;
reg   [39:0] trunc_ln657_37_reg_3859;
reg   [0:0] tmp_20_reg_3864;
reg   [29:0] trunc_ln1287_23_reg_3870;
reg   [29:0] trunc_ln1287_24_reg_3875;
wire   [42:0] trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_ap_return;
reg   [42:0] trunc_ln657_38_reg_3880;
wire   [42:0] trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_return;
reg   [42:0] trunc_ln657_39_reg_3885;
wire   [39:0] trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020_ap_return;
reg   [39:0] trunc_ln657_40_reg_3890;
reg   [0:0] tmp_21_reg_3895;
reg   [28:0] trunc_ln1287_25_reg_3901;
reg   [28:0] trunc_ln1287_26_reg_3906;
wire   [31:0] grp_fu_1252_p2;
reg   [31:0] div_i_reg_3911;
wire   [42:0] trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_ap_return;
reg   [42:0] trunc_ln657_41_reg_3916;
wire   [42:0] trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_return;
reg   [42:0] trunc_ln657_42_reg_3921;
wire   [39:0] trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028_ap_return;
reg   [39:0] trunc_ln657_43_reg_3926;
reg   [0:0] tmp_22_reg_3931;
reg   [27:0] trunc_ln1287_27_reg_3937;
reg   [27:0] trunc_ln1287_28_reg_3942;
wire   [42:0] trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_ap_return;
reg   [42:0] trunc_ln657_44_reg_3947;
wire   [42:0] trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_return;
reg   [42:0] trunc_ln657_45_reg_3952;
wire   [39:0] trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_return;
reg   [39:0] trunc_ln657_46_reg_3957;
reg   [0:0] tmp_23_reg_3962;
reg   [26:0] trunc_ln1287_29_reg_3968;
reg   [26:0] trunc_ln1287_30_reg_3973;
wire   [42:0] trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_ap_return;
reg   [42:0] trunc_ln657_47_reg_3978;
wire   [42:0] trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_return;
reg   [42:0] trunc_ln657_48_reg_3983;
wire   [39:0] trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044_ap_return;
reg   [39:0] trunc_ln657_49_reg_3988;
reg   [0:0] tmp_24_reg_3993;
reg   [25:0] trunc_ln1287_31_reg_3999;
reg   [25:0] trunc_ln1287_32_reg_4004;
wire   [42:0] trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_ap_return;
reg   [42:0] trunc_ln657_50_reg_4009;
wire   [42:0] trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_return;
reg   [42:0] trunc_ln657_51_reg_4014;
wire   [39:0] trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052_ap_return;
reg   [39:0] trunc_ln657_52_reg_4019;
reg   [0:0] tmp_25_reg_4024;
reg   [24:0] trunc_ln1287_33_reg_4030;
reg   [24:0] trunc_ln1287_34_reg_4035;
wire   [42:0] trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_ap_return;
reg   [42:0] trunc_ln657_53_reg_4040;
wire   [42:0] trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_return;
reg   [42:0] trunc_ln657_54_reg_4045;
wire   [39:0] trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060_ap_return;
reg   [39:0] trunc_ln657_55_reg_4050;
reg   [0:0] tmp_26_reg_4055;
reg   [23:0] trunc_ln1287_35_reg_4061;
reg   [23:0] trunc_ln1287_36_reg_4066;
wire   [42:0] trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return;
reg   [42:0] trunc_ln657_56_reg_4071;
wire   [42:0] trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_return;
reg   [42:0] trunc_ln657_57_reg_4076;
wire   [39:0] trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068_ap_return;
reg   [39:0] trunc_ln657_58_reg_4081;
reg   [0:0] tmp_27_reg_4086;
reg   [22:0] trunc_ln1287_37_reg_4092;
reg   [22:0] trunc_ln1287_38_reg_4097;
wire   [42:0] trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return;
reg   [42:0] trunc_ln657_59_reg_4102;
wire   [42:0] trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return;
reg   [42:0] trunc_ln657_60_reg_4107;
wire   [39:0] trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_return;
reg   [39:0] trunc_ln657_61_reg_4112;
reg   [0:0] tmp_28_reg_4117;
reg   [21:0] trunc_ln1287_39_reg_4123;
reg   [21:0] trunc_ln1287_40_reg_4128;
wire   [42:0] trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_ap_return;
reg   [42:0] trunc_ln657_62_reg_4133;
wire   [42:0] trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return;
reg   [42:0] trunc_ln657_63_reg_4138;
wire   [39:0] trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084_ap_return;
reg   [39:0] trunc_ln657_64_reg_4143;
reg   [0:0] tmp_29_reg_4148;
reg   [20:0] trunc_ln1287_41_reg_4154;
reg   [20:0] trunc_ln1287_42_reg_4159;
wire   [42:0] trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_ap_return;
reg   [42:0] trunc_ln657_65_reg_4164;
wire   [42:0] trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_return;
reg   [42:0] trunc_ln657_66_reg_4169;
wire   [39:0] trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092_ap_return;
reg   [39:0] trunc_ln657_67_reg_4174;
reg   [0:0] tmp_30_reg_4179;
reg   [19:0] trunc_ln1287_43_reg_4185;
reg   [19:0] trunc_ln1287_44_reg_4190;
wire   [42:0] trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_ap_return;
reg   [42:0] trunc_ln657_68_reg_4195;
wire   [42:0] trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_return;
reg   [42:0] trunc_ln657_69_reg_4200;
wire   [39:0] trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100_ap_return;
reg   [39:0] trunc_ln657_70_reg_4205;
reg   [0:0] tmp_31_reg_4210;
reg   [18:0] trunc_ln1287_45_reg_4216;
reg   [18:0] trunc_ln1287_46_reg_4221;
wire   [42:0] trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_ap_return;
reg   [42:0] trunc_ln657_71_reg_4226;
wire   [42:0] trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_return;
reg   [42:0] trunc_ln657_72_reg_4231;
wire   [39:0] trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108_ap_return;
reg   [39:0] trunc_ln657_73_reg_4236;
reg   [0:0] tmp_32_reg_4241;
reg   [17:0] trunc_ln1287_47_reg_4247;
reg   [17:0] trunc_ln1287_48_reg_4252;
wire   [42:0] trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_ap_return;
reg   [42:0] trunc_ln657_74_reg_4257;
wire   [42:0] trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_return;
reg   [42:0] trunc_ln657_75_reg_4262;
wire   [39:0] trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116_ap_return;
reg   [39:0] trunc_ln657_76_reg_4267;
reg   [0:0] tmp_33_reg_4272;
reg   [16:0] trunc_ln1287_49_reg_4278;
reg   [16:0] trunc_ln1287_50_reg_4283;
wire   [42:0] trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_ap_return;
reg   [42:0] trunc_ln657_77_reg_4288;
wire   [42:0] trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_return;
reg   [42:0] trunc_ln657_78_reg_4293;
wire   [39:0] trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_return;
reg   [39:0] trunc_ln657_79_reg_4298;
reg   [0:0] tmp_34_reg_4303;
reg   [15:0] trunc_ln1287_51_reg_4309;
reg   [15:0] trunc_ln1287_52_reg_4314;
wire   [42:0] trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_ap_return;
reg   [42:0] trunc_ln657_80_reg_4319;
wire   [42:0] trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_return;
reg   [42:0] trunc_ln657_81_reg_4324;
wire   [39:0] trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132_ap_return;
reg   [39:0] trunc_ln657_82_reg_4329;
reg   [0:0] tmp_35_reg_4334;
reg   [14:0] trunc_ln1287_53_reg_4340;
reg   [14:0] trunc_ln1287_54_reg_4345;
wire   [42:0] trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_ap_return;
reg   [42:0] trunc_ln657_83_reg_4350;
wire   [42:0] trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_return;
reg   [42:0] trunc_ln657_84_reg_4355;
wire   [39:0] trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return;
reg   [39:0] trunc_ln657_85_reg_4360;
reg   [0:0] tmp_36_reg_4365;
reg   [13:0] trunc_ln1287_55_reg_4371;
reg   [13:0] trunc_ln1287_56_reg_4376;
wire   [42:0] trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return;
reg   [42:0] trunc_ln657_86_reg_4381;
wire   [42:0] trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_return;
reg   [42:0] trunc_ln657_87_reg_4386;
wire   [39:0] trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return;
reg   [39:0] trunc_ln657_88_reg_4391;
reg   [0:0] tmp_37_reg_4396;
reg   [12:0] trunc_ln1287_57_reg_4402;
reg   [12:0] trunc_ln1287_58_reg_4407;
wire   [42:0] trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_ap_return;
reg   [42:0] trunc_ln657_89_reg_4412;
wire   [42:0] trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return;
reg   [42:0] trunc_ln657_90_reg_4417;
wire   [39:0] trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156_ap_return;
reg   [39:0] trunc_ln657_91_reg_4422;
reg   [0:0] tmp_38_reg_4427;
reg   [11:0] trunc_ln1287_59_reg_4433;
reg   [11:0] trunc_ln1287_60_reg_4438;
wire   [42:0] trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_ap_return;
reg   [42:0] trunc_ln657_92_reg_4443;
wire   [42:0] trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_return;
reg   [42:0] trunc_ln657_93_reg_4448;
wire   [39:0] trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_return;
reg   [39:0] trunc_ln657_94_reg_4453;
reg   [0:0] tmp_39_reg_4458;
reg   [10:0] trunc_ln1287_61_reg_4464;
reg   [10:0] trunc_ln1287_62_reg_4469;
wire   [42:0] trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_ap_return;
reg   [42:0] trunc_ln657_95_reg_4474;
wire   [42:0] trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_return;
reg   [42:0] trunc_ln657_96_reg_4479;
wire   [39:0] trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172_ap_return;
reg   [39:0] trunc_ln657_97_reg_4484;
reg   [0:0] tmp_40_reg_4489;
reg   [9:0] trunc_ln1287_63_reg_4495;
reg   [9:0] trunc_ln1287_64_reg_4500;
wire   [42:0] trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_ap_return;
reg   [42:0] trunc_ln657_98_reg_4505;
wire   [42:0] trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_return;
reg   [42:0] trunc_ln657_99_reg_4510;
wire   [39:0] trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180_ap_return;
reg   [39:0] trunc_ln657_100_reg_4515;
reg   [0:0] tmp_41_reg_4520;
reg   [8:0] trunc_ln1287_65_reg_4526;
reg   [8:0] trunc_ln1287_66_reg_4531;
wire   [42:0] trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_ap_return;
reg   [42:0] trunc_ln657_101_reg_4536;
wire   [42:0] trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_return;
reg   [42:0] trunc_ln657_102_reg_4541;
wire   [39:0] trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188_ap_return;
reg   [39:0] trunc_ln657_103_reg_4546;
reg   [0:0] tmp_42_reg_4551;
reg   [7:0] trunc_ln1287_67_reg_4557;
reg   [7:0] trunc_ln1287_68_reg_4562;
wire   [42:0] trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_ap_return;
reg   [42:0] trunc_ln657_104_reg_4567;
wire   [42:0] trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_return;
reg   [42:0] trunc_ln657_105_reg_4572;
wire   [39:0] trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196_ap_return;
reg   [39:0] trunc_ln657_106_reg_4577;
reg   [0:0] tmp_43_reg_4582;
reg   [6:0] trunc_ln1287_69_reg_4588;
reg   [6:0] trunc_ln1287_70_reg_4593;
wire   [42:0] trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_ap_return;
reg   [42:0] trunc_ln657_107_reg_4598;
wire   [42:0] trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_return;
reg   [42:0] trunc_ln657_108_reg_4603;
wire   [39:0] trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204_ap_return;
reg   [39:0] trunc_ln657_109_reg_4608;
reg   [0:0] tmp_44_reg_4613;
reg   [5:0] trunc_ln1287_71_reg_4619;
reg   [5:0] trunc_ln1287_72_reg_4624;
wire   [42:0] trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_ap_return;
reg   [42:0] trunc_ln657_110_reg_4629;
wire   [42:0] trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_return;
reg   [42:0] trunc_ln657_111_reg_4634;
wire   [39:0] trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_return;
reg   [39:0] trunc_ln657_112_reg_4639;
reg   [0:0] tmp_45_reg_4644;
reg   [4:0] trunc_ln1287_73_reg_4650;
reg   [4:0] trunc_ln1287_74_reg_4655;
wire   [42:0] trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_ap_return;
reg   [42:0] trunc_ln657_113_reg_4660;
wire   [42:0] trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_return;
reg   [42:0] trunc_ln657_114_reg_4665;
wire   [39:0] trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220_ap_return;
reg   [39:0] trunc_ln657_115_reg_4670;
reg   [0:0] tmp_46_reg_4675;
reg   [3:0] trunc_ln1287_75_reg_4681;
reg   [3:0] trunc_ln1287_76_reg_4686;
wire   [42:0] trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_ap_return;
reg   [42:0] trunc_ln657_117_reg_4691;
wire   [39:0] trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228_ap_return;
reg   [39:0] trunc_ln657_118_reg_4696;
reg   [0:0] tmp_47_reg_4701;
reg   [2:0] trunc_ln1287_77_reg_4707;
wire   [39:0] trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_ap_return;
reg   [39:0] trunc_ln657_120_reg_4712;
reg   [0:0] tmp_48_reg_4717;
wire   [39:0] trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_ap_return;
reg   [39:0] trunc_ln657_121_reg_4722;
wire   [0:0] icmp_ln889_fu_3136_p2;
reg   [0:0] icmp_ln889_reg_4730;
reg   [0:0] icmp_ln889_reg_4730_pp0_iter45_reg;
reg   [0:0] icmp_ln889_reg_4730_pp0_iter46_reg;
wire   [0:0] p_Result_12_fu_3141_p3;
reg   [0:0] p_Result_12_reg_4734;
reg   [0:0] p_Result_12_reg_4734_pp0_iter45_reg;
reg   [0:0] p_Result_12_reg_4734_pp0_iter46_reg;
wire   [39:0] tmp_V_2_fu_3153_p3;
reg   [39:0] tmp_V_2_reg_4739;
reg   [39:0] tmp_V_2_reg_4739_pp0_iter45_reg;
wire   [31:0] sub_ln898_fu_3190_p2;
reg   [31:0] sub_ln898_reg_4747;
reg   [31:0] sub_ln898_reg_4747_pp0_iter45_reg;
wire   [5:0] trunc_ln901_fu_3196_p1;
reg   [5:0] trunc_ln901_reg_4754;
wire   [7:0] trunc_ln897_fu_3200_p1;
reg   [7:0] trunc_ln897_reg_4759;
reg   [7:0] trunc_ln897_reg_4759_pp0_iter45_reg;
reg   [7:0] trunc_ln897_reg_4759_pp0_iter46_reg;
wire   [31:0] lsb_index_fu_3204_p2;
reg   [31:0] lsb_index_reg_4764;
wire   [0:0] icmp_ln900_fu_3219_p2;
reg   [0:0] icmp_ln900_reg_4770;
wire   [0:0] icmp_ln903_fu_3261_p2;
reg   [0:0] icmp_ln903_reg_4775;
wire   [0:0] icmp_ln908_fu_3267_p2;
reg   [0:0] icmp_ln908_reg_4780;
reg   [39:0] m_4_reg_4786;
reg   [0:0] p_Result_8_reg_4791;
wire    trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_ready;
wire   [41:0] trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_b;
wire    trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_add;
wire    trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_ready;
wire    trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_add;
wire    trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_ready;
wire   [41:0] trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_b;
wire    trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_add;
wire    trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_ready;
wire   [41:0] trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_b;
wire    trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_add;
wire    trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_ready;
wire   [41:0] trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_b;
wire    trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_add;
wire    trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_ready;
wire   [41:0] trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_b;
wire    trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_add;
wire    trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_ready;
wire   [41:0] trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_b;
wire    trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_add;
wire    trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_ready;
wire   [41:0] trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_b;
wire    trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_add;
wire    trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_ready;
wire   [41:0] trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_b;
wire    trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_add;
wire    trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_ready;
wire   [41:0] trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_b;
wire    trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_add;
wire    trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_ready;
wire   [41:0] trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_b;
wire    trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_add;
wire    trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_ready;
wire   [41:0] trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_b;
wire    trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_add;
wire    trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_ready;
wire   [41:0] trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_b;
wire    trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_add;
wire    trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_ready;
wire   [41:0] trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_b;
wire    trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_add;
wire    trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_ready;
wire   [41:0] trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_b;
wire    trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_add;
wire    trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_ready;
wire   [41:0] trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_b;
wire    trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_add;
wire    trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_ready;
wire   [41:0] trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_b;
wire    trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_add;
wire    trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_ready;
wire   [41:0] trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_b;
wire    trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_add;
wire    trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_ready;
wire   [41:0] trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_b;
wire    trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_add;
wire    trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_ready;
wire   [41:0] trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_b;
wire    trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_add;
wire    trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_ready;
wire   [41:0] trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_b;
wire    trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_add;
wire    trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_ready;
wire   [41:0] trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_b;
wire    trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_add;
wire    trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_ready;
wire   [41:0] trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_b;
wire    trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_add;
wire    trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_ready;
wire   [41:0] trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_b;
wire    trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_add;
wire    trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_ready;
wire   [41:0] trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_b;
wire    trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_add;
wire    trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_ready;
wire   [41:0] trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_b;
wire    trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_add;
wire    trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_ready;
wire   [41:0] trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_b;
wire    trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_add;
wire    trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_ready;
wire   [41:0] trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_b;
wire    trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_add;
wire    trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_ready;
wire   [41:0] trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_b;
wire    trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_add;
wire    trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_ready;
wire   [41:0] trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_b;
wire    trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_add;
wire    trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_ready;
wire   [41:0] trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_b;
wire    trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_add;
wire    trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_ready;
wire   [41:0] trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_b;
wire    trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_add;
wire    trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_ready;
wire   [41:0] trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_b;
wire    trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_add;
wire    trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_ready;
wire   [41:0] trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_b;
wire    trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_add;
wire    trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_ready;
wire   [41:0] trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_b;
wire    trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_add;
wire    trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_ready;
wire   [41:0] trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_b;
wire    trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_add;
wire    trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_ready;
wire   [41:0] trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_b;
wire    trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_add;
wire    trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_ready;
wire   [41:0] trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_b;
wire    trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_add;
wire    trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_ready;
wire   [41:0] trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_b;
wire    trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_add;
wire    trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_ap_ready;
wire   [41:0] trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_b;
wire    trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_add;
wire    trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_ready;
wire   [41:0] trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_b;
wire    trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_add;
wire   [42:0] trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return;
wire    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_ap_ready;
wire   [42:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_a;
wire    trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_ready;
wire   [42:0] trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_b;
wire    trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_ready;
wire   [42:0] trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_b;
wire    trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_ap_ready;
wire   [42:0] trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_b;
wire    trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_ap_ready;
wire   [42:0] trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_b;
wire    trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_ap_ready;
wire   [42:0] trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_b;
wire    trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_ap_ready;
wire   [42:0] trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_b;
wire    trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_ap_ready;
wire   [42:0] trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_b;
wire    trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_ap_ready;
wire   [42:0] trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_b;
wire    trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_ap_ready;
wire   [42:0] trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_b;
wire    trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_ready;
wire   [42:0] trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_b;
wire    trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_ap_ready;
wire   [42:0] trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_b;
wire    trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_ap_ready;
wire   [42:0] trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_b;
wire    trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_ap_ready;
wire   [42:0] trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_b;
wire    trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_ap_ready;
wire   [42:0] trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_b;
wire    trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_ap_ready;
wire   [42:0] trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_b;
wire    trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_ap_ready;
wire   [42:0] trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_b;
wire    trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_ap_ready;
wire   [42:0] trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_b;
wire    trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_ap_ready;
wire   [42:0] trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_b;
wire    trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_ready;
wire   [42:0] trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_b;
wire    trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_ready;
wire   [42:0] trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_b;
wire    trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_ap_ready;
wire   [42:0] trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_b;
wire    trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_ap_ready;
wire   [42:0] trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_b;
wire    trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_ap_ready;
wire   [42:0] trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_b;
wire    trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_ap_ready;
wire   [42:0] trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_b;
wire    trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_ap_ready;
wire   [42:0] trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_b;
wire    trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_ap_ready;
wire   [42:0] trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_b;
wire    trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_ap_ready;
wire   [42:0] trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_b;
wire    trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_ap_ready;
wire   [42:0] trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_b;
wire    trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_ready;
wire   [42:0] trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_b;
wire    trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_ap_ready;
wire   [42:0] trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_b;
wire    trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_ap_ready;
wire   [42:0] trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_b;
wire    trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_ap_ready;
wire   [42:0] trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_b;
wire    trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_ap_ready;
wire   [42:0] trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_b;
wire    trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_ap_ready;
wire   [42:0] trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_b;
wire    trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_ap_ready;
wire   [42:0] trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_b;
wire    trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_ap_ready;
wire   [42:0] trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_b;
wire    trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_ap_ready;
wire   [42:0] trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_b;
wire    trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_ap_ready;
wire   [42:0] trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_b;
wire    trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_ready;
wire   [42:0] trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_b;
wire   [42:0] trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return;
wire    trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915_ap_ready;
wire    trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924_ap_ready;
wire    trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932_ap_ready;
wire    trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940_ap_ready;
wire    trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948_ap_ready;
wire    trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956_ap_ready;
wire    trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964_ap_ready;
wire    trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972_ap_ready;
wire    trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980_ap_ready;
wire    trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988_ap_ready;
wire    trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_ready;
wire    trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_ready;
wire    trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_ready;
wire    trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020_ap_ready;
wire    trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028_ap_ready;
wire    trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_ready;
wire    trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044_ap_ready;
wire    trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052_ap_ready;
wire    trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060_ap_ready;
wire    trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068_ap_ready;
wire    trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_ready;
wire    trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084_ap_ready;
wire    trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092_ap_ready;
wire    trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100_ap_ready;
wire    trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108_ap_ready;
wire    trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116_ap_ready;
wire    trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_ready;
wire    trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132_ap_ready;
wire    trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_ready;
wire    trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_ready;
wire    trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156_ap_ready;
wire    trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_ready;
wire    trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172_ap_ready;
wire    trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180_ap_ready;
wire    trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188_ap_ready;
wire    trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196_ap_ready;
wire    trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204_ap_ready;
wire    trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_ready;
wire    trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220_ap_ready;
wire    trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228_ap_ready;
wire    trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_ap_ready;
wire   [0:0] trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_add;
wire    trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_ap_ready;
wire   [0:0] trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_add;
reg   [31:0] ap_phi_mux_retval_0_phi_fu_336_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter1_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter2_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter3_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter4_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter5_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter6_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter7_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter8_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter9_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter10_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter11_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter12_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter13_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter14_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter15_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter16_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter17_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter18_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter19_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter20_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter21_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter22_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter23_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter24_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter25_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter26_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter27_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter28_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter29_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter30_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter31_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter32_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter33_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter34_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter35_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter36_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter37_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter38_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter39_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter40_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter41_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter42_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter43_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter44_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter45_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter46_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter47_retval_0_reg_332;
wire   [31:0] bitcast_ln698_fu_3422_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln182_fu_1414_p2;
wire   [0:0] xor_ln182_1_fu_1449_p2;
wire   [0:0] xor_ln182_2_fu_1488_p2;
wire   [0:0] xor_ln182_3_fu_1531_p2;
wire   [0:0] xor_ln182_4_fu_1574_p2;
wire   [0:0] xor_ln182_5_fu_1617_p2;
wire   [0:0] xor_ln182_6_fu_1660_p2;
wire   [0:0] xor_ln182_7_fu_1703_p2;
wire   [0:0] xor_ln182_8_fu_1746_p2;
wire   [0:0] xor_ln182_9_fu_1789_p2;
wire   [0:0] xor_ln182_10_fu_1832_p2;
wire   [0:0] xor_ln182_11_fu_1875_p2;
wire   [0:0] xor_ln182_12_fu_1918_p2;
wire   [0:0] xor_ln182_13_fu_1961_p2;
wire   [0:0] xor_ln182_14_fu_2004_p2;
wire   [0:0] xor_ln182_15_fu_2047_p2;
wire   [0:0] xor_ln182_16_fu_2090_p2;
wire   [0:0] xor_ln182_17_fu_2133_p2;
wire   [0:0] xor_ln182_18_fu_2176_p2;
wire   [0:0] xor_ln182_19_fu_2219_p2;
wire   [0:0] xor_ln182_20_fu_2262_p2;
wire   [0:0] xor_ln182_21_fu_2305_p2;
wire   [0:0] xor_ln182_22_fu_2348_p2;
wire   [0:0] xor_ln182_23_fu_2391_p2;
wire   [0:0] xor_ln182_24_fu_2434_p2;
wire   [0:0] xor_ln182_25_fu_2477_p2;
wire   [0:0] xor_ln182_26_fu_2520_p2;
wire   [0:0] xor_ln182_27_fu_2563_p2;
wire   [0:0] xor_ln182_28_fu_2606_p2;
wire   [0:0] xor_ln182_29_fu_2649_p2;
wire   [0:0] xor_ln182_30_fu_2692_p2;
wire   [0:0] xor_ln182_31_fu_2735_p2;
wire   [0:0] xor_ln182_32_fu_2778_p2;
wire   [0:0] xor_ln182_33_fu_2821_p2;
wire   [0:0] xor_ln182_34_fu_2864_p2;
wire   [0:0] xor_ln182_35_fu_2907_p2;
wire   [0:0] xor_ln182_36_fu_2950_p2;
wire   [0:0] xor_ln182_37_fu_2993_p2;
wire   [0:0] xor_ln182_38_fu_3036_p2;
wire   [0:0] xor_ln182_39_fu_3079_p2;
wire   [31:0] data_V_fu_1258_p1;
wire   [31:0] data_V_1_fu_1272_p1;
wire   [7:0] tmp_54_fu_1276_p4;
wire   [8:0] zext_ln1300_fu_1286_p1;
wire   [7:0] tmp_53_fu_1262_p4;
wire   [8:0] ret_fu_1290_p2;
wire   [8:0] zext_ln832_fu_1296_p1;
wire   [8:0] ret_4_fu_1312_p2;
wire   [8:0] sub_ln1321_fu_1334_p2;
wire   [39:0] y_V_fu_1348_p4;
wire  signed [31:0] sh_prom_i_i_i_cast_cast_cast_fu_1361_p1;
wire   [42:0] zext_ln710_2_fu_1357_p1;
wire   [42:0] sh_prom_i_i_i_cast_cast_cast_cast_fu_1364_p1;
wire   [42:0] r_V_fu_1368_p2;
wire   [42:0] r_V_1_fu_1374_p2;
wire   [39:0] x_V_fu_1395_p4;
wire   [39:0] tmp_V_fu_3148_p2;
reg   [39:0] p_Result_s_fu_3160_p4;
wire   [63:0] p_Result_13_fu_3170_p3;
reg   [63:0] tmp_fu_3178_p3;
wire   [31:0] l_fu_3186_p1;
wire   [30:0] tmp_50_fu_3209_p4;
wire   [5:0] sub_ln901_fu_3225_p2;
wire   [39:0] zext_ln901_fu_3230_p1;
wire   [39:0] zext_ln903_fu_3240_p1;
wire   [39:0] lshr_ln901_fu_3234_p2;
wire   [39:0] shl_ln903_fu_3244_p2;
wire   [39:0] or_ln903_1_fu_3250_p2;
wire   [39:0] and_ln903_fu_3256_p2;
wire   [0:0] tmp_51_fu_3273_p3;
wire   [0:0] p_Result_14_fu_3286_p3;
wire   [0:0] xor_ln903_fu_3280_p2;
wire   [31:0] sub_ln909_fu_3298_p2;
wire   [39:0] zext_ln909_fu_3303_p1;
wire   [31:0] add_ln908_fu_3318_p2;
wire   [39:0] zext_ln908_fu_3323_p1;
wire   [0:0] select_ln900_fu_3312_p3;
wire   [0:0] and_ln903_1_fu_3292_p2;
wire   [39:0] lshr_ln908_fu_3327_p2;
wire   [39:0] shl_ln909_fu_3307_p2;
wire   [39:0] m_fu_3339_p3;
wire   [0:0] select_ln908_fu_3332_p3;
wire   [40:0] zext_ln905_fu_3346_p1;
wire   [40:0] zext_ln915_fu_3350_p1;
wire   [40:0] m_1_fu_3354_p2;
wire   [7:0] sub_ln918_fu_3388_p2;
wire   [7:0] select_ln897_fu_3381_p3;
wire   [7:0] add_ln918_fu_3393_p2;
wire   [63:0] zext_ln905_1_fu_3378_p1;
wire   [8:0] tmp_5_fu_3399_p3;
wire   [63:0] p_Result_15_fu_3406_p5;
wire   [31:0] LD_fu_3418_p1;
reg    grp_fu_1252_ce;
reg   [31:0] y_in_int_reg;
reg   [31:0] x_in_int_reg;
reg    ap_condition_1620;
wire    ap_ce_reg;

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348(
    .ap_ready(trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_ready),
    .a(r_V_3_reg_3465),
    .b(trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_b),
    .add(trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_add),
    .ap_return(trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355(
    .ap_ready(trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_ready),
    .a(trunc_ln657_1_reg_3482),
    .b(trunc_ln1287_1_reg_3503),
    .add(trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_add),
    .ap_return(trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362(
    .ap_ready(trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_ready),
    .a(trunc_ln657_4_reg_3513),
    .b(trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_b),
    .add(trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_add),
    .ap_return(trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369(
    .ap_ready(trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_ready),
    .a(trunc_ln657_7_reg_3544),
    .b(trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_b),
    .add(trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_add),
    .ap_return(trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376(
    .ap_ready(trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_ready),
    .a(trunc_ln657_s_reg_3575),
    .b(trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_b),
    .add(trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_add),
    .ap_return(trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383(
    .ap_ready(trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_ready),
    .a(trunc_ln657_12_reg_3606),
    .b(trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_b),
    .add(trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_add),
    .ap_return(trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390(
    .ap_ready(trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_ready),
    .a(trunc_ln657_15_reg_3637),
    .b(trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_b),
    .add(trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_add),
    .ap_return(trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397(
    .ap_ready(trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_ready),
    .a(trunc_ln657_18_reg_3668),
    .b(trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_b),
    .add(trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_add),
    .ap_return(trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404(
    .ap_ready(trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_ready),
    .a(trunc_ln657_21_reg_3699),
    .b(trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_b),
    .add(trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_add),
    .ap_return(trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411(
    .ap_ready(trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_ready),
    .a(trunc_ln657_24_reg_3730),
    .b(trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_b),
    .add(trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_add),
    .ap_return(trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418(
    .ap_ready(trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_ready),
    .a(trunc_ln657_27_reg_3761),
    .b(trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_b),
    .add(trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_add),
    .ap_return(trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425(
    .ap_ready(trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_ready),
    .a(trunc_ln657_30_reg_3792),
    .b(trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_b),
    .add(trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_add),
    .ap_return(trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432(
    .ap_ready(trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_ready),
    .a(trunc_ln657_33_reg_3823),
    .b(trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_b),
    .add(trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_add),
    .ap_return(trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439(
    .ap_ready(trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_ready),
    .a(trunc_ln657_36_reg_3854),
    .b(trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_b),
    .add(trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_add),
    .ap_return(trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446(
    .ap_ready(trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_ready),
    .a(trunc_ln657_39_reg_3885),
    .b(trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_b),
    .add(trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_add),
    .ap_return(trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453(
    .ap_ready(trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_ready),
    .a(trunc_ln657_42_reg_3921),
    .b(trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_b),
    .add(trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_add),
    .ap_return(trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460(
    .ap_ready(trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_ready),
    .a(trunc_ln657_45_reg_3952),
    .b(trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_b),
    .add(trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_add),
    .ap_return(trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467(
    .ap_ready(trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_ready),
    .a(trunc_ln657_48_reg_3983),
    .b(trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_b),
    .add(trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_add),
    .ap_return(trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474(
    .ap_ready(trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_ready),
    .a(trunc_ln657_51_reg_4014),
    .b(trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_b),
    .add(trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_add),
    .ap_return(trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481(
    .ap_ready(trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_ready),
    .a(trunc_ln657_54_reg_4045),
    .b(trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_b),
    .add(trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_add),
    .ap_return(trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488(
    .ap_ready(trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_ready),
    .a(trunc_ln657_57_reg_4076),
    .b(trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_b),
    .add(trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_add),
    .ap_return(trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495(
    .ap_ready(trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_ready),
    .a(trunc_ln657_60_reg_4107),
    .b(trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_b),
    .add(trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_add),
    .ap_return(trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502(
    .ap_ready(trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_ready),
    .a(trunc_ln657_63_reg_4138),
    .b(trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_b),
    .add(trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_add),
    .ap_return(trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509(
    .ap_ready(trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_ready),
    .a(trunc_ln657_66_reg_4169),
    .b(trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_b),
    .add(trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_add),
    .ap_return(trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516(
    .ap_ready(trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_ready),
    .a(trunc_ln657_69_reg_4200),
    .b(trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_b),
    .add(trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_add),
    .ap_return(trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523(
    .ap_ready(trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_ready),
    .a(trunc_ln657_72_reg_4231),
    .b(trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_b),
    .add(trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_add),
    .ap_return(trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530(
    .ap_ready(trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_ready),
    .a(trunc_ln657_75_reg_4262),
    .b(trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_b),
    .add(trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_add),
    .ap_return(trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537(
    .ap_ready(trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_ready),
    .a(trunc_ln657_78_reg_4293),
    .b(trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_b),
    .add(trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_add),
    .ap_return(trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544(
    .ap_ready(trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_ready),
    .a(trunc_ln657_81_reg_4324),
    .b(trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_b),
    .add(trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_add),
    .ap_return(trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551(
    .ap_ready(trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_ready),
    .a(trunc_ln657_84_reg_4355),
    .b(trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_b),
    .add(trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_add),
    .ap_return(trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558(
    .ap_ready(trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_ready),
    .a(trunc_ln657_87_reg_4386),
    .b(trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_b),
    .add(trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_add),
    .ap_return(trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565(
    .ap_ready(trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_ready),
    .a(trunc_ln657_90_reg_4417),
    .b(trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_b),
    .add(trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_add),
    .ap_return(trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572(
    .ap_ready(trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_ready),
    .a(trunc_ln657_93_reg_4448),
    .b(trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_b),
    .add(trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_add),
    .ap_return(trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579(
    .ap_ready(trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_ready),
    .a(trunc_ln657_96_reg_4479),
    .b(trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_b),
    .add(trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_add),
    .ap_return(trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586(
    .ap_ready(trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_ready),
    .a(trunc_ln657_99_reg_4510),
    .b(trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_b),
    .add(trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_add),
    .ap_return(trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593(
    .ap_ready(trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_ready),
    .a(trunc_ln657_102_reg_4541),
    .b(trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_b),
    .add(trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_add),
    .ap_return(trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600(
    .ap_ready(trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_ready),
    .a(trunc_ln657_105_reg_4572),
    .b(trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_b),
    .add(trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_add),
    .ap_return(trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607(
    .ap_ready(trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_ready),
    .a(trunc_ln657_108_reg_4603),
    .b(trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_b),
    .add(trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_add),
    .ap_return(trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614(
    .ap_ready(trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_ready),
    .a(trunc_ln657_111_reg_4634),
    .b(trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_b),
    .add(trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_add),
    .ap_return(trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621(
    .ap_ready(trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_ap_ready),
    .a(trunc_ln657_114_reg_4665),
    .b(trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_b),
    .add(trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_add),
    .ap_return(trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628(
    .ap_ready(trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_ready),
    .a(trunc_ln657_117_reg_4691),
    .b(trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_b),
    .add(trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_add),
    .ap_return(trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635(
    .ap_ready(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_ap_ready),
    .a(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_a),
    .b(r_V_3_reg_3465),
    .add(xor_ln182_fu_1414_p2),
    .ap_return(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642(
    .ap_ready(trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_ready),
    .a(trunc_ln_reg_3477),
    .b(trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_b),
    .add(xor_ln182_1_fu_1449_p2),
    .ap_return(trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649(
    .ap_ready(trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_ready),
    .a(trunc_ln657_3_reg_3508),
    .b(trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_b),
    .add(xor_ln182_2_fu_1488_p2),
    .ap_return(trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656(
    .ap_ready(trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_ap_ready),
    .a(trunc_ln657_6_reg_3539),
    .b(trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_b),
    .add(xor_ln182_3_fu_1531_p2),
    .ap_return(trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663(
    .ap_ready(trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_ap_ready),
    .a(trunc_ln657_9_reg_3570),
    .b(trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_b),
    .add(xor_ln182_4_fu_1574_p2),
    .ap_return(trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670(
    .ap_ready(trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_ap_ready),
    .a(trunc_ln657_11_reg_3601),
    .b(trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_b),
    .add(xor_ln182_5_fu_1617_p2),
    .ap_return(trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677(
    .ap_ready(trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_ap_ready),
    .a(trunc_ln657_14_reg_3632),
    .b(trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_b),
    .add(xor_ln182_6_fu_1660_p2),
    .ap_return(trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684(
    .ap_ready(trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_ap_ready),
    .a(trunc_ln657_17_reg_3663),
    .b(trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_b),
    .add(xor_ln182_7_fu_1703_p2),
    .ap_return(trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691(
    .ap_ready(trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_ap_ready),
    .a(trunc_ln657_20_reg_3694),
    .b(trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_b),
    .add(xor_ln182_8_fu_1746_p2),
    .ap_return(trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698(
    .ap_ready(trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_ap_ready),
    .a(trunc_ln657_23_reg_3725),
    .b(trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_b),
    .add(xor_ln182_9_fu_1789_p2),
    .ap_return(trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705(
    .ap_ready(trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_ready),
    .a(trunc_ln657_26_reg_3756),
    .b(trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_b),
    .add(xor_ln182_10_fu_1832_p2),
    .ap_return(trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712(
    .ap_ready(trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_ap_ready),
    .a(trunc_ln657_29_reg_3787),
    .b(trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_b),
    .add(xor_ln182_11_fu_1875_p2),
    .ap_return(trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719(
    .ap_ready(trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_ap_ready),
    .a(trunc_ln657_32_reg_3818),
    .b(trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_b),
    .add(xor_ln182_12_fu_1918_p2),
    .ap_return(trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726(
    .ap_ready(trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_ap_ready),
    .a(trunc_ln657_35_reg_3849),
    .b(trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_b),
    .add(xor_ln182_13_fu_1961_p2),
    .ap_return(trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733(
    .ap_ready(trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_ap_ready),
    .a(trunc_ln657_38_reg_3880),
    .b(trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_b),
    .add(xor_ln182_14_fu_2004_p2),
    .ap_return(trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740(
    .ap_ready(trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_ap_ready),
    .a(trunc_ln657_41_reg_3916),
    .b(trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_b),
    .add(xor_ln182_15_fu_2047_p2),
    .ap_return(trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747(
    .ap_ready(trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_ap_ready),
    .a(trunc_ln657_44_reg_3947),
    .b(trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_b),
    .add(xor_ln182_16_fu_2090_p2),
    .ap_return(trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754(
    .ap_ready(trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_ap_ready),
    .a(trunc_ln657_47_reg_3978),
    .b(trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_b),
    .add(xor_ln182_17_fu_2133_p2),
    .ap_return(trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761(
    .ap_ready(trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_ap_ready),
    .a(trunc_ln657_50_reg_4009),
    .b(trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_b),
    .add(xor_ln182_18_fu_2176_p2),
    .ap_return(trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768(
    .ap_ready(trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_ready),
    .a(trunc_ln657_53_reg_4040),
    .b(trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_b),
    .add(xor_ln182_19_fu_2219_p2),
    .ap_return(trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775(
    .ap_ready(trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_ready),
    .a(trunc_ln657_56_reg_4071),
    .b(trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_b),
    .add(xor_ln182_20_fu_2262_p2),
    .ap_return(trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782(
    .ap_ready(trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_ap_ready),
    .a(trunc_ln657_59_reg_4102),
    .b(trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_b),
    .add(xor_ln182_21_fu_2305_p2),
    .ap_return(trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789(
    .ap_ready(trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_ap_ready),
    .a(trunc_ln657_62_reg_4133),
    .b(trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_b),
    .add(xor_ln182_22_fu_2348_p2),
    .ap_return(trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796(
    .ap_ready(trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_ap_ready),
    .a(trunc_ln657_65_reg_4164),
    .b(trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_b),
    .add(xor_ln182_23_fu_2391_p2),
    .ap_return(trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803(
    .ap_ready(trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_ap_ready),
    .a(trunc_ln657_68_reg_4195),
    .b(trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_b),
    .add(xor_ln182_24_fu_2434_p2),
    .ap_return(trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810(
    .ap_ready(trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_ap_ready),
    .a(trunc_ln657_71_reg_4226),
    .b(trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_b),
    .add(xor_ln182_25_fu_2477_p2),
    .ap_return(trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817(
    .ap_ready(trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_ap_ready),
    .a(trunc_ln657_74_reg_4257),
    .b(trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_b),
    .add(xor_ln182_26_fu_2520_p2),
    .ap_return(trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824(
    .ap_ready(trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_ap_ready),
    .a(trunc_ln657_77_reg_4288),
    .b(trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_b),
    .add(xor_ln182_27_fu_2563_p2),
    .ap_return(trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831(
    .ap_ready(trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_ap_ready),
    .a(trunc_ln657_80_reg_4319),
    .b(trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_b),
    .add(xor_ln182_28_fu_2606_p2),
    .ap_return(trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838(
    .ap_ready(trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_ready),
    .a(trunc_ln657_83_reg_4350),
    .b(trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_b),
    .add(xor_ln182_29_fu_2649_p2),
    .ap_return(trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845(
    .ap_ready(trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_ap_ready),
    .a(trunc_ln657_86_reg_4381),
    .b(trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_b),
    .add(xor_ln182_30_fu_2692_p2),
    .ap_return(trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852(
    .ap_ready(trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_ap_ready),
    .a(trunc_ln657_89_reg_4412),
    .b(trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_b),
    .add(xor_ln182_31_fu_2735_p2),
    .ap_return(trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859(
    .ap_ready(trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_ap_ready),
    .a(trunc_ln657_92_reg_4443),
    .b(trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_b),
    .add(xor_ln182_32_fu_2778_p2),
    .ap_return(trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866(
    .ap_ready(trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_ap_ready),
    .a(trunc_ln657_95_reg_4474),
    .b(trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_b),
    .add(xor_ln182_33_fu_2821_p2),
    .ap_return(trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873(
    .ap_ready(trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_ap_ready),
    .a(trunc_ln657_98_reg_4505),
    .b(trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_b),
    .add(xor_ln182_34_fu_2864_p2),
    .ap_return(trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880(
    .ap_ready(trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_ap_ready),
    .a(trunc_ln657_101_reg_4536),
    .b(trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_b),
    .add(xor_ln182_35_fu_2907_p2),
    .ap_return(trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887(
    .ap_ready(trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_ap_ready),
    .a(trunc_ln657_104_reg_4567),
    .b(trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_b),
    .add(xor_ln182_36_fu_2950_p2),
    .ap_return(trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894(
    .ap_ready(trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_ap_ready),
    .a(trunc_ln657_107_reg_4598),
    .b(trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_b),
    .add(xor_ln182_37_fu_2993_p2),
    .ap_return(trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901(
    .ap_ready(trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_ap_ready),
    .a(trunc_ln657_110_reg_4629),
    .b(trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_b),
    .add(xor_ln182_38_fu_3036_p2),
    .ap_return(trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908(
    .ap_ready(trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_ready),
    .a(trunc_ln657_113_reg_4660),
    .b(trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_b),
    .add(xor_ln182_39_fu_3079_p2),
    .ap_return(trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915(
    .ap_ready(trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915_ap_ready),
    .a(40'd0),
    .b(39'd431777206545),
    .add(xor_ln182_fu_1414_p2),
    .ap_return(trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924(
    .ap_ready(trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924_ap_ready),
    .a(trunc_ln657_2_reg_3487),
    .b(39'd254892968643),
    .add(xor_ln182_1_fu_1449_p2),
    .ap_return(trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932(
    .ap_ready(trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932_ap_ready),
    .a(trunc_ln657_5_reg_3518),
    .b(39'd134678444333),
    .add(xor_ln182_2_fu_1488_p2),
    .ap_return(trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940(
    .ap_ready(trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940_ap_ready),
    .a(trunc_ln657_8_reg_3549),
    .b(39'd68364881238),
    .add(xor_ln182_3_fu_1531_p2),
    .ap_return(trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948(
    .ap_ready(trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948_ap_ready),
    .a(trunc_ln657_10_reg_3580),
    .b(39'd34315103691),
    .add(xor_ln182_4_fu_1574_p2),
    .ap_return(trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956(
    .ap_ready(trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956_ap_ready),
    .a(trunc_ln657_13_reg_3611),
    .b(39'd17174280053),
    .add(xor_ln182_5_fu_1617_p2),
    .ap_return(trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964(
    .ap_ready(trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964_ap_ready),
    .a(trunc_ln657_16_reg_3642),
    .b(39'd8589235644),
    .add(xor_ln182_6_fu_1660_p2),
    .ap_return(trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972(
    .ap_ready(trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972_ap_ready),
    .a(trunc_ln657_19_reg_3673),
    .b(39'd4294879918),
    .add(xor_ln182_7_fu_1703_p2),
    .ap_return(trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980(
    .ap_ready(trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980_ap_ready),
    .a(trunc_ln657_22_reg_3704),
    .b(39'd2147472725),
    .add(xor_ln182_8_fu_1746_p2),
    .ap_return(trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988(
    .ap_ready(trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988_ap_ready),
    .a(trunc_ln657_25_reg_3735),
    .b(39'd1073740459),
    .add(xor_ln182_9_fu_1789_p2),
    .ap_return(trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996(
    .ap_ready(trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_ready),
    .a(trunc_ln657_28_reg_3766),
    .b(39'd536870741),
    .add(xor_ln182_10_fu_1832_p2),
    .ap_return(trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004(
    .ap_ready(trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_ready),
    .a(trunc_ln657_31_reg_3797),
    .b(39'd268435435),
    .add(xor_ln182_11_fu_1875_p2),
    .ap_return(trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012(
    .ap_ready(trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_ready),
    .a(trunc_ln657_34_reg_3828),
    .b(39'd134217725),
    .add(xor_ln182_12_fu_1918_p2),
    .ap_return(trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020(
    .ap_ready(trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020_ap_ready),
    .a(trunc_ln657_37_reg_3859),
    .b(39'd67108864),
    .add(xor_ln182_13_fu_1961_p2),
    .ap_return(trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028(
    .ap_ready(trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028_ap_ready),
    .a(trunc_ln657_40_reg_3890),
    .b(39'd33554432),
    .add(xor_ln182_14_fu_2004_p2),
    .ap_return(trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036(
    .ap_ready(trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_ready),
    .a(trunc_ln657_43_reg_3926),
    .b(39'd16777216),
    .add(xor_ln182_15_fu_2047_p2),
    .ap_return(trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044(
    .ap_ready(trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044_ap_ready),
    .a(trunc_ln657_46_reg_3957),
    .b(39'd8388608),
    .add(xor_ln182_16_fu_2090_p2),
    .ap_return(trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052(
    .ap_ready(trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052_ap_ready),
    .a(trunc_ln657_49_reg_3988),
    .b(39'd4194304),
    .add(xor_ln182_17_fu_2133_p2),
    .ap_return(trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060(
    .ap_ready(trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060_ap_ready),
    .a(trunc_ln657_52_reg_4019),
    .b(39'd2097152),
    .add(xor_ln182_18_fu_2176_p2),
    .ap_return(trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068(
    .ap_ready(trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068_ap_ready),
    .a(trunc_ln657_55_reg_4050),
    .b(39'd1048576),
    .add(xor_ln182_19_fu_2219_p2),
    .ap_return(trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076(
    .ap_ready(trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_ready),
    .a(trunc_ln657_58_reg_4081),
    .b(39'd524288),
    .add(xor_ln182_20_fu_2262_p2),
    .ap_return(trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084(
    .ap_ready(trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084_ap_ready),
    .a(trunc_ln657_61_reg_4112),
    .b(39'd262144),
    .add(xor_ln182_21_fu_2305_p2),
    .ap_return(trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092(
    .ap_ready(trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092_ap_ready),
    .a(trunc_ln657_64_reg_4143),
    .b(39'd131072),
    .add(xor_ln182_22_fu_2348_p2),
    .ap_return(trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100(
    .ap_ready(trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100_ap_ready),
    .a(trunc_ln657_67_reg_4174),
    .b(39'd65536),
    .add(xor_ln182_23_fu_2391_p2),
    .ap_return(trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108(
    .ap_ready(trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108_ap_ready),
    .a(trunc_ln657_70_reg_4205),
    .b(39'd32768),
    .add(xor_ln182_24_fu_2434_p2),
    .ap_return(trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116(
    .ap_ready(trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116_ap_ready),
    .a(trunc_ln657_73_reg_4236),
    .b(39'd16384),
    .add(xor_ln182_25_fu_2477_p2),
    .ap_return(trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124(
    .ap_ready(trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_ready),
    .a(trunc_ln657_76_reg_4267),
    .b(39'd8192),
    .add(xor_ln182_26_fu_2520_p2),
    .ap_return(trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132(
    .ap_ready(trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132_ap_ready),
    .a(trunc_ln657_79_reg_4298),
    .b(39'd4096),
    .add(xor_ln182_27_fu_2563_p2),
    .ap_return(trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140(
    .ap_ready(trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_ready),
    .a(trunc_ln657_82_reg_4329),
    .b(39'd2048),
    .add(xor_ln182_28_fu_2606_p2),
    .ap_return(trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148(
    .ap_ready(trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_ready),
    .a(trunc_ln657_85_reg_4360),
    .b(39'd1024),
    .add(xor_ln182_29_fu_2649_p2),
    .ap_return(trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156(
    .ap_ready(trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156_ap_ready),
    .a(trunc_ln657_88_reg_4391),
    .b(39'd512),
    .add(xor_ln182_30_fu_2692_p2),
    .ap_return(trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164(
    .ap_ready(trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_ready),
    .a(trunc_ln657_91_reg_4422),
    .b(39'd256),
    .add(xor_ln182_31_fu_2735_p2),
    .ap_return(trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172(
    .ap_ready(trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172_ap_ready),
    .a(trunc_ln657_94_reg_4453),
    .b(39'd128),
    .add(xor_ln182_32_fu_2778_p2),
    .ap_return(trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180(
    .ap_ready(trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180_ap_ready),
    .a(trunc_ln657_97_reg_4484),
    .b(39'd64),
    .add(xor_ln182_33_fu_2821_p2),
    .ap_return(trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188(
    .ap_ready(trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188_ap_ready),
    .a(trunc_ln657_100_reg_4515),
    .b(39'd32),
    .add(xor_ln182_34_fu_2864_p2),
    .ap_return(trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196(
    .ap_ready(trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196_ap_ready),
    .a(trunc_ln657_103_reg_4546),
    .b(39'd16),
    .add(xor_ln182_35_fu_2907_p2),
    .ap_return(trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204(
    .ap_ready(trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204_ap_ready),
    .a(trunc_ln657_106_reg_4577),
    .b(39'd8),
    .add(xor_ln182_36_fu_2950_p2),
    .ap_return(trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212(
    .ap_ready(trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_ready),
    .a(trunc_ln657_109_reg_4608),
    .b(39'd4),
    .add(xor_ln182_37_fu_2993_p2),
    .ap_return(trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220(
    .ap_ready(trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220_ap_ready),
    .a(trunc_ln657_112_reg_4639),
    .b(39'd2),
    .add(xor_ln182_38_fu_3036_p2),
    .ap_return(trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228(
    .ap_ready(trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228_ap_ready),
    .a(trunc_ln657_115_reg_4670),
    .b(39'd1),
    .add(xor_ln182_39_fu_3079_p2),
    .ap_return(trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236(
    .ap_ready(trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_ap_ready),
    .a(trunc_ln657_118_reg_4696),
    .b(39'd0),
    .add(trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_add),
    .ap_return(trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_ap_return)
);

axi_phase_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244(
    .ap_ready(trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_ap_ready),
    .a(trunc_ln657_120_reg_4712),
    .b(39'd0),
    .add(trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_add),
    .ap_return(trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_ap_return)
);

axi_phase_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in_int_reg),
    .din1(x_in_int_reg),
    .ce(grp_fu_1252_ce),
    .dout(grp_fu_1252_p2)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        if ((icmp_ln832_reg_3437_pp0_iter15_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter17_retval_0_reg_332 <= div_i_reg_3911;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_retval_0_reg_332 <= ap_phi_reg_pp0_iter16_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        if (((icmp_ln824_fu_1306_p2 == 1'd1) & (icmp_ln832_fu_1300_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_332 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_phi_reg_pp0_iter0_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        if ((1'b1 == ap_condition_1620)) begin
            ap_phi_reg_pp0_iter45_retval_0_reg_332 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter45_retval_0_reg_332 <= ap_phi_reg_pp0_iter44_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter10_retval_0_reg_332 <= ap_phi_reg_pp0_iter9_retval_0_reg_332;
        ap_phi_reg_pp0_iter11_retval_0_reg_332 <= ap_phi_reg_pp0_iter10_retval_0_reg_332;
        ap_phi_reg_pp0_iter12_retval_0_reg_332 <= ap_phi_reg_pp0_iter11_retval_0_reg_332;
        ap_phi_reg_pp0_iter13_retval_0_reg_332 <= ap_phi_reg_pp0_iter12_retval_0_reg_332;
        ap_phi_reg_pp0_iter14_retval_0_reg_332 <= ap_phi_reg_pp0_iter13_retval_0_reg_332;
        ap_phi_reg_pp0_iter15_retval_0_reg_332 <= ap_phi_reg_pp0_iter14_retval_0_reg_332;
        ap_phi_reg_pp0_iter16_retval_0_reg_332 <= ap_phi_reg_pp0_iter15_retval_0_reg_332;
        ap_phi_reg_pp0_iter18_retval_0_reg_332 <= ap_phi_reg_pp0_iter17_retval_0_reg_332;
        ap_phi_reg_pp0_iter19_retval_0_reg_332 <= ap_phi_reg_pp0_iter18_retval_0_reg_332;
        ap_phi_reg_pp0_iter20_retval_0_reg_332 <= ap_phi_reg_pp0_iter19_retval_0_reg_332;
        ap_phi_reg_pp0_iter21_retval_0_reg_332 <= ap_phi_reg_pp0_iter20_retval_0_reg_332;
        ap_phi_reg_pp0_iter22_retval_0_reg_332 <= ap_phi_reg_pp0_iter21_retval_0_reg_332;
        ap_phi_reg_pp0_iter23_retval_0_reg_332 <= ap_phi_reg_pp0_iter22_retval_0_reg_332;
        ap_phi_reg_pp0_iter24_retval_0_reg_332 <= ap_phi_reg_pp0_iter23_retval_0_reg_332;
        ap_phi_reg_pp0_iter25_retval_0_reg_332 <= ap_phi_reg_pp0_iter24_retval_0_reg_332;
        ap_phi_reg_pp0_iter26_retval_0_reg_332 <= ap_phi_reg_pp0_iter25_retval_0_reg_332;
        ap_phi_reg_pp0_iter27_retval_0_reg_332 <= ap_phi_reg_pp0_iter26_retval_0_reg_332;
        ap_phi_reg_pp0_iter28_retval_0_reg_332 <= ap_phi_reg_pp0_iter27_retval_0_reg_332;
        ap_phi_reg_pp0_iter29_retval_0_reg_332 <= ap_phi_reg_pp0_iter28_retval_0_reg_332;
        ap_phi_reg_pp0_iter2_retval_0_reg_332 <= ap_phi_reg_pp0_iter1_retval_0_reg_332;
        ap_phi_reg_pp0_iter30_retval_0_reg_332 <= ap_phi_reg_pp0_iter29_retval_0_reg_332;
        ap_phi_reg_pp0_iter31_retval_0_reg_332 <= ap_phi_reg_pp0_iter30_retval_0_reg_332;
        ap_phi_reg_pp0_iter32_retval_0_reg_332 <= ap_phi_reg_pp0_iter31_retval_0_reg_332;
        ap_phi_reg_pp0_iter33_retval_0_reg_332 <= ap_phi_reg_pp0_iter32_retval_0_reg_332;
        ap_phi_reg_pp0_iter34_retval_0_reg_332 <= ap_phi_reg_pp0_iter33_retval_0_reg_332;
        ap_phi_reg_pp0_iter35_retval_0_reg_332 <= ap_phi_reg_pp0_iter34_retval_0_reg_332;
        ap_phi_reg_pp0_iter36_retval_0_reg_332 <= ap_phi_reg_pp0_iter35_retval_0_reg_332;
        ap_phi_reg_pp0_iter37_retval_0_reg_332 <= ap_phi_reg_pp0_iter36_retval_0_reg_332;
        ap_phi_reg_pp0_iter38_retval_0_reg_332 <= ap_phi_reg_pp0_iter37_retval_0_reg_332;
        ap_phi_reg_pp0_iter39_retval_0_reg_332 <= ap_phi_reg_pp0_iter38_retval_0_reg_332;
        ap_phi_reg_pp0_iter3_retval_0_reg_332 <= ap_phi_reg_pp0_iter2_retval_0_reg_332;
        ap_phi_reg_pp0_iter40_retval_0_reg_332 <= ap_phi_reg_pp0_iter39_retval_0_reg_332;
        ap_phi_reg_pp0_iter41_retval_0_reg_332 <= ap_phi_reg_pp0_iter40_retval_0_reg_332;
        ap_phi_reg_pp0_iter42_retval_0_reg_332 <= ap_phi_reg_pp0_iter41_retval_0_reg_332;
        ap_phi_reg_pp0_iter43_retval_0_reg_332 <= ap_phi_reg_pp0_iter42_retval_0_reg_332;
        ap_phi_reg_pp0_iter44_retval_0_reg_332 <= ap_phi_reg_pp0_iter43_retval_0_reg_332;
        ap_phi_reg_pp0_iter46_retval_0_reg_332 <= ap_phi_reg_pp0_iter45_retval_0_reg_332;
        ap_phi_reg_pp0_iter47_retval_0_reg_332 <= ap_phi_reg_pp0_iter46_retval_0_reg_332;
        ap_phi_reg_pp0_iter4_retval_0_reg_332 <= ap_phi_reg_pp0_iter3_retval_0_reg_332;
        ap_phi_reg_pp0_iter5_retval_0_reg_332 <= ap_phi_reg_pp0_iter4_retval_0_reg_332;
        ap_phi_reg_pp0_iter6_retval_0_reg_332 <= ap_phi_reg_pp0_iter5_retval_0_reg_332;
        ap_phi_reg_pp0_iter7_retval_0_reg_332 <= ap_phi_reg_pp0_iter6_retval_0_reg_332;
        ap_phi_reg_pp0_iter8_retval_0_reg_332 <= ap_phi_reg_pp0_iter7_retval_0_reg_332;
        ap_phi_reg_pp0_iter9_retval_0_reg_332 <= ap_phi_reg_pp0_iter8_retval_0_reg_332;
        icmp_ln824_reg_3441_pp0_iter10_reg <= icmp_ln824_reg_3441_pp0_iter9_reg;
        icmp_ln824_reg_3441_pp0_iter11_reg <= icmp_ln824_reg_3441_pp0_iter10_reg;
        icmp_ln824_reg_3441_pp0_iter12_reg <= icmp_ln824_reg_3441_pp0_iter11_reg;
        icmp_ln824_reg_3441_pp0_iter13_reg <= icmp_ln824_reg_3441_pp0_iter12_reg;
        icmp_ln824_reg_3441_pp0_iter14_reg <= icmp_ln824_reg_3441_pp0_iter13_reg;
        icmp_ln824_reg_3441_pp0_iter15_reg <= icmp_ln824_reg_3441_pp0_iter14_reg;
        icmp_ln824_reg_3441_pp0_iter16_reg <= icmp_ln824_reg_3441_pp0_iter15_reg;
        icmp_ln824_reg_3441_pp0_iter17_reg <= icmp_ln824_reg_3441_pp0_iter16_reg;
        icmp_ln824_reg_3441_pp0_iter18_reg <= icmp_ln824_reg_3441_pp0_iter17_reg;
        icmp_ln824_reg_3441_pp0_iter19_reg <= icmp_ln824_reg_3441_pp0_iter18_reg;
        icmp_ln824_reg_3441_pp0_iter1_reg <= icmp_ln824_reg_3441;
        icmp_ln824_reg_3441_pp0_iter20_reg <= icmp_ln824_reg_3441_pp0_iter19_reg;
        icmp_ln824_reg_3441_pp0_iter21_reg <= icmp_ln824_reg_3441_pp0_iter20_reg;
        icmp_ln824_reg_3441_pp0_iter22_reg <= icmp_ln824_reg_3441_pp0_iter21_reg;
        icmp_ln824_reg_3441_pp0_iter23_reg <= icmp_ln824_reg_3441_pp0_iter22_reg;
        icmp_ln824_reg_3441_pp0_iter24_reg <= icmp_ln824_reg_3441_pp0_iter23_reg;
        icmp_ln824_reg_3441_pp0_iter25_reg <= icmp_ln824_reg_3441_pp0_iter24_reg;
        icmp_ln824_reg_3441_pp0_iter26_reg <= icmp_ln824_reg_3441_pp0_iter25_reg;
        icmp_ln824_reg_3441_pp0_iter27_reg <= icmp_ln824_reg_3441_pp0_iter26_reg;
        icmp_ln824_reg_3441_pp0_iter28_reg <= icmp_ln824_reg_3441_pp0_iter27_reg;
        icmp_ln824_reg_3441_pp0_iter29_reg <= icmp_ln824_reg_3441_pp0_iter28_reg;
        icmp_ln824_reg_3441_pp0_iter2_reg <= icmp_ln824_reg_3441_pp0_iter1_reg;
        icmp_ln824_reg_3441_pp0_iter30_reg <= icmp_ln824_reg_3441_pp0_iter29_reg;
        icmp_ln824_reg_3441_pp0_iter31_reg <= icmp_ln824_reg_3441_pp0_iter30_reg;
        icmp_ln824_reg_3441_pp0_iter32_reg <= icmp_ln824_reg_3441_pp0_iter31_reg;
        icmp_ln824_reg_3441_pp0_iter33_reg <= icmp_ln824_reg_3441_pp0_iter32_reg;
        icmp_ln824_reg_3441_pp0_iter34_reg <= icmp_ln824_reg_3441_pp0_iter33_reg;
        icmp_ln824_reg_3441_pp0_iter35_reg <= icmp_ln824_reg_3441_pp0_iter34_reg;
        icmp_ln824_reg_3441_pp0_iter36_reg <= icmp_ln824_reg_3441_pp0_iter35_reg;
        icmp_ln824_reg_3441_pp0_iter37_reg <= icmp_ln824_reg_3441_pp0_iter36_reg;
        icmp_ln824_reg_3441_pp0_iter38_reg <= icmp_ln824_reg_3441_pp0_iter37_reg;
        icmp_ln824_reg_3441_pp0_iter39_reg <= icmp_ln824_reg_3441_pp0_iter38_reg;
        icmp_ln824_reg_3441_pp0_iter3_reg <= icmp_ln824_reg_3441_pp0_iter2_reg;
        icmp_ln824_reg_3441_pp0_iter40_reg <= icmp_ln824_reg_3441_pp0_iter39_reg;
        icmp_ln824_reg_3441_pp0_iter41_reg <= icmp_ln824_reg_3441_pp0_iter40_reg;
        icmp_ln824_reg_3441_pp0_iter42_reg <= icmp_ln824_reg_3441_pp0_iter41_reg;
        icmp_ln824_reg_3441_pp0_iter43_reg <= icmp_ln824_reg_3441_pp0_iter42_reg;
        icmp_ln824_reg_3441_pp0_iter44_reg <= icmp_ln824_reg_3441_pp0_iter43_reg;
        icmp_ln824_reg_3441_pp0_iter45_reg <= icmp_ln824_reg_3441_pp0_iter44_reg;
        icmp_ln824_reg_3441_pp0_iter46_reg <= icmp_ln824_reg_3441_pp0_iter45_reg;
        icmp_ln824_reg_3441_pp0_iter4_reg <= icmp_ln824_reg_3441_pp0_iter3_reg;
        icmp_ln824_reg_3441_pp0_iter5_reg <= icmp_ln824_reg_3441_pp0_iter4_reg;
        icmp_ln824_reg_3441_pp0_iter6_reg <= icmp_ln824_reg_3441_pp0_iter5_reg;
        icmp_ln824_reg_3441_pp0_iter7_reg <= icmp_ln824_reg_3441_pp0_iter6_reg;
        icmp_ln824_reg_3441_pp0_iter8_reg <= icmp_ln824_reg_3441_pp0_iter7_reg;
        icmp_ln824_reg_3441_pp0_iter9_reg <= icmp_ln824_reg_3441_pp0_iter8_reg;
        icmp_ln832_reg_3437 <= icmp_ln832_fu_1300_p2;
        icmp_ln832_reg_3437_pp0_iter10_reg <= icmp_ln832_reg_3437_pp0_iter9_reg;
        icmp_ln832_reg_3437_pp0_iter11_reg <= icmp_ln832_reg_3437_pp0_iter10_reg;
        icmp_ln832_reg_3437_pp0_iter12_reg <= icmp_ln832_reg_3437_pp0_iter11_reg;
        icmp_ln832_reg_3437_pp0_iter13_reg <= icmp_ln832_reg_3437_pp0_iter12_reg;
        icmp_ln832_reg_3437_pp0_iter14_reg <= icmp_ln832_reg_3437_pp0_iter13_reg;
        icmp_ln832_reg_3437_pp0_iter15_reg <= icmp_ln832_reg_3437_pp0_iter14_reg;
        icmp_ln832_reg_3437_pp0_iter16_reg <= icmp_ln832_reg_3437_pp0_iter15_reg;
        icmp_ln832_reg_3437_pp0_iter17_reg <= icmp_ln832_reg_3437_pp0_iter16_reg;
        icmp_ln832_reg_3437_pp0_iter18_reg <= icmp_ln832_reg_3437_pp0_iter17_reg;
        icmp_ln832_reg_3437_pp0_iter19_reg <= icmp_ln832_reg_3437_pp0_iter18_reg;
        icmp_ln832_reg_3437_pp0_iter1_reg <= icmp_ln832_reg_3437;
        icmp_ln832_reg_3437_pp0_iter20_reg <= icmp_ln832_reg_3437_pp0_iter19_reg;
        icmp_ln832_reg_3437_pp0_iter21_reg <= icmp_ln832_reg_3437_pp0_iter20_reg;
        icmp_ln832_reg_3437_pp0_iter22_reg <= icmp_ln832_reg_3437_pp0_iter21_reg;
        icmp_ln832_reg_3437_pp0_iter23_reg <= icmp_ln832_reg_3437_pp0_iter22_reg;
        icmp_ln832_reg_3437_pp0_iter24_reg <= icmp_ln832_reg_3437_pp0_iter23_reg;
        icmp_ln832_reg_3437_pp0_iter25_reg <= icmp_ln832_reg_3437_pp0_iter24_reg;
        icmp_ln832_reg_3437_pp0_iter26_reg <= icmp_ln832_reg_3437_pp0_iter25_reg;
        icmp_ln832_reg_3437_pp0_iter27_reg <= icmp_ln832_reg_3437_pp0_iter26_reg;
        icmp_ln832_reg_3437_pp0_iter28_reg <= icmp_ln832_reg_3437_pp0_iter27_reg;
        icmp_ln832_reg_3437_pp0_iter29_reg <= icmp_ln832_reg_3437_pp0_iter28_reg;
        icmp_ln832_reg_3437_pp0_iter2_reg <= icmp_ln832_reg_3437_pp0_iter1_reg;
        icmp_ln832_reg_3437_pp0_iter30_reg <= icmp_ln832_reg_3437_pp0_iter29_reg;
        icmp_ln832_reg_3437_pp0_iter31_reg <= icmp_ln832_reg_3437_pp0_iter30_reg;
        icmp_ln832_reg_3437_pp0_iter32_reg <= icmp_ln832_reg_3437_pp0_iter31_reg;
        icmp_ln832_reg_3437_pp0_iter33_reg <= icmp_ln832_reg_3437_pp0_iter32_reg;
        icmp_ln832_reg_3437_pp0_iter34_reg <= icmp_ln832_reg_3437_pp0_iter33_reg;
        icmp_ln832_reg_3437_pp0_iter35_reg <= icmp_ln832_reg_3437_pp0_iter34_reg;
        icmp_ln832_reg_3437_pp0_iter36_reg <= icmp_ln832_reg_3437_pp0_iter35_reg;
        icmp_ln832_reg_3437_pp0_iter37_reg <= icmp_ln832_reg_3437_pp0_iter36_reg;
        icmp_ln832_reg_3437_pp0_iter38_reg <= icmp_ln832_reg_3437_pp0_iter37_reg;
        icmp_ln832_reg_3437_pp0_iter39_reg <= icmp_ln832_reg_3437_pp0_iter38_reg;
        icmp_ln832_reg_3437_pp0_iter3_reg <= icmp_ln832_reg_3437_pp0_iter2_reg;
        icmp_ln832_reg_3437_pp0_iter40_reg <= icmp_ln832_reg_3437_pp0_iter39_reg;
        icmp_ln832_reg_3437_pp0_iter41_reg <= icmp_ln832_reg_3437_pp0_iter40_reg;
        icmp_ln832_reg_3437_pp0_iter42_reg <= icmp_ln832_reg_3437_pp0_iter41_reg;
        icmp_ln832_reg_3437_pp0_iter43_reg <= icmp_ln832_reg_3437_pp0_iter42_reg;
        icmp_ln832_reg_3437_pp0_iter44_reg <= icmp_ln832_reg_3437_pp0_iter43_reg;
        icmp_ln832_reg_3437_pp0_iter45_reg <= icmp_ln832_reg_3437_pp0_iter44_reg;
        icmp_ln832_reg_3437_pp0_iter46_reg <= icmp_ln832_reg_3437_pp0_iter45_reg;
        icmp_ln832_reg_3437_pp0_iter4_reg <= icmp_ln832_reg_3437_pp0_iter3_reg;
        icmp_ln832_reg_3437_pp0_iter5_reg <= icmp_ln832_reg_3437_pp0_iter4_reg;
        icmp_ln832_reg_3437_pp0_iter6_reg <= icmp_ln832_reg_3437_pp0_iter5_reg;
        icmp_ln832_reg_3437_pp0_iter7_reg <= icmp_ln832_reg_3437_pp0_iter6_reg;
        icmp_ln832_reg_3437_pp0_iter8_reg <= icmp_ln832_reg_3437_pp0_iter7_reg;
        icmp_ln832_reg_3437_pp0_iter9_reg <= icmp_ln832_reg_3437_pp0_iter8_reg;
        icmp_ln889_reg_4730_pp0_iter45_reg <= icmp_ln889_reg_4730;
        icmp_ln889_reg_4730_pp0_iter46_reg <= icmp_ln889_reg_4730_pp0_iter45_reg;
        p_Result_10_reg_3445_pp0_iter1_reg <= p_Result_10_reg_3445;
        p_Result_12_reg_4734_pp0_iter45_reg <= p_Result_12_reg_4734;
        p_Result_12_reg_4734_pp0_iter46_reg <= p_Result_12_reg_4734_pp0_iter45_reg;
        sub_ln898_reg_4747_pp0_iter45_reg <= sub_ln898_reg_4747;
        tmp_V_2_reg_4739_pp0_iter45_reg <= tmp_V_2_reg_4739;
        trunc_ln897_reg_4759_pp0_iter45_reg <= trunc_ln897_reg_4759;
        trunc_ln897_reg_4759_pp0_iter46_reg <= trunc_ln897_reg_4759_pp0_iter45_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln832_reg_3437_pp0_iter14_reg == 1'd1))) begin
        div_i_reg_3911 <= grp_fu_1252_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln832_fu_1300_p2 == 1'd0))) begin
        icmp_ln824_reg_3441 <= icmp_ln824_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_reg_3441_pp0_iter43_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln832_reg_3437_pp0_iter43_reg == 1'd0))) begin
        icmp_ln889_reg_4730 <= icmp_ln889_fu_3136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln889_reg_4730 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_reg_3441_pp0_iter44_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln832_reg_3437_pp0_iter44_reg == 1'd0))) begin
        icmp_ln900_reg_4770 <= icmp_ln900_fu_3219_p2;
        icmp_ln903_reg_4775 <= icmp_ln903_fu_3261_p2;
        icmp_ln908_reg_4780 <= icmp_ln908_fu_3267_p2;
        lsb_index_reg_4764 <= lsb_index_fu_3204_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_fu_1306_p2 == 1'd0) & (icmp_ln832_fu_1300_p2 == 1'd0))) begin
        isNeg_reg_3455 <= ret_4_fu_1312_p2[32'd8];
        p_Result_10_reg_3445 <= p_Result_10_fu_1318_p1;
        p_Result_11_reg_3450 <= p_Result_11_fu_1322_p1;
        ush_reg_3460 <= ush_fu_1340_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln889_reg_4730_pp0_iter45_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_reg_3441_pp0_iter45_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln832_reg_3437_pp0_iter45_reg == 1'd0))) begin
        m_4_reg_4786 <= {{m_1_fu_3354_p2[40:1]}};
        p_Result_8_reg_4791 <= m_1_fu_3354_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln889_fu_3136_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_reg_3441_pp0_iter43_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln832_reg_3437_pp0_iter43_reg == 1'd0))) begin
        p_Result_12_reg_4734 <= trunc_ln657_121_reg_4722[32'd39];
        sub_ln898_reg_4747 <= sub_ln898_fu_3190_p2;
        tmp_V_2_reg_4739 <= tmp_V_2_fu_3153_p3;
        trunc_ln897_reg_4759 <= trunc_ln897_fu_3200_p1;
        trunc_ln901_reg_4754 <= trunc_ln901_fu_3196_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441 == 1'd0) & (icmp_ln832_reg_3437 == 1'd0))) begin
        r_V_3_reg_3465 <= r_V_3_fu_1380_p3;
        tmp_7_reg_3471 <= r_V_3_fu_1380_p3[32'd42];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter3_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter3_reg == 1'd0))) begin
        tmp_10_reg_3554 <= trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_return[32'd42];
        trunc_ln1287_4_reg_3560 <= {{trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_return[42:3]}};
        trunc_ln1287_5_reg_3565 <= {{trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return[42:3]}};
        trunc_ln657_6_reg_3539 <= trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_ap_return;
        trunc_ln657_7_reg_3544 <= trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_ap_return;
        trunc_ln657_8_reg_3549 <= trunc_ln657_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_932_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter4_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter4_reg == 1'd0))) begin
        tmp_11_reg_3585 <= trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_return[32'd42];
        trunc_ln1287_6_reg_3591 <= {{trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_return[42:4]}};
        trunc_ln1287_7_reg_3596 <= {{trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_ap_return[42:4]}};
        trunc_ln657_10_reg_3580 <= trunc_ln657_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_940_ap_return;
        trunc_ln657_9_reg_3570 <= trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_ap_return;
        trunc_ln657_s_reg_3575 <= trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter5_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter5_reg == 1'd0))) begin
        tmp_12_reg_3616 <= trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_return[32'd42];
        trunc_ln1287_8_reg_3622 <= {{trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_return[42:5]}};
        trunc_ln1287_9_reg_3627 <= {{trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_ap_return[42:5]}};
        trunc_ln657_11_reg_3601 <= trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_ap_return;
        trunc_ln657_12_reg_3606 <= trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_ap_return;
        trunc_ln657_13_reg_3611 <= trunc_ln657_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_948_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter6_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter6_reg == 1'd0))) begin
        tmp_13_reg_3647 <= trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_return[32'd42];
        trunc_ln1287_10_reg_3658 <= {{trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_ap_return[42:6]}};
        trunc_ln1287_s_reg_3653 <= {{trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_return[42:6]}};
        trunc_ln657_14_reg_3632 <= trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_ap_return;
        trunc_ln657_15_reg_3637 <= trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_ap_return;
        trunc_ln657_16_reg_3642 <= trunc_ln657_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_956_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter7_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter7_reg == 1'd0))) begin
        tmp_14_reg_3678 <= trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_return[32'd42];
        trunc_ln1287_11_reg_3684 <= {{trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_return[42:7]}};
        trunc_ln1287_12_reg_3689 <= {{trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_ap_return[42:7]}};
        trunc_ln657_17_reg_3663 <= trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_ap_return;
        trunc_ln657_18_reg_3668 <= trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_ap_return;
        trunc_ln657_19_reg_3673 <= trunc_ln657_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_964_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter8_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter8_reg == 1'd0))) begin
        tmp_15_reg_3709 <= trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_return[32'd42];
        trunc_ln1287_13_reg_3715 <= {{trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_return[42:8]}};
        trunc_ln1287_14_reg_3720 <= {{trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_ap_return[42:8]}};
        trunc_ln657_20_reg_3694 <= trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_ap_return;
        trunc_ln657_21_reg_3699 <= trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_ap_return;
        trunc_ln657_22_reg_3704 <= trunc_ln657_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_972_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter9_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter9_reg == 1'd0))) begin
        tmp_16_reg_3740 <= trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_return[32'd42];
        trunc_ln1287_15_reg_3746 <= {{trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_return[42:9]}};
        trunc_ln1287_16_reg_3751 <= {{trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_ap_return[42:9]}};
        trunc_ln657_23_reg_3725 <= trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_ap_return;
        trunc_ln657_24_reg_3730 <= trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_ap_return;
        trunc_ln657_25_reg_3735 <= trunc_ln657_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_980_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter10_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter10_reg == 1'd0))) begin
        tmp_17_reg_3771 <= trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_return[32'd42];
        trunc_ln1287_17_reg_3777 <= {{trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_return[42:10]}};
        trunc_ln1287_18_reg_3782 <= {{trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_ap_return[42:10]}};
        trunc_ln657_26_reg_3756 <= trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_ap_return;
        trunc_ln657_27_reg_3761 <= trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_ap_return;
        trunc_ln657_28_reg_3766 <= trunc_ln657_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_988_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter11_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter11_reg == 1'd0))) begin
        tmp_18_reg_3802 <= trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_return[32'd42];
        trunc_ln1287_19_reg_3808 <= {{trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_return[42:11]}};
        trunc_ln1287_20_reg_3813 <= {{trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return[42:11]}};
        trunc_ln657_29_reg_3787 <= trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_ap_return;
        trunc_ln657_30_reg_3792 <= trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_ap_return;
        trunc_ln657_31_reg_3797 <= trunc_ln657_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_996_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter12_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter12_reg == 1'd0))) begin
        tmp_19_reg_3833 <= trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return[32'd42];
        trunc_ln1287_21_reg_3839 <= {{trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return[42:12]}};
        trunc_ln1287_22_reg_3844 <= {{trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_ap_return[42:12]}};
        trunc_ln657_32_reg_3818 <= trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_ap_return;
        trunc_ln657_33_reg_3823 <= trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_ap_return;
        trunc_ln657_34_reg_3828 <= trunc_ln657_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter13_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter13_reg == 1'd0))) begin
        tmp_20_reg_3864 <= trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_return[32'd42];
        trunc_ln1287_23_reg_3870 <= {{trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_return[42:13]}};
        trunc_ln1287_24_reg_3875 <= {{trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_ap_return[42:13]}};
        trunc_ln657_35_reg_3849 <= trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_ap_return;
        trunc_ln657_36_reg_3854 <= trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_ap_return;
        trunc_ln657_37_reg_3859 <= trunc_ln657_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter14_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter14_reg == 1'd0))) begin
        tmp_21_reg_3895 <= trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_return[32'd42];
        trunc_ln1287_25_reg_3901 <= {{trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_return[42:14]}};
        trunc_ln1287_26_reg_3906 <= {{trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_ap_return[42:14]}};
        trunc_ln657_38_reg_3880 <= trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_ap_return;
        trunc_ln657_39_reg_3885 <= trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_ap_return;
        trunc_ln657_40_reg_3890 <= trunc_ln657_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1020_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter15_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter15_reg == 1'd0))) begin
        tmp_22_reg_3931 <= trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_return[32'd42];
        trunc_ln1287_27_reg_3937 <= {{trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_return[42:15]}};
        trunc_ln1287_28_reg_3942 <= {{trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_ap_return[42:15]}};
        trunc_ln657_41_reg_3916 <= trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_ap_return;
        trunc_ln657_42_reg_3921 <= trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_ap_return;
        trunc_ln657_43_reg_3926 <= trunc_ln657_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1028_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter16_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter16_reg == 1'd0))) begin
        tmp_23_reg_3962 <= trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_return[32'd42];
        trunc_ln1287_29_reg_3968 <= {{trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_return[42:16]}};
        trunc_ln1287_30_reg_3973 <= {{trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_ap_return[42:16]}};
        trunc_ln657_44_reg_3947 <= trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_ap_return;
        trunc_ln657_45_reg_3952 <= trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_ap_return;
        trunc_ln657_46_reg_3957 <= trunc_ln657_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1036_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter17_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter17_reg == 1'd0))) begin
        tmp_24_reg_3993 <= trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_return[32'd42];
        trunc_ln1287_31_reg_3999 <= {{trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_return[42:17]}};
        trunc_ln1287_32_reg_4004 <= {{trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_ap_return[42:17]}};
        trunc_ln657_47_reg_3978 <= trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_ap_return;
        trunc_ln657_48_reg_3983 <= trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_ap_return;
        trunc_ln657_49_reg_3988 <= trunc_ln657_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1044_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter18_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter18_reg == 1'd0))) begin
        tmp_25_reg_4024 <= trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_return[32'd42];
        trunc_ln1287_33_reg_4030 <= {{trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_return[42:18]}};
        trunc_ln1287_34_reg_4035 <= {{trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_ap_return[42:18]}};
        trunc_ln657_50_reg_4009 <= trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_ap_return;
        trunc_ln657_51_reg_4014 <= trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_ap_return;
        trunc_ln657_52_reg_4019 <= trunc_ln657_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1052_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter19_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter19_reg == 1'd0))) begin
        tmp_26_reg_4055 <= trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_return[32'd42];
        trunc_ln1287_35_reg_4061 <= {{trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_return[42:19]}};
        trunc_ln1287_36_reg_4066 <= {{trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_ap_return[42:19]}};
        trunc_ln657_53_reg_4040 <= trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_ap_return;
        trunc_ln657_54_reg_4045 <= trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_ap_return;
        trunc_ln657_55_reg_4050 <= trunc_ln657_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1060_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter20_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter20_reg == 1'd0))) begin
        tmp_27_reg_4086 <= trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_return[32'd42];
        trunc_ln1287_37_reg_4092 <= {{trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_return[42:20]}};
        trunc_ln1287_38_reg_4097 <= {{trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return[42:20]}};
        trunc_ln657_56_reg_4071 <= trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_ap_return;
        trunc_ln657_57_reg_4076 <= trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_ap_return;
        trunc_ln657_58_reg_4081 <= trunc_ln657_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1068_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter21_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter21_reg == 1'd0))) begin
        tmp_28_reg_4117 <= trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return[32'd42];
        trunc_ln1287_39_reg_4123 <= {{trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return[42:21]}};
        trunc_ln1287_40_reg_4128 <= {{trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return[42:21]}};
        trunc_ln657_59_reg_4102 <= trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_ap_return;
        trunc_ln657_60_reg_4107 <= trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_ap_return;
        trunc_ln657_61_reg_4112 <= trunc_ln657_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1076_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter22_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter22_reg == 1'd0))) begin
        tmp_29_reg_4148 <= trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return[32'd42];
        trunc_ln1287_41_reg_4154 <= {{trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return[42:22]}};
        trunc_ln1287_42_reg_4159 <= {{trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_ap_return[42:22]}};
        trunc_ln657_62_reg_4133 <= trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_ap_return;
        trunc_ln657_63_reg_4138 <= trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_ap_return;
        trunc_ln657_64_reg_4143 <= trunc_ln657_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1084_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter23_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter23_reg == 1'd0))) begin
        tmp_30_reg_4179 <= trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_return[32'd42];
        trunc_ln1287_43_reg_4185 <= {{trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_return[42:23]}};
        trunc_ln1287_44_reg_4190 <= {{trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_ap_return[42:23]}};
        trunc_ln657_65_reg_4164 <= trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_ap_return;
        trunc_ln657_66_reg_4169 <= trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_ap_return;
        trunc_ln657_67_reg_4174 <= trunc_ln657_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1092_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter24_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter24_reg == 1'd0))) begin
        tmp_31_reg_4210 <= trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_return[32'd42];
        trunc_ln1287_45_reg_4216 <= {{trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_return[42:24]}};
        trunc_ln1287_46_reg_4221 <= {{trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_ap_return[42:24]}};
        trunc_ln657_68_reg_4195 <= trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_ap_return;
        trunc_ln657_69_reg_4200 <= trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_ap_return;
        trunc_ln657_70_reg_4205 <= trunc_ln657_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1100_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter25_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter25_reg == 1'd0))) begin
        tmp_32_reg_4241 <= trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_return[32'd42];
        trunc_ln1287_47_reg_4247 <= {{trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_return[42:25]}};
        trunc_ln1287_48_reg_4252 <= {{trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_ap_return[42:25]}};
        trunc_ln657_71_reg_4226 <= trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_ap_return;
        trunc_ln657_72_reg_4231 <= trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_ap_return;
        trunc_ln657_73_reg_4236 <= trunc_ln657_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1108_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter26_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter26_reg == 1'd0))) begin
        tmp_33_reg_4272 <= trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_return[32'd42];
        trunc_ln1287_49_reg_4278 <= {{trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_return[42:26]}};
        trunc_ln1287_50_reg_4283 <= {{trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_ap_return[42:26]}};
        trunc_ln657_74_reg_4257 <= trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_ap_return;
        trunc_ln657_75_reg_4262 <= trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_ap_return;
        trunc_ln657_76_reg_4267 <= trunc_ln657_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1116_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter27_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter27_reg == 1'd0))) begin
        tmp_34_reg_4303 <= trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_return[32'd42];
        trunc_ln1287_51_reg_4309 <= {{trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_return[42:27]}};
        trunc_ln1287_52_reg_4314 <= {{trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_ap_return[42:27]}};
        trunc_ln657_77_reg_4288 <= trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_ap_return;
        trunc_ln657_78_reg_4293 <= trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_ap_return;
        trunc_ln657_79_reg_4298 <= trunc_ln657_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1124_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter28_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter28_reg == 1'd0))) begin
        tmp_35_reg_4334 <= trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_return[32'd42];
        trunc_ln1287_53_reg_4340 <= {{trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_return[42:28]}};
        trunc_ln1287_54_reg_4345 <= {{trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_ap_return[42:28]}};
        trunc_ln657_80_reg_4319 <= trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_ap_return;
        trunc_ln657_81_reg_4324 <= trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_ap_return;
        trunc_ln657_82_reg_4329 <= trunc_ln657_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1132_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter29_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter29_reg == 1'd0))) begin
        tmp_36_reg_4365 <= trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_return[32'd42];
        trunc_ln1287_55_reg_4371 <= {{trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_return[42:29]}};
        trunc_ln1287_56_reg_4376 <= {{trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_ap_return[42:29]}};
        trunc_ln657_83_reg_4350 <= trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_ap_return;
        trunc_ln657_84_reg_4355 <= trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_ap_return;
        trunc_ln657_85_reg_4360 <= trunc_ln657_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter30_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter30_reg == 1'd0))) begin
        tmp_37_reg_4396 <= trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_return[32'd42];
        trunc_ln1287_57_reg_4402 <= {{trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_return[42:30]}};
        trunc_ln1287_58_reg_4407 <= {{trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return[42:30]}};
        trunc_ln657_86_reg_4381 <= trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_ap_return;
        trunc_ln657_87_reg_4386 <= trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_ap_return;
        trunc_ln657_88_reg_4391 <= trunc_ln657_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter31_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter31_reg == 1'd0))) begin
        tmp_38_reg_4427 <= trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return[32'd42];
        trunc_ln1287_59_reg_4433 <= {{trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return[42:31]}};
        trunc_ln1287_60_reg_4438 <= {{trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_ap_return[42:31]}};
        trunc_ln657_89_reg_4412 <= trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_ap_return;
        trunc_ln657_90_reg_4417 <= trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_ap_return;
        trunc_ln657_91_reg_4422 <= trunc_ln657_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1156_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter32_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter32_reg == 1'd0))) begin
        tmp_39_reg_4458 <= trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_return[32'd42];
        trunc_ln1287_61_reg_4464 <= {{trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_return[42:32]}};
        trunc_ln1287_62_reg_4469 <= {{trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_ap_return[42:32]}};
        trunc_ln657_92_reg_4443 <= trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_ap_return;
        trunc_ln657_93_reg_4448 <= trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_ap_return;
        trunc_ln657_94_reg_4453 <= trunc_ln657_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1164_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter33_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter33_reg == 1'd0))) begin
        tmp_40_reg_4489 <= trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_return[32'd42];
        trunc_ln1287_63_reg_4495 <= {{trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_return[42:33]}};
        trunc_ln1287_64_reg_4500 <= {{trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_ap_return[42:33]}};
        trunc_ln657_95_reg_4474 <= trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_ap_return;
        trunc_ln657_96_reg_4479 <= trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_ap_return;
        trunc_ln657_97_reg_4484 <= trunc_ln657_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1172_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter34_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter34_reg == 1'd0))) begin
        tmp_41_reg_4520 <= trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_return[32'd42];
        trunc_ln1287_65_reg_4526 <= {{trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_return[42:34]}};
        trunc_ln1287_66_reg_4531 <= {{trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_ap_return[42:34]}};
        trunc_ln657_100_reg_4515 <= trunc_ln657_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1180_ap_return;
        trunc_ln657_98_reg_4505 <= trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_ap_return;
        trunc_ln657_99_reg_4510 <= trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter35_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter35_reg == 1'd0))) begin
        tmp_42_reg_4551 <= trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_return[32'd42];
        trunc_ln1287_67_reg_4557 <= {{trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_return[42:35]}};
        trunc_ln1287_68_reg_4562 <= {{trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_ap_return[42:35]}};
        trunc_ln657_101_reg_4536 <= trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_ap_return;
        trunc_ln657_102_reg_4541 <= trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_ap_return;
        trunc_ln657_103_reg_4546 <= trunc_ln657_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1188_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter36_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter36_reg == 1'd0))) begin
        tmp_43_reg_4582 <= trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_return[32'd42];
        trunc_ln1287_69_reg_4588 <= {{trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_return[42:36]}};
        trunc_ln1287_70_reg_4593 <= {{trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_ap_return[42:36]}};
        trunc_ln657_104_reg_4567 <= trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_ap_return;
        trunc_ln657_105_reg_4572 <= trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_ap_return;
        trunc_ln657_106_reg_4577 <= trunc_ln657_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1196_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter37_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter37_reg == 1'd0))) begin
        tmp_44_reg_4613 <= trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_return[32'd42];
        trunc_ln1287_71_reg_4619 <= {{trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_return[42:37]}};
        trunc_ln1287_72_reg_4624 <= {{trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_ap_return[42:37]}};
        trunc_ln657_107_reg_4598 <= trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_ap_return;
        trunc_ln657_108_reg_4603 <= trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_ap_return;
        trunc_ln657_109_reg_4608 <= trunc_ln657_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1204_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter38_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter38_reg == 1'd0))) begin
        tmp_45_reg_4644 <= trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_return[32'd42];
        trunc_ln1287_73_reg_4650 <= {{trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_return[42:38]}};
        trunc_ln1287_74_reg_4655 <= {{trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_ap_return[42:38]}};
        trunc_ln657_110_reg_4629 <= trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_ap_return;
        trunc_ln657_111_reg_4634 <= trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_ap_return;
        trunc_ln657_112_reg_4639 <= trunc_ln657_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1212_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter39_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter39_reg == 1'd0))) begin
        tmp_46_reg_4675 <= trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_return[32'd42];
        trunc_ln1287_75_reg_4681 <= {{trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_return[42:39]}};
        trunc_ln1287_76_reg_4686 <= {{trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_ap_return[42:39]}};
        trunc_ln657_113_reg_4660 <= trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_ap_return;
        trunc_ln657_114_reg_4665 <= trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_ap_return;
        trunc_ln657_115_reg_4670 <= trunc_ln657_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1220_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter40_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter40_reg == 1'd0))) begin
        tmp_47_reg_4701 <= trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_ap_return[32'd42];
        trunc_ln1287_77_reg_4707 <= {{trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_ap_return[42:40]}};
        trunc_ln657_117_reg_4691 <= trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_ap_return;
        trunc_ln657_118_reg_4696 <= trunc_ln657_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1228_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter41_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter41_reg == 1'd0))) begin
        tmp_48_reg_4717 <= trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_ap_return[32'd42];
        trunc_ln657_120_reg_4712 <= trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter1_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter1_reg == 1'd0))) begin
        tmp_8_reg_3492 <= trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return[32'd42];
        trunc_ln1287_1_reg_3503 <= {{trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_ap_return[42:1]}};
        trunc_ln1_reg_3498 <= {{trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return[42:1]}};
        trunc_ln657_1_reg_3482 <= trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_ap_return;
        trunc_ln657_2_reg_3487 <= trunc_ln657_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_915_ap_return;
        trunc_ln_reg_3477 <= trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln824_reg_3441_pp0_iter2_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter2_reg == 1'd0))) begin
        tmp_9_reg_3523 <= trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return[32'd42];
        trunc_ln1287_2_reg_3529 <= {{trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return[42:2]}};
        trunc_ln1287_3_reg_3534 <= {{trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return[42:2]}};
        trunc_ln657_3_reg_3508 <= trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_ap_return;
        trunc_ln657_4_reg_3513 <= trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_ap_return;
        trunc_ln657_5_reg_3518 <= trunc_ln657_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_924_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln824_reg_3441_pp0_iter42_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln832_reg_3437_pp0_iter42_reg == 1'd0))) begin
        trunc_ln657_121_reg_4722 <= trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_in_int_reg <= x_in;
        y_in_int_reg <= y_in;
    end
end

always @ (*) begin
    if (((icmp_ln889_reg_4730_pp0_iter46_reg == 1'd0) & (icmp_ln824_reg_3441_pp0_iter46_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter46_reg == 1'd0))) begin
        ap_phi_mux_retval_0_phi_fu_336_p8 = bitcast_ln698_fu_3422_p1;
    end else begin
        ap_phi_mux_retval_0_phi_fu_336_p8 = ap_phi_reg_pp0_iter47_retval_0_reg_332;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        grp_fu_1252_ce = 1'b1;
    end else begin
        grp_fu_1252_ce = 1'b0;
    end
end

assign LD_fu_3418_p1 = p_Result_15_fu_3406_p5[31:0];

assign add_ln908_fu_3318_p2 = ($signed(sub_ln898_reg_4747_pp0_iter45_reg) + $signed(32'd4294967271));

assign add_ln918_fu_3393_p2 = (sub_ln918_fu_3388_p2 + select_ln897_fu_3381_p3);

assign and_ln903_1_fu_3292_p2 = (xor_ln903_fu_3280_p2 & p_Result_14_fu_3286_p3);

assign and_ln903_fu_3256_p2 = (tmp_V_2_reg_4739 & or_ln903_1_fu_3250_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1620 = ((icmp_ln889_fu_3136_p2 == 1'd1) & (icmp_ln824_reg_3441_pp0_iter43_reg == 1'd0) & (icmp_ln832_reg_3437_pp0_iter43_reg == 1'd0));
end

assign ap_phi_reg_pp0_iter0_retval_0_reg_332 = 'bx;

assign ap_return = ap_phi_mux_retval_0_phi_fu_336_p8;

assign bitcast_ln698_fu_3422_p1 = LD_fu_3418_p1;

assign data_V_1_fu_1272_p1 = y_in_int_reg;

assign data_V_fu_1258_p1 = x_in_int_reg;

assign icmp_ln824_fu_1306_p2 = ((tmp_54_fu_1276_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln832_fu_1300_p2 = ((ret_fu_1290_p2 < zext_ln832_fu_1296_p1) ? 1'b1 : 1'b0);

assign icmp_ln889_fu_3136_p2 = ((trunc_ln657_121_reg_4722 == 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln900_fu_3219_p2 = (($signed(tmp_50_fu_3209_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln903_fu_3261_p2 = ((and_ln903_fu_3256_p2 != 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_3267_p2 = (($signed(lsb_index_fu_3204_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign isNeg_fu_1326_p3 = ret_4_fu_1312_p2[32'd8];

assign l_fu_3186_p1 = tmp_fu_3178_p3[31:0];

assign lsb_index_fu_3204_p2 = ($signed(sub_ln898_reg_4747) + $signed(32'd4294967272));

assign lshr_ln901_fu_3234_p2 = 40'd1099511627775 >> zext_ln901_fu_3230_p1;

assign lshr_ln908_fu_3327_p2 = tmp_V_2_reg_4739_pp0_iter45_reg >> zext_ln908_fu_3323_p1;

assign m_1_fu_3354_p2 = (zext_ln905_fu_3346_p1 + zext_ln915_fu_3350_p1);

assign m_fu_3339_p3 = ((icmp_ln908_reg_4780[0:0] == 1'b1) ? lshr_ln908_fu_3327_p2 : shl_ln909_fu_3307_p2);

assign or_ln903_1_fu_3250_p2 = (shl_ln903_fu_3244_p2 | lshr_ln901_fu_3234_p2);

assign p_Result_10_fu_1318_p1 = data_V_fu_1258_p1[22:0];

assign p_Result_11_fu_1322_p1 = data_V_1_fu_1272_p1[22:0];

assign p_Result_12_fu_3141_p3 = trunc_ln657_121_reg_4722[32'd39];

assign p_Result_13_fu_3170_p3 = {{24'd16777215}, {p_Result_s_fu_3160_p4}};

assign p_Result_14_fu_3286_p3 = tmp_V_2_reg_4739_pp0_iter45_reg[lsb_index_reg_4764];

assign p_Result_15_fu_3406_p5 = {{zext_ln905_1_fu_3378_p1[63:32]}, {tmp_5_fu_3399_p3}, {zext_ln905_1_fu_3378_p1[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_2_fu_3153_p3) begin
    for (ap_tvar_int_0 = 40 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 39 - 0) begin
            p_Result_s_fu_3160_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_3160_p4[ap_tvar_int_0] = tmp_V_2_fu_3153_p3[39 - ap_tvar_int_0];
        end
    end
end

assign r_V_1_fu_1374_p2 = zext_ln710_2_fu_1357_p1 >> sh_prom_i_i_i_cast_cast_cast_cast_fu_1364_p1;

assign r_V_3_fu_1380_p3 = ((isNeg_reg_3455[0:0] == 1'b1) ? r_V_fu_1368_p2 : r_V_1_fu_1374_p2);

assign r_V_fu_1368_p2 = zext_ln710_2_fu_1357_p1 << sh_prom_i_i_i_cast_cast_cast_cast_fu_1364_p1;

assign ret_4_fu_1312_p2 = (zext_ln832_fu_1296_p1 - zext_ln1300_fu_1286_p1);

assign ret_fu_1290_p2 = (zext_ln1300_fu_1286_p1 + 9'd11);

assign select_ln897_fu_3381_p3 = ((p_Result_8_reg_4791[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln900_fu_3312_p3 = ((icmp_ln900_reg_4770[0:0] == 1'b1) ? icmp_ln903_reg_4775 : p_Result_14_fu_3286_p3);

assign select_ln908_fu_3332_p3 = ((icmp_ln908_reg_4780[0:0] == 1'b1) ? select_ln900_fu_3312_p3 : and_ln903_1_fu_3292_p2);

assign sh_prom_i_i_i_cast_cast_cast_cast_fu_1364_p1 = $unsigned(sh_prom_i_i_i_cast_cast_cast_fu_1361_p1);

assign sh_prom_i_i_i_cast_cast_cast_fu_1361_p1 = $signed(ush_reg_3460);

assign shl_ln903_fu_3244_p2 = 40'd1 << zext_ln903_fu_3240_p1;

assign shl_ln909_fu_3307_p2 = tmp_V_2_reg_4739_pp0_iter45_reg << zext_ln909_fu_3303_p1;

assign sub_ln1321_fu_1334_p2 = (9'd0 - ret_4_fu_1312_p2);

assign sub_ln898_fu_3190_p2 = (32'd40 - l_fu_3186_p1);

assign sub_ln901_fu_3225_p2 = (6'd1 - trunc_ln901_reg_4754);

assign sub_ln909_fu_3298_p2 = (32'd25 - sub_ln898_reg_4747_pp0_iter45_reg);

assign sub_ln918_fu_3388_p2 = (8'd1 - trunc_ln897_reg_4759_pp0_iter46_reg);

assign tmp_50_fu_3209_p4 = {{lsb_index_fu_3204_p2[31:1]}};

assign tmp_51_fu_3273_p3 = lsb_index_reg_4764[32'd31];

assign tmp_53_fu_1262_p4 = {{data_V_fu_1258_p1[30:23]}};

assign tmp_54_fu_1276_p4 = {{data_V_1_fu_1272_p1[30:23]}};

assign tmp_5_fu_3399_p3 = {{p_Result_12_reg_4734_pp0_iter46_reg}, {add_ln918_fu_3393_p2}};

assign tmp_V_2_fu_3153_p3 = ((p_Result_12_fu_3141_p3[0:0] == 1'b1) ? tmp_V_fu_3148_p2 : trunc_ln657_121_reg_4722);

assign tmp_V_fu_3148_p2 = (40'd0 - trunc_ln657_121_reg_4722);


always @ (p_Result_13_fu_3170_p3) begin
    if (p_Result_13_fu_3170_p3[0] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd0;
    end else if (p_Result_13_fu_3170_p3[1] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd1;
    end else if (p_Result_13_fu_3170_p3[2] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd2;
    end else if (p_Result_13_fu_3170_p3[3] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd3;
    end else if (p_Result_13_fu_3170_p3[4] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd4;
    end else if (p_Result_13_fu_3170_p3[5] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd5;
    end else if (p_Result_13_fu_3170_p3[6] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd6;
    end else if (p_Result_13_fu_3170_p3[7] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd7;
    end else if (p_Result_13_fu_3170_p3[8] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd8;
    end else if (p_Result_13_fu_3170_p3[9] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd9;
    end else if (p_Result_13_fu_3170_p3[10] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd10;
    end else if (p_Result_13_fu_3170_p3[11] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd11;
    end else if (p_Result_13_fu_3170_p3[12] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd12;
    end else if (p_Result_13_fu_3170_p3[13] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd13;
    end else if (p_Result_13_fu_3170_p3[14] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd14;
    end else if (p_Result_13_fu_3170_p3[15] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd15;
    end else if (p_Result_13_fu_3170_p3[16] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd16;
    end else if (p_Result_13_fu_3170_p3[17] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd17;
    end else if (p_Result_13_fu_3170_p3[18] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd18;
    end else if (p_Result_13_fu_3170_p3[19] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd19;
    end else if (p_Result_13_fu_3170_p3[20] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd20;
    end else if (p_Result_13_fu_3170_p3[21] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd21;
    end else if (p_Result_13_fu_3170_p3[22] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd22;
    end else if (p_Result_13_fu_3170_p3[23] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd23;
    end else if (p_Result_13_fu_3170_p3[24] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd24;
    end else if (p_Result_13_fu_3170_p3[25] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd25;
    end else if (p_Result_13_fu_3170_p3[26] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd26;
    end else if (p_Result_13_fu_3170_p3[27] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd27;
    end else if (p_Result_13_fu_3170_p3[28] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd28;
    end else if (p_Result_13_fu_3170_p3[29] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd29;
    end else if (p_Result_13_fu_3170_p3[30] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd30;
    end else if (p_Result_13_fu_3170_p3[31] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd31;
    end else if (p_Result_13_fu_3170_p3[32] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd32;
    end else if (p_Result_13_fu_3170_p3[33] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd33;
    end else if (p_Result_13_fu_3170_p3[34] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd34;
    end else if (p_Result_13_fu_3170_p3[35] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd35;
    end else if (p_Result_13_fu_3170_p3[36] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd36;
    end else if (p_Result_13_fu_3170_p3[37] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd37;
    end else if (p_Result_13_fu_3170_p3[38] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd38;
    end else if (p_Result_13_fu_3170_p3[39] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd39;
    end else if (p_Result_13_fu_3170_p3[40] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd40;
    end else if (p_Result_13_fu_3170_p3[41] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd41;
    end else if (p_Result_13_fu_3170_p3[42] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd42;
    end else if (p_Result_13_fu_3170_p3[43] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd43;
    end else if (p_Result_13_fu_3170_p3[44] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd44;
    end else if (p_Result_13_fu_3170_p3[45] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd45;
    end else if (p_Result_13_fu_3170_p3[46] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd46;
    end else if (p_Result_13_fu_3170_p3[47] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd47;
    end else if (p_Result_13_fu_3170_p3[48] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd48;
    end else if (p_Result_13_fu_3170_p3[49] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd49;
    end else if (p_Result_13_fu_3170_p3[50] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd50;
    end else if (p_Result_13_fu_3170_p3[51] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd51;
    end else if (p_Result_13_fu_3170_p3[52] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd52;
    end else if (p_Result_13_fu_3170_p3[53] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd53;
    end else if (p_Result_13_fu_3170_p3[54] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd54;
    end else if (p_Result_13_fu_3170_p3[55] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd55;
    end else if (p_Result_13_fu_3170_p3[56] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd56;
    end else if (p_Result_13_fu_3170_p3[57] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd57;
    end else if (p_Result_13_fu_3170_p3[58] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd58;
    end else if (p_Result_13_fu_3170_p3[59] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd59;
    end else if (p_Result_13_fu_3170_p3[60] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd60;
    end else if (p_Result_13_fu_3170_p3[61] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd61;
    end else if (p_Result_13_fu_3170_p3[62] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd62;
    end else if (p_Result_13_fu_3170_p3[63] == 1'b1) begin
        tmp_fu_3178_p3 = 64'd63;
    end else begin
        tmp_fu_3178_p3 = 64'd64;
    end
end

assign trunc_ln657_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_873_b = $signed(trunc_ln1287_65_reg_4526);

assign trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_add = tmp_41_reg_4520;

assign trunc_ln657_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_586_b = $signed(trunc_ln1287_66_reg_4531);

assign trunc_ln657_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_880_b = $signed(trunc_ln1287_67_reg_4557);

assign trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_add = tmp_42_reg_4551;

assign trunc_ln657_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_593_b = $signed(trunc_ln1287_68_reg_4562);

assign trunc_ln657_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_887_b = $signed(trunc_ln1287_69_reg_4588);

assign trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_add = tmp_43_reg_4582;

assign trunc_ln657_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_600_b = $signed(trunc_ln1287_70_reg_4593);

assign trunc_ln657_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_894_b = $signed(trunc_ln1287_71_reg_4619);

assign trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_add = tmp_44_reg_4613;

assign trunc_ln657_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_607_b = $signed(trunc_ln1287_72_reg_4624);

assign trunc_ln657_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_901_b = $signed(trunc_ln1287_73_reg_4650);

assign trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_add = tmp_45_reg_4644;

assign trunc_ln657_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_614_b = $signed(trunc_ln1287_74_reg_4655);

assign trunc_ln657_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_908_b = $signed(trunc_ln1287_75_reg_4681);

assign trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_add = tmp_46_reg_4675;

assign trunc_ln657_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_621_b = $signed(trunc_ln1287_76_reg_4686);

assign trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_add = tmp_47_reg_4701;

assign trunc_ln657_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_628_b = $signed(trunc_ln1287_77_reg_4707);

assign trunc_ln657_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_663_b = $signed(trunc_ln1287_6_reg_3591);

assign trunc_ln657_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1236_add = (tmp_47_reg_4701 ^ 1'd1);

assign trunc_ln657_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1244_add = (tmp_48_reg_4717 ^ 1'd1);

assign trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_add = tmp_11_reg_3585;

assign trunc_ln657_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_376_b = $signed(trunc_ln1287_7_reg_3596);

assign trunc_ln657_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_670_b = $signed(trunc_ln1287_8_reg_3622);

assign trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_add = tmp_12_reg_3616;

assign trunc_ln657_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_383_b = $signed(trunc_ln1287_9_reg_3627);

assign trunc_ln657_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_677_b = $signed(trunc_ln1287_s_reg_3653);

assign trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_add = tmp_13_reg_3647;

assign trunc_ln657_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_390_b = $signed(trunc_ln1287_10_reg_3658);

assign trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_add = tmp_7_reg_3471;

assign trunc_ln657_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_348_b = x_V_fu_1395_p4;

assign trunc_ln657_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_684_b = $signed(trunc_ln1287_11_reg_3684);

assign trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_add = tmp_14_reg_3678;

assign trunc_ln657_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_397_b = $signed(trunc_ln1287_12_reg_3689);

assign trunc_ln657_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_691_b = $signed(trunc_ln1287_13_reg_3715);

assign trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_add = tmp_15_reg_3709;

assign trunc_ln657_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_404_b = $signed(trunc_ln1287_14_reg_3720);

assign trunc_ln657_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_698_b = $signed(trunc_ln1287_15_reg_3746);

assign trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_add = tmp_16_reg_3740;

assign trunc_ln657_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_411_b = $signed(trunc_ln1287_16_reg_3751);

assign trunc_ln657_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_705_b = $signed(trunc_ln1287_17_reg_3777);

assign trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_add = tmp_17_reg_3771;

assign trunc_ln657_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_418_b = $signed(trunc_ln1287_18_reg_3782);

assign trunc_ln657_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_712_b = $signed(trunc_ln1287_19_reg_3808);

assign trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_add = tmp_18_reg_3802;

assign trunc_ln657_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_425_b = $signed(trunc_ln1287_20_reg_3813);

assign trunc_ln657_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_719_b = $signed(trunc_ln1287_21_reg_3839);

assign trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_add = tmp_19_reg_3833;

assign trunc_ln657_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_432_b = $signed(trunc_ln1287_22_reg_3844);

assign trunc_ln657_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_726_b = $signed(trunc_ln1287_23_reg_3870);

assign trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_add = tmp_20_reg_3864;

assign trunc_ln657_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_439_b = $signed(trunc_ln1287_24_reg_3875);

assign trunc_ln657_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_642_b = $signed(trunc_ln1_reg_3498);

assign trunc_ln657_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_733_b = $signed(trunc_ln1287_25_reg_3901);

assign trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_add = tmp_21_reg_3895;

assign trunc_ln657_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_446_b = $signed(trunc_ln1287_26_reg_3906);

assign trunc_ln657_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_740_b = $signed(trunc_ln1287_27_reg_3937);

assign trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_add = tmp_22_reg_3931;

assign trunc_ln657_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_453_b = $signed(trunc_ln1287_28_reg_3942);

assign trunc_ln657_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_747_b = $signed(trunc_ln1287_29_reg_3968);

assign trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_add = tmp_23_reg_3962;

assign trunc_ln657_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_460_b = $signed(trunc_ln1287_30_reg_3973);

assign trunc_ln657_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_355_add = tmp_8_reg_3492;

assign trunc_ln657_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_754_b = $signed(trunc_ln1287_31_reg_3999);

assign trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_add = tmp_24_reg_3993;

assign trunc_ln657_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_467_b = $signed(trunc_ln1287_32_reg_4004);

assign trunc_ln657_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_761_b = $signed(trunc_ln1287_33_reg_4030);

assign trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_add = tmp_25_reg_4024;

assign trunc_ln657_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_474_b = $signed(trunc_ln1287_34_reg_4035);

assign trunc_ln657_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_768_b = $signed(trunc_ln1287_35_reg_4061);

assign trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_add = tmp_26_reg_4055;

assign trunc_ln657_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_481_b = $signed(trunc_ln1287_36_reg_4066);

assign trunc_ln657_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_775_b = $signed(trunc_ln1287_37_reg_4092);

assign trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_add = tmp_27_reg_4086;

assign trunc_ln657_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_488_b = $signed(trunc_ln1287_38_reg_4097);

assign trunc_ln657_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_782_b = $signed(trunc_ln1287_39_reg_4123);

assign trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_add = tmp_28_reg_4117;

assign trunc_ln657_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_495_b = $signed(trunc_ln1287_40_reg_4128);

assign trunc_ln657_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_789_b = $signed(trunc_ln1287_41_reg_4154);

assign trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_add = tmp_29_reg_4148;

assign trunc_ln657_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_502_b = $signed(trunc_ln1287_42_reg_4159);

assign trunc_ln657_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_796_b = $signed(trunc_ln1287_43_reg_4185);

assign trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_add = tmp_30_reg_4179;

assign trunc_ln657_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_509_b = $signed(trunc_ln1287_44_reg_4190);

assign trunc_ln657_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_649_b = $signed(trunc_ln1287_2_reg_3529);

assign trunc_ln657_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_803_b = $signed(trunc_ln1287_45_reg_4216);

assign trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_add = tmp_31_reg_4210;

assign trunc_ln657_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_516_b = $signed(trunc_ln1287_46_reg_4221);

assign trunc_ln657_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_810_b = $signed(trunc_ln1287_47_reg_4247);

assign trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_add = tmp_32_reg_4241;

assign trunc_ln657_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_523_b = $signed(trunc_ln1287_48_reg_4252);

assign trunc_ln657_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_817_b = $signed(trunc_ln1287_49_reg_4278);

assign trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_add = tmp_33_reg_4272;

assign trunc_ln657_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_530_b = $signed(trunc_ln1287_50_reg_4283);

assign trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_add = tmp_9_reg_3523;

assign trunc_ln657_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_362_b = $signed(trunc_ln1287_3_reg_3534);

assign trunc_ln657_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_824_b = $signed(trunc_ln1287_51_reg_4309);

assign trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_add = tmp_34_reg_4303;

assign trunc_ln657_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_537_b = $signed(trunc_ln1287_52_reg_4314);

assign trunc_ln657_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_831_b = $signed(trunc_ln1287_53_reg_4340);

assign trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_add = tmp_35_reg_4334;

assign trunc_ln657_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_544_b = $signed(trunc_ln1287_54_reg_4345);

assign trunc_ln657_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_838_b = $signed(trunc_ln1287_55_reg_4371);

assign trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_add = tmp_36_reg_4365;

assign trunc_ln657_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_551_b = $signed(trunc_ln1287_56_reg_4376);

assign trunc_ln657_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_845_b = $signed(trunc_ln1287_57_reg_4402);

assign trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_add = tmp_37_reg_4396;

assign trunc_ln657_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_558_b = $signed(trunc_ln1287_58_reg_4407);

assign trunc_ln657_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_852_b = $signed(trunc_ln1287_59_reg_4433);

assign trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_add = tmp_38_reg_4427;

assign trunc_ln657_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_565_b = $signed(trunc_ln1287_60_reg_4438);

assign trunc_ln657_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_859_b = $signed(trunc_ln1287_61_reg_4464);

assign trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_add = tmp_39_reg_4458;

assign trunc_ln657_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_572_b = $signed(trunc_ln1287_62_reg_4469);

assign trunc_ln657_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_866_b = $signed(trunc_ln1287_63_reg_4495);

assign trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_add = tmp_40_reg_4489;

assign trunc_ln657_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_579_b = $signed(trunc_ln1287_64_reg_4500);

assign trunc_ln657_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_656_b = $signed(trunc_ln1287_4_reg_3560);

assign trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_add = tmp_10_reg_3554;

assign trunc_ln657_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_369_b = $signed(trunc_ln1287_5_reg_3565);

assign trunc_ln897_fu_3200_p1 = tmp_fu_3178_p3[7:0];

assign trunc_ln901_fu_3196_p1 = sub_ln898_fu_3190_p2[5:0];

assign trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_635_a = x_V_fu_1395_p4;

assign ush_fu_1340_p3 = ((isNeg_fu_1326_p3[0:0] == 1'b1) ? sub_ln1321_fu_1334_p2 : ret_4_fu_1312_p2);

assign x_V_fu_1395_p4 = {{{{1'd1}, {p_Result_10_reg_3445_pp0_iter1_reg}}}, {16'd0}};

assign xor_ln182_10_fu_1832_p2 = (tmp_17_reg_3771 ^ 1'd1);

assign xor_ln182_11_fu_1875_p2 = (tmp_18_reg_3802 ^ 1'd1);

assign xor_ln182_12_fu_1918_p2 = (tmp_19_reg_3833 ^ 1'd1);

assign xor_ln182_13_fu_1961_p2 = (tmp_20_reg_3864 ^ 1'd1);

assign xor_ln182_14_fu_2004_p2 = (tmp_21_reg_3895 ^ 1'd1);

assign xor_ln182_15_fu_2047_p2 = (tmp_22_reg_3931 ^ 1'd1);

assign xor_ln182_16_fu_2090_p2 = (tmp_23_reg_3962 ^ 1'd1);

assign xor_ln182_17_fu_2133_p2 = (tmp_24_reg_3993 ^ 1'd1);

assign xor_ln182_18_fu_2176_p2 = (tmp_25_reg_4024 ^ 1'd1);

assign xor_ln182_19_fu_2219_p2 = (tmp_26_reg_4055 ^ 1'd1);

assign xor_ln182_1_fu_1449_p2 = (tmp_8_reg_3492 ^ 1'd1);

assign xor_ln182_20_fu_2262_p2 = (tmp_27_reg_4086 ^ 1'd1);

assign xor_ln182_21_fu_2305_p2 = (tmp_28_reg_4117 ^ 1'd1);

assign xor_ln182_22_fu_2348_p2 = (tmp_29_reg_4148 ^ 1'd1);

assign xor_ln182_23_fu_2391_p2 = (tmp_30_reg_4179 ^ 1'd1);

assign xor_ln182_24_fu_2434_p2 = (tmp_31_reg_4210 ^ 1'd1);

assign xor_ln182_25_fu_2477_p2 = (tmp_32_reg_4241 ^ 1'd1);

assign xor_ln182_26_fu_2520_p2 = (tmp_33_reg_4272 ^ 1'd1);

assign xor_ln182_27_fu_2563_p2 = (tmp_34_reg_4303 ^ 1'd1);

assign xor_ln182_28_fu_2606_p2 = (tmp_35_reg_4334 ^ 1'd1);

assign xor_ln182_29_fu_2649_p2 = (tmp_36_reg_4365 ^ 1'd1);

assign xor_ln182_2_fu_1488_p2 = (tmp_9_reg_3523 ^ 1'd1);

assign xor_ln182_30_fu_2692_p2 = (tmp_37_reg_4396 ^ 1'd1);

assign xor_ln182_31_fu_2735_p2 = (tmp_38_reg_4427 ^ 1'd1);

assign xor_ln182_32_fu_2778_p2 = (tmp_39_reg_4458 ^ 1'd1);

assign xor_ln182_33_fu_2821_p2 = (tmp_40_reg_4489 ^ 1'd1);

assign xor_ln182_34_fu_2864_p2 = (tmp_41_reg_4520 ^ 1'd1);

assign xor_ln182_35_fu_2907_p2 = (tmp_42_reg_4551 ^ 1'd1);

assign xor_ln182_36_fu_2950_p2 = (tmp_43_reg_4582 ^ 1'd1);

assign xor_ln182_37_fu_2993_p2 = (tmp_44_reg_4613 ^ 1'd1);

assign xor_ln182_38_fu_3036_p2 = (tmp_45_reg_4644 ^ 1'd1);

assign xor_ln182_39_fu_3079_p2 = (tmp_46_reg_4675 ^ 1'd1);

assign xor_ln182_3_fu_1531_p2 = (tmp_10_reg_3554 ^ 1'd1);

assign xor_ln182_4_fu_1574_p2 = (tmp_11_reg_3585 ^ 1'd1);

assign xor_ln182_5_fu_1617_p2 = (tmp_12_reg_3616 ^ 1'd1);

assign xor_ln182_6_fu_1660_p2 = (tmp_13_reg_3647 ^ 1'd1);

assign xor_ln182_7_fu_1703_p2 = (tmp_14_reg_3678 ^ 1'd1);

assign xor_ln182_8_fu_1746_p2 = (tmp_15_reg_3709 ^ 1'd1);

assign xor_ln182_9_fu_1789_p2 = (tmp_16_reg_3740 ^ 1'd1);

assign xor_ln182_fu_1414_p2 = (tmp_7_reg_3471 ^ 1'd1);

assign xor_ln903_fu_3280_p2 = (tmp_51_fu_3273_p3 ^ 1'd1);

assign y_V_fu_1348_p4 = {{{{1'd1}, {p_Result_11_reg_3450}}}, {16'd0}};

assign zext_ln1300_fu_1286_p1 = tmp_54_fu_1276_p4;

assign zext_ln710_2_fu_1357_p1 = y_V_fu_1348_p4;

assign zext_ln832_fu_1296_p1 = tmp_53_fu_1262_p4;

assign zext_ln901_fu_3230_p1 = sub_ln901_fu_3225_p2;

assign zext_ln903_fu_3240_p1 = lsb_index_fu_3204_p2;

assign zext_ln905_1_fu_3378_p1 = m_4_reg_4786;

assign zext_ln905_fu_3346_p1 = m_fu_3339_p3;

assign zext_ln908_fu_3323_p1 = add_ln908_fu_3318_p2;

assign zext_ln909_fu_3303_p1 = sub_ln909_fu_3298_p2;

assign zext_ln915_fu_3350_p1 = select_ln908_fu_3332_p3;

endmodule //axi_phase_atan2_generic_float_s
