$date
	Fri Oct 10 02:17:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module register_file_tb $end
$var wire 32 ! rs2 [31:0] $end
$var wire 32 " rs1 [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ rd [31:0] $end
$var reg 5 % rd_addr [4:0] $end
$var reg 5 & rs1_addr [4:0] $end
$var reg 5 ' rs2_addr [4:0] $end
$var reg 1 ( rst $end
$var reg 1 ) we $end
$scope module dut $end
$var wire 1 # i_clk $end
$var wire 32 * i_rd [31:0] $end
$var wire 5 + i_rd_addr [4:0] $end
$var wire 5 , i_rs1_addr [4:0] $end
$var wire 5 - i_rs2_addr [4:0] $end
$var wire 1 ( i_rst $end
$var wire 1 ) i_we $end
$var wire 32 . o_rs1 [31:0] $end
$var wire 32 / o_rs2 [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
b10 !
b10 /
b10 '
b10 -
b1 "
b1 .
b1 &
b1 ,
#15
1#
#20
0#
b11111111111111111111111111111111 $
b11111111111111111111111111111111 *
b11111 %
b11111 +
1)
b0 !
b0 /
b0 '
b0 -
b0 "
b0 .
b11111 &
b11111 ,
#25
b11111111111111111111111111111111 "
b11111111111111111111111111111111 .
1#
#30
0#
b0 %
b0 +
#35
1#
#40
0#
0)
#45
1#
#50
0#
