# I2C Protocol Design in Verilog

## ğŸ“Œ Description
A Verilog-based implementation of the Inter-Integrated Circuit (I2C) protocol designed to enable serial communication between master and slave devices on a shared bus.

## âš™ï¸ Features
- Master-driven communication protocol
- Address matching and acknowledgment mechanism
- Serial data transmission and clock generation
- Simulation-based verification of transactions

## ğŸ§ª Tools Used
- Verilog HDL
- ModelSim / QuestaSim

## ğŸ§  Learnings
- Understanding of I2C communication protocol
- Edge-triggered signal design
- Master-slave coordination in digital circuits

## ğŸ“¸ Simulation Output
![I2C Simulation](I2C_result.jpg)

## ğŸ“‚ Project Structure
```
i2c-verilog-design/
â”œâ”€â”€ I2C.v
â”œâ”€â”€ I2C_result.jpg
â”œâ”€â”€ README.md
```

## ğŸ§‘â€ğŸ’» Author
**Vishnu Vardhan**