
AVRASM ver. 2.1.30  D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm Wed Jun 18 14:10:34 2014

D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1061): warning: Register r5 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1062): warning: Register r4 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1063): warning: Register r7 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1064): warning: Register r6 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1065): warning: Register r9 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1066): warning: Register r8 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1067): warning: Register r11 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1068): warning: Register r10 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1069): warning: Register r13 already defined by the .DEF directive
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1070): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega162
                 ;Program type             : Application
                 ;Clock frequency          : 11,059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega162
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1279
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU EMCUCR=0x36
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x04FF
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index0=R5
                 	.DEF _rx_rd_index0=R4
                 	.DEF _rx_counter0=R7
                 	.DEF _tx_wr_index0=R6
                 	.DEF _tx_rd_index0=R9
                 	.DEF _tx_counter0=R8
                 	.DEF _rx_wr_index1=R11
                 	.DEF _rx_rd_index1=R10
                 	.DEF _rx_counter1=R13
                 	.DEF _tx_wr_index1=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0081 	JMP  _usart0_rx_isr
000028 940c 00d7 	JMP  _usart1_rx_isr
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 00ad 	JMP  _usart0_tx_isr
000030 940c 010b 	JMP  _usart1_tx_isr
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
                 
                 _tbl10_G102:
000038 2710
000039 03e8
00003a 0064
00003b 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00003c 0001      	.DB  0x1,0x0
                 _tbl16_G102:
00003d 1000
00003e 0100
00003f 0010
000040 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000041 0000      	.DW  0x0000
                 
                 _0x2000060:
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1119): warning: .cseg .db misalignment - padding zero byte
000042 0001      	.DB  0x1
                 _0x2000000:
000043 4e2d
000044 4e41
000045 4900
000046 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\Document\Work\Solusi247\Master_Program_Radar_Base\List\main.asm(1122): warning: .cseg .db misalignment - padding zero byte
000047 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000048 0001      	.DW  0x01
000049 0002      	.DW  0x02
00004a 0082      	.DW  __REG_BIT_VARS*2
                 
00004b 0001      	.DW  0x01
00004c 0282      	.DW  __seed_G100
00004d 0084      	.DW  _0x2000060*2
                 
                 _0xFFFFFFFF:
00004e 0000      	.DW  0
                 
                 __RESET:
00004f 94f8      	CLI
000050 27ee      	CLR  R30
000051 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000052 e0f1      	LDI  R31,1
000053 bffb      	OUT  GICR,R31
000054 bfeb      	OUT  GICR,R30
000055 bfe5      	OUT  MCUCR,R30
000056 bfe6      	OUT  EMCUCR,R30
                 
                 ;DISABLE WATCHDOG
000057 e1f8      	LDI  R31,0x18
000058 bdf1      	OUT  WDTCR,R31
000059 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
00005a e08d      	LDI  R24,(14-2)+1
00005b e0a2      	LDI  R26,2
00005c 27bb      	CLR  R27
                 __CLEAR_REG:
00005d 93ed      	ST   X+,R30
00005e 958a      	DEC  R24
00005f f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000060 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000061 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000062 e0a0      	LDI  R26,LOW(__SRAM_START)
000063 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000064 93ed      	ST   X+,R30
000065 9701      	SBIW R24,1
000066 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000067 e9e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000068 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000069 9185      	LPM  R24,Z+
00006a 9195      	LPM  R25,Z+
00006b 9700      	SBIW R24,0
00006c f061      	BREQ __GLOBAL_INI_END
00006d 91a5      	LPM  R26,Z+
00006e 91b5      	LPM  R27,Z+
00006f 9005      	LPM  R0,Z+
000070 9015      	LPM  R1,Z+
000071 01bf      	MOVW R22,R30
000072 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000073 9005      	LPM  R0,Z+
000074 920d      	ST   X+,R0
000075 9701      	SBIW R24,1
000076 f7e1      	BRNE __GLOBAL_INI_LOOP
000077 01fb      	MOVW R30,R22
000078 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000079 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007a bfed      	OUT  SPL,R30
00007b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00007c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00007d e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00007e e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00007f 940c 0150 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x200
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : Master Program Radar Base
                 ;Version : 1.2
                 ;Date    : 18/06/2014
                 ;Author  : deanzaka
                 ;Company : Solusi247
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega162
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11,059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega162.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdlib.h>
                 ;#include <delay.h>
                 ;#include <string.h>
                 ;#include "motor.h"
                 ;
                 ;#ifndef RXB8
                 ;#define RXB8 1
                 ;#endif
                 ;
                 ;#ifndef TXB8
                 ;#define TXB8 0
                 ;#endif
                 ;
                 ;#ifndef UPE
                 ;#define UPE 2
                 ;#endif
                 ;
                 ;#ifndef DOR
                 ;#define DOR 3
                 ;#endif
                 ;
                 ;#ifndef FE
                 ;#define FE 4
                 ;#endif
                 ;
                 ;#ifndef UDRE
                 ;#define UDRE 5
                 ;#endif
                 ;
                 ;#ifndef RXC
                 ;#define RXC 7
                 ;#endif
                 ;
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 32
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;#else
                 ;unsigned int rx_wr_index0,rx_rd_index0,rx_counter0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 004F {
                 
                 	.CSEG
                 _usart0_rx_isr:
000081 940e 01af 	CALL SUBOPT_0x0
                 ; 0000 0050 char status,data;
                 ; 0000 0051 status=UCSR0A;
000083 931a      	ST   -Y,R17
000084 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000085 b11b      	IN   R17,11
                 ; 0000 0052 data=UDR0;
000086 b10c      	IN   R16,12
                 ; 0000 0053 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000087 2fe1      	MOV  R30,R17
000088 71ec      	ANDI R30,LOW(0x1C)
000089 f489      	BRNE _0x3
                 ; 0000 0054    {
                 ; 0000 0055    rx_buffer0[rx_wr_index0++]=data;
00008a 2de5      	MOV  R30,R5
00008b 9453      	INC  R5
00008c e0f0      	LDI  R31,0
00008d 50e0      	SUBI R30,LOW(-_rx_buffer0)
00008e 4ffe      	SBCI R31,HIGH(-_rx_buffer0)
00008f 8300      	ST   Z,R16
                 ; 0000 0056 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 0057    // special case for receiver buffer size=256
                 ; 0000 0058    if (++rx_counter0 == 0)
                 ; 0000 0059       {
                 ; 0000 005A #else
                 ; 0000 005B    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
000090 e2e0      	LDI  R30,LOW(32)
000091 15e5      	CP   R30,R5
000092 f409      	BRNE _0x4
000093 2455      	CLR  R5
                 ; 0000 005C    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
000094 9473      	INC  R7
000095 e2e0      	LDI  R30,LOW(32)
000096 15e7      	CP   R30,R7
000097 f419      	BRNE _0x5
                 ; 0000 005D       {
                 ; 0000 005E       rx_counter0=0;
000098 2477      	CLR  R7
                 ; 0000 005F #endif
                 ; 0000 0060       rx_buffer_overflow0=1;
000099 9468      	SET
00009a f820      	BLD  R2,0
                 ; 0000 0061       }
                 ; 0000 0062    }
                 _0x5:
                 ; 0000 0063 }
                 _0x3:
00009b c055      	RJMP _0x2F
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 006A {
                 _getchar:
                 ; 0000 006B char data;
                 ; 0000 006C while (rx_counter0==0);
00009c 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x6:
00009d 2077      	TST  R7
00009e f3f1      	BREQ _0x6
                 ; 0000 006D data=rx_buffer0[rx_rd_index0++];
00009f 2de4      	MOV  R30,R4
0000a0 9443      	INC  R4
0000a1 e0f0      	LDI  R31,0
0000a2 50e0      	SUBI R30,LOW(-_rx_buffer0)
0000a3 4ffe      	SBCI R31,HIGH(-_rx_buffer0)
0000a4 8110      	LD   R17,Z
                 ; 0000 006E #if RX_BUFFER_SIZE0 != 256
                 ; 0000 006F if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
0000a5 e2e0      	LDI  R30,LOW(32)
0000a6 15e4      	CP   R30,R4
0000a7 f409      	BRNE _0x9
0000a8 2444      	CLR  R4
                 ; 0000 0070 #endif
                 ; 0000 0071 #asm("cli")
                 _0x9:
0000a9 94f8      	cli
                 ; 0000 0072 --rx_counter0;
0000aa 947a      	DEC  R7
                 ; 0000 0073 #asm("sei")
0000ab 9478      	sei
0000ac c05b      	RJMP _0x20A0002
                 ; 0000 0074 return data;
                 ; 0000 0075 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 32
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0,tx_rd_index0,tx_counter0;
                 ;#else
                 ;unsigned int tx_wr_index0,tx_rd_index0,tx_counter0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 0085 {
                 _usart0_tx_isr:
0000ad 940e 01af 	CALL SUBOPT_0x0
                 ; 0000 0086 if (tx_counter0)
0000af 2088      	TST  R8
0000b0 f061      	BREQ _0xA
                 ; 0000 0087    {
                 ; 0000 0088    --tx_counter0;
0000b1 948a      	DEC  R8
                 ; 0000 0089    UDR0=tx_buffer0[tx_rd_index0++];
0000b2 2de9      	MOV  R30,R9
0000b3 9493      	INC  R9
0000b4 e0f0      	LDI  R31,0
0000b5 5ee0      	SUBI R30,LOW(-_tx_buffer0)
0000b6 4ffd      	SBCI R31,HIGH(-_tx_buffer0)
0000b7 81e0      	LD   R30,Z
0000b8 b9ec      	OUT  0xC,R30
                 ; 0000 008A #if TX_BUFFER_SIZE0 != 256
                 ; 0000 008B    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
0000b9 e2e0      	LDI  R30,LOW(32)
0000ba 15e9      	CP   R30,R9
0000bb f409      	BRNE _0xB
0000bc 2499      	CLR  R9
                 ; 0000 008C #endif
                 ; 0000 008D    }
                 _0xB:
                 ; 0000 008E }
                 _0xA:
0000bd c035      	RJMP _0x2E
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0095 {
                 _putchar:
                 ; 0000 0096 while (tx_counter0 == TX_BUFFER_SIZE0);
                 ;	c -> Y+0
                 _0xC:
0000be e2e0      	LDI  R30,LOW(32)
0000bf 15e8      	CP   R30,R8
0000c0 f3e9      	BREQ _0xC
                 ; 0000 0097 #asm("cli")
0000c1 94f8      	cli
                 ; 0000 0098 if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
0000c2 2088      	TST  R8
0000c3 f411      	BRNE _0x10
0000c4 995d      	SBIC 0xB,5
0000c5 c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 0099    {
                 ; 0000 009A    tx_buffer0[tx_wr_index0++]=c;
0000c6 2de6      	MOV  R30,R6
0000c7 9463      	INC  R6
0000c8 e0f0      	LDI  R31,0
0000c9 5ee0      	SUBI R30,LOW(-_tx_buffer0)
0000ca 4ffd      	SBCI R31,HIGH(-_tx_buffer0)
0000cb 81a8      	LD   R26,Y
0000cc 83a0      	STD  Z+0,R26
                 ; 0000 009B #if TX_BUFFER_SIZE0 != 256
                 ; 0000 009C    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
0000cd e2e0      	LDI  R30,LOW(32)
0000ce 15e6      	CP   R30,R6
0000cf f409      	BRNE _0x12
0000d0 2466      	CLR  R6
                 ; 0000 009D #endif
                 ; 0000 009E    ++tx_counter0;
                 _0x12:
0000d1 9483      	INC  R8
                 ; 0000 009F    }
                 ; 0000 00A0 else
0000d2 c002      	RJMP _0x13
                 _0xF:
                 ; 0000 00A1    UDR0=c;
0000d3 81e8      	LD   R30,Y
0000d4 b9ec      	OUT  0xC,R30
                 ; 0000 00A2 #asm("sei")
                 _0x13:
0000d5 9478      	sei
0000d6 c077      	RJMP _0x20A0001
                 ; 0000 00A3 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART1 Receiver buffer
                 ;#define RX_BUFFER_SIZE1 32
                 ;char rx_buffer1[RX_BUFFER_SIZE1];
                 ;
                 ;#if RX_BUFFER_SIZE1 <= 256
                 ;unsigned char rx_wr_index1,rx_rd_index1,rx_counter1;
                 ;#else
                 ;unsigned int rx_wr_index1,rx_rd_index1,rx_counter1;
                 ;#endif
                 ;
                 ;// This flag is set on USART1 Receiver buffer overflow
                 ;bit rx_buffer_overflow1;
                 ;
                 ;// USART1 Receiver interrupt service routine
                 ;interrupt [USART1_RXC] void usart1_rx_isr(void)
                 ; 0000 00B6 {
                 _usart1_rx_isr:
0000d7 940e 01af 	CALL SUBOPT_0x0
                 ; 0000 00B7 char status,data;
                 ; 0000 00B8 status=UCSR1A;
0000d9 931a      	ST   -Y,R17
0000da 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000db b112      	IN   R17,2
                 ; 0000 00B9 data=UDR1;
0000dc b103      	IN   R16,3
                 ; 0000 00BA if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000dd 2fe1      	MOV  R30,R17
0000de 71ec      	ANDI R30,LOW(0x1C)
0000df f489      	BRNE _0x14
                 ; 0000 00BB    {
                 ; 0000 00BC    rx_buffer1[rx_wr_index1++]=data;
0000e0 2deb      	MOV  R30,R11
0000e1 94b3      	INC  R11
0000e2 e0f0      	LDI  R31,0
0000e3 5ce0      	SUBI R30,LOW(-_rx_buffer1)
0000e4 4ffd      	SBCI R31,HIGH(-_rx_buffer1)
0000e5 8300      	ST   Z,R16
                 ; 0000 00BD #if RX_BUFFER_SIZE1 == 256
                 ; 0000 00BE    // special case for receiver buffer size=256
                 ; 0000 00BF    if (++rx_counter1 == 0)
                 ; 0000 00C0       {
                 ; 0000 00C1 #else
                 ; 0000 00C2    if (rx_wr_index1 == RX_BUFFER_SIZE1) rx_wr_index1=0;
0000e6 e2e0      	LDI  R30,LOW(32)
0000e7 15eb      	CP   R30,R11
0000e8 f409      	BRNE _0x15
0000e9 24bb      	CLR  R11
                 ; 0000 00C3    if (++rx_counter1 == RX_BUFFER_SIZE1)
                 _0x15:
0000ea 94d3      	INC  R13
0000eb e2e0      	LDI  R30,LOW(32)
0000ec 15ed      	CP   R30,R13
0000ed f419      	BRNE _0x16
                 ; 0000 00C4       {
                 ; 0000 00C5       rx_counter1=0;
0000ee 24dd      	CLR  R13
                 ; 0000 00C6 #endif
                 ; 0000 00C7       rx_buffer_overflow1=1;
0000ef 9468      	SET
0000f0 f821      	BLD  R2,1
                 ; 0000 00C8       }
                 ; 0000 00C9    }
                 _0x16:
                 ; 0000 00CA }
                 _0x14:
                 _0x2F:
0000f1 9109      	LD   R16,Y+
0000f2 9119      	LD   R17,Y+
                 _0x2E:
0000f3 91e9      	LD   R30,Y+
0000f4 bfef      	OUT  SREG,R30
0000f5 91f9      	LD   R31,Y+
0000f6 91e9      	LD   R30,Y+
0000f7 9518      	RETI
                 ;
                 ;// Get a character from the USART1 Receiver buffer
                 ;#pragma used+
                 ;char getchar1(void)
                 ; 0000 00CF {
                 _getchar1:
                 ; 0000 00D0 char data;
                 ; 0000 00D1 while (rx_counter1==0);
0000f8 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x17:
0000f9 20dd      	TST  R13
0000fa f3f1      	BREQ _0x17
                 ; 0000 00D2 data=rx_buffer1[rx_rd_index1++];
0000fb 2dea      	MOV  R30,R10
0000fc 94a3      	INC  R10
0000fd e0f0      	LDI  R31,0
0000fe 5ce0      	SUBI R30,LOW(-_rx_buffer1)
0000ff 4ffd      	SBCI R31,HIGH(-_rx_buffer1)
000100 8110      	LD   R17,Z
                 ; 0000 00D3 #if RX_BUFFER_SIZE1 != 256
                 ; 0000 00D4 if (rx_rd_index1 == RX_BUFFER_SIZE1) rx_rd_index1=0;
000101 e2e0      	LDI  R30,LOW(32)
000102 15ea      	CP   R30,R10
000103 f409      	BRNE _0x1A
000104 24aa      	CLR  R10
                 ; 0000 00D5 #endif
                 ; 0000 00D6 #asm("cli")
                 _0x1A:
000105 94f8      	cli
                 ; 0000 00D7 --rx_counter1;
000106 94da      	DEC  R13
                 ; 0000 00D8 #asm("sei")
000107 9478      	sei
                 _0x20A0002:
                 ; 0000 00D9 return data;
000108 2fe1      	MOV  R30,R17
000109 9119      	LD   R17,Y+
00010a 9508      	RET
                 ; 0000 00DA }
                 ;#pragma used-
                 ;// USART1 Transmitter buffer
                 ;#define TX_BUFFER_SIZE1 32
                 ;char tx_buffer1[TX_BUFFER_SIZE1];
                 ;
                 ;#if TX_BUFFER_SIZE1 <= 256
                 ;unsigned char tx_wr_index1,tx_rd_index1,tx_counter1;
                 ;#else
                 ;unsigned int tx_wr_index1,tx_rd_index1,tx_counter1;
                 ;#endif
                 ;
                 ;// USART1 Transmitter interrupt service routine
                 ;interrupt [USART1_TXC] void usart1_tx_isr(void)
                 ; 0000 00E8 {
                 _usart1_tx_isr:
00010b 93aa      	ST   -Y,R26
00010c 93ea      	ST   -Y,R30
00010d 93fa      	ST   -Y,R31
00010e b7ef      	IN   R30,SREG
00010f 93ea      	ST   -Y,R30
                 ; 0000 00E9 if (tx_counter1)
000110 91e0 0281 	LDS  R30,_tx_counter1
000112 30e0      	CPI  R30,0
000113 f0a9      	BREQ _0x1B
                 ; 0000 00EA    {
                 ; 0000 00EB    --tx_counter1;
000114 50e1      	SUBI R30,LOW(1)
000115 93e0 0281 	STS  _tx_counter1,R30
                 ; 0000 00EC    UDR1=tx_buffer1[tx_rd_index1++];
000117 91e0 0280 	LDS  R30,_tx_rd_index1
000119 5fef      	SUBI R30,-LOW(1)
00011a 93e0 0280 	STS  _tx_rd_index1,R30
00011c 50e1      	SUBI R30,LOW(1)
00011d e0f0      	LDI  R31,0
00011e 5ae0      	SUBI R30,LOW(-_tx_buffer1)
00011f 4ffd      	SBCI R31,HIGH(-_tx_buffer1)
000120 81e0      	LD   R30,Z
000121 b9e3      	OUT  0x3,R30
                 ; 0000 00ED #if TX_BUFFER_SIZE1 != 256
                 ; 0000 00EE    if (tx_rd_index1 == TX_BUFFER_SIZE1) tx_rd_index1=0;
000122 91a0 0280 	LDS  R26,_tx_rd_index1
000124 32a0      	CPI  R26,LOW(0x20)
000125 f419      	BRNE _0x1C
000126 e0e0      	LDI  R30,LOW(0)
000127 93e0 0280 	STS  _tx_rd_index1,R30
                 ; 0000 00EF #endif
                 ; 0000 00F0    }
                 _0x1C:
                 ; 0000 00F1 }
                 _0x1B:
000129 91e9      	LD   R30,Y+
00012a bfef      	OUT  SREG,R30
00012b 91f9      	LD   R31,Y+
00012c 91e9      	LD   R30,Y+
00012d 91a9      	LD   R26,Y+
00012e 9518      	RETI
                 ;
                 ;// Write a character to the USART1 Transmitter buffer
                 ;#pragma used+
                 ;void putchar1(char c)
                 ; 0000 00F6 {
                 _putchar1:
                 ; 0000 00F7 while (tx_counter1 == TX_BUFFER_SIZE1);
                 ;	c -> Y+0
                 _0x1D:
00012f 91a0 0281 	LDS  R26,_tx_counter1
000131 32a0      	CPI  R26,LOW(0x20)
000132 f3e1      	BREQ _0x1D
                 ; 0000 00F8 #asm("cli")
000133 94f8      	cli
                 ; 0000 00F9 if (tx_counter1 || ((UCSR1A & DATA_REGISTER_EMPTY)==0))
000134 91e0 0281 	LDS  R30,_tx_counter1
000136 30e0      	CPI  R30,0
000137 f411      	BRNE _0x21
000138 9915      	SBIC 0x2,5
000139 c011      	RJMP _0x20
                 _0x21:
                 ; 0000 00FA    {
                 ; 0000 00FB    tx_buffer1[tx_wr_index1++]=c;
00013a 2dec      	MOV  R30,R12
00013b 94c3      	INC  R12
00013c e0f0      	LDI  R31,0
00013d 5ae0      	SUBI R30,LOW(-_tx_buffer1)
00013e 4ffd      	SBCI R31,HIGH(-_tx_buffer1)
00013f 81a8      	LD   R26,Y
000140 83a0      	STD  Z+0,R26
                 ; 0000 00FC #if TX_BUFFER_SIZE1 != 256
                 ; 0000 00FD    if (tx_wr_index1 == TX_BUFFER_SIZE1) tx_wr_index1=0;
000141 e2e0      	LDI  R30,LOW(32)
000142 15ec      	CP   R30,R12
000143 f409      	BRNE _0x23
000144 24cc      	CLR  R12
                 ; 0000 00FE #endif
                 ; 0000 00FF    ++tx_counter1;
                 _0x23:
000145 91e0 0281 	LDS  R30,_tx_counter1
000147 5fef      	SUBI R30,-LOW(1)
000148 93e0 0281 	STS  _tx_counter1,R30
                 ; 0000 0100    }
                 ; 0000 0101 else
00014a c002      	RJMP _0x24
                 _0x20:
                 ; 0000 0102    UDR1=c;
00014b 81e8      	LD   R30,Y
00014c b9e3      	OUT  0x3,R30
                 ; 0000 0103 #asm("sei")
                 _0x24:
00014d 9478      	sei
                 _0x20A0001:
                 ; 0000 0104 }
00014e 9621      	ADIW R28,1
00014f 9508      	RET
                 ;#pragma used-
                 ;
                 ;#pragma used+
                 ;void printf1(char *st)
                 ; 0000 0109 {
                 ; 0000 010A     int i, c;
                 ; 0000 010B     i = strlen(st);
                 ;	*st -> Y+4
                 ;	i -> R16,R17
                 ;	c -> R18,R19
                 ; 0000 010C 
                 ; 0000 010D     for(c = 0; c < i; c++)
                 ; 0000 010E     {
                 ; 0000 010F         putchar1(st[c]);
                 ; 0000 0110     }
                 ; 0000 0111 }
                 ;#pragma used-
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 011A {
                 _main:
                 ; 0000 011B // Declare your local variables here
                 ; 0000 011C 
                 ; 0000 011D // Crystal Oscillator division factor: 1
                 ; 0000 011E #pragma optsize-
                 ; 0000 011F CLKPR=0x80;
000150 e8e0      	LDI  R30,LOW(128)
000151 93e0 0061 	STS  97,R30
                 ; 0000 0120 CLKPR=0x00;
000153 e0e0      	LDI  R30,LOW(0)
000154 93e0 0061 	STS  97,R30
                 ; 0000 0121 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0122 #pragma optsize+
                 ; 0000 0123 #endif
                 ; 0000 0124 
                 ; 0000 0125 // Input/Output Ports initialization
                 ; 0000 0126 // Port A initialization
                 ; 0000 0127 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0128 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0129 PORTA=0x00;
000156 bbeb      	OUT  0x1B,R30
                 ; 0000 012A DDRA=0x00;
000157 bbea      	OUT  0x1A,R30
                 ; 0000 012B 
                 ; 0000 012C // Port B initialization
                 ; 0000 012D // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 012E // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 012F PORTB=0x00;
000158 bbe8      	OUT  0x18,R30
                 ; 0000 0130 DDRB=0x00;
000159 bbe7      	OUT  0x17,R30
                 ; 0000 0131 
                 ; 0000 0132 // Port C initialization
                 ; 0000 0133 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0134 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0135 PORTC=0x00;
00015a bbe5      	OUT  0x15,R30
                 ; 0000 0136 DDRC=0x00;
00015b bbe4      	OUT  0x14,R30
                 ; 0000 0137 
                 ; 0000 0138 // Port D initialization
                 ; 0000 0139 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 013A // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 013B PORTD=0x00;
00015c bbe2      	OUT  0x12,R30
                 ; 0000 013C DDRD=0x00;
00015d bbe1      	OUT  0x11,R30
                 ; 0000 013D 
                 ; 0000 013E // Port E initialization
                 ; 0000 013F // Func2=In Func1=In Func0=In
                 ; 0000 0140 // State2=T State1=T State0=T
                 ; 0000 0141 PORTE=0x00;
00015e b9e7      	OUT  0x7,R30
                 ; 0000 0142 DDRE=0x00;
00015f b9e6      	OUT  0x6,R30
                 ; 0000 0143 
                 ; 0000 0144 // Timer/Counter 0 initialization
                 ; 0000 0145 // Clock source: System Clock
                 ; 0000 0146 // Clock value: Timer 0 Stopped
                 ; 0000 0147 // Mode: Normal top=0xFF
                 ; 0000 0148 // OC0 output: Disconnected
                 ; 0000 0149 TCCR0=0x00;
000160 bfe3      	OUT  0x33,R30
                 ; 0000 014A TCNT0=0x00;
000161 bfe2      	OUT  0x32,R30
                 ; 0000 014B OCR0=0x00;
000162 bfe1      	OUT  0x31,R30
                 ; 0000 014C 
                 ; 0000 014D // Timer/Counter 1 initialization
                 ; 0000 014E // Clock source: System Clock
                 ; 0000 014F // Clock value: Timer1 Stopped
                 ; 0000 0150 // Mode: Normal top=0xFFFF
                 ; 0000 0151 // OC1A output: Discon.
                 ; 0000 0152 // OC1B output: Discon.
                 ; 0000 0153 // Noise Canceler: Off
                 ; 0000 0154 // Input Capture on Falling Edge
                 ; 0000 0155 // Timer1 Overflow Interrupt: Off
                 ; 0000 0156 // Input Capture Interrupt: Off
                 ; 0000 0157 // Compare A Match Interrupt: Off
                 ; 0000 0158 // Compare B Match Interrupt: Off
                 ; 0000 0159 TCCR1A=0x00;
000163 bdef      	OUT  0x2F,R30
                 ; 0000 015A TCCR1B=0x00;
000164 bdee      	OUT  0x2E,R30
                 ; 0000 015B TCNT1H=0x00;
000165 bded      	OUT  0x2D,R30
                 ; 0000 015C TCNT1L=0x00;
000166 bdec      	OUT  0x2C,R30
                 ; 0000 015D ICR1H=0x00;
000167 bde5      	OUT  0x25,R30
                 ; 0000 015E ICR1L=0x00;
000168 bde4      	OUT  0x24,R30
                 ; 0000 015F OCR1AH=0x00;
000169 bdeb      	OUT  0x2B,R30
                 ; 0000 0160 OCR1AL=0x00;
00016a bdea      	OUT  0x2A,R30
                 ; 0000 0161 OCR1BH=0x00;
00016b bde9      	OUT  0x29,R30
                 ; 0000 0162 OCR1BL=0x00;
00016c bde8      	OUT  0x28,R30
                 ; 0000 0163 
                 ; 0000 0164 // Timer/Counter 2 initialization
                 ; 0000 0165 // Clock source: System Clock
                 ; 0000 0166 // Clock value: Timer2 Stopped
                 ; 0000 0167 // Mode: Normal top=0xFF
                 ; 0000 0168 // OC2 output: Disconnected
                 ; 0000 0169 ASSR=0x00;
00016d bde6      	OUT  0x26,R30
                 ; 0000 016A TCCR2=0x00;
00016e bde7      	OUT  0x27,R30
                 ; 0000 016B TCNT2=0x00;
00016f bde3      	OUT  0x23,R30
                 ; 0000 016C OCR2=0x00;
000170 bde2      	OUT  0x22,R30
                 ; 0000 016D 
                 ; 0000 016E // Timer/Counter 3 initialization
                 ; 0000 016F // Clock value: Timer3 Stopped
                 ; 0000 0170 // Mode: Normal top=0xFFFF
                 ; 0000 0171 // OC3A output: Discon.
                 ; 0000 0172 // OC3B output: Discon.
                 ; 0000 0173 // Noise Canceler: Off
                 ; 0000 0174 // Input Capture on Falling Edge
                 ; 0000 0175 // Timer3 Overflow Interrupt: Off
                 ; 0000 0176 // Input Capture Interrupt: Off
                 ; 0000 0177 // Compare A Match Interrupt: Off
                 ; 0000 0178 // Compare B Match Interrupt: Off
                 ; 0000 0179 TCCR3A=0x00;
000171 93e0 008b 	STS  139,R30
                 ; 0000 017A TCCR3B=0x00;
000173 93e0 008a 	STS  138,R30
                 ; 0000 017B TCNT3H=0x00;
000175 93e0 0089 	STS  137,R30
                 ; 0000 017C TCNT3L=0x00;
000177 93e0 0088 	STS  136,R30
                 ; 0000 017D ICR3H=0x00;
000179 93e0 0081 	STS  129,R30
                 ; 0000 017E ICR3L=0x00;
00017b 93e0 0080 	STS  128,R30
                 ; 0000 017F OCR3AH=0x00;
00017d 93e0 0087 	STS  135,R30
                 ; 0000 0180 OCR3AL=0x00;
00017f 93e0 0086 	STS  134,R30
                 ; 0000 0181 OCR3BH=0x00;
000181 93e0 0085 	STS  133,R30
                 ; 0000 0182 OCR3BL=0x00;
000183 93e0 0084 	STS  132,R30
                 ; 0000 0183 
                 ; 0000 0184 // External Interrupt(s) initialization
                 ; 0000 0185 // INT0: Off
                 ; 0000 0186 // INT1: Off
                 ; 0000 0187 // INT2: Off
                 ; 0000 0188 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0189 // Interrupt on any change on pins PCINT8-15: Off
                 ; 0000 018A MCUCR=0x00;
000185 bfe5      	OUT  0x35,R30
                 ; 0000 018B EMCUCR=0x00;
000186 bfe6      	OUT  0x36,R30
                 ; 0000 018C 
                 ; 0000 018D // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 018E TIMSK=0x00;
000187 bfe9      	OUT  0x39,R30
                 ; 0000 018F 
                 ; 0000 0190 ETIMSK=0x00;
000188 93e0 007d 	STS  125,R30
                 ; 0000 0191 
                 ; 0000 0192 // USART0 initialization
                 ; 0000 0193 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0194 // USART0 Receiver: On
                 ; 0000 0195 // USART0 Transmitter: On
                 ; 0000 0196 // USART0 Mode: Asynchronous
                 ; 0000 0197 // USART0 Baud Rate: 9600
                 ; 0000 0198 UCSR0A=0x00;
00018a b9eb      	OUT  0xB,R30
                 ; 0000 0199 UCSR0B=0xD8;
00018b ede8      	LDI  R30,LOW(216)
00018c b9ea      	OUT  0xA,R30
                 ; 0000 019A UCSR0C=0x86;
00018d e8e6      	LDI  R30,LOW(134)
00018e bde0      	OUT  0x20,R30
                 ; 0000 019B UBRR0H=0x00;
00018f e0e0      	LDI  R30,LOW(0)
000190 bde0      	OUT  0x20,R30
                 ; 0000 019C UBRR0L=0x47;
000191 e4e7      	LDI  R30,LOW(71)
000192 b9e9      	OUT  0x9,R30
                 ; 0000 019D 
                 ; 0000 019E // USART1 initialization
                 ; 0000 019F // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 01A0 // USART1 Receiver: On
                 ; 0000 01A1 // USART1 Transmitter: On
                 ; 0000 01A2 // USART1 Mode: Asynchronous
                 ; 0000 01A3 // USART1 Baud Rate: 9600
                 ; 0000 01A4 UCSR1A=0x00;
000193 e0e0      	LDI  R30,LOW(0)
000194 b9e2      	OUT  0x2,R30
                 ; 0000 01A5 UCSR1B=0xD8;
000195 ede8      	LDI  R30,LOW(216)
000196 b9e1      	OUT  0x1,R30
                 ; 0000 01A6 UCSR1C=0x86;
000197 e8e6      	LDI  R30,LOW(134)
000198 bfec      	OUT  0x3C,R30
                 ; 0000 01A7 UBRR1H=0x00;
000199 e0e0      	LDI  R30,LOW(0)
00019a bfec      	OUT  0x3C,R30
                 ; 0000 01A8 UBRR1L=0x47;
00019b e4e7      	LDI  R30,LOW(71)
00019c b9e0      	OUT  0x0,R30
                 ; 0000 01A9 
                 ; 0000 01AA // Analog Comparator initialization
                 ; 0000 01AB // Analog Comparator: Off
                 ; 0000 01AC // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 01AD ACSR=0x80;
00019d e8e0      	LDI  R30,LOW(128)
00019e b9e8      	OUT  0x8,R30
                 ; 0000 01AE 
                 ; 0000 01AF // SPI initialization
                 ; 0000 01B0 // SPI disabled
                 ; 0000 01B1 SPCR=0x00;
00019f e0e0      	LDI  R30,LOW(0)
0001a0 b9ed      	OUT  0xD,R30
                 ; 0000 01B2 
                 ; 0000 01B3 // Global enable interrupts
                 ; 0000 01B4 #asm("sei")
0001a1 9478      	sei
                 ; 0000 01B5 
                 ; 0000 01B6 while (1)
                 _0x28:
                 ; 0000 01B7       {
                 ; 0000 01B8       // Place your code here
                 ; 0000 01B9       if(rx_counter0) putchar1(getchar());
0001a2 2077      	TST  R7
0001a3 f019      	BREQ _0x2B
0001a4 def7      	RCALL _getchar
0001a5 93ea      	ST   -Y,R30
0001a6 df88      	RCALL _putchar1
                 ; 0000 01BA       if(rx_counter1) putchar(getchar1());
                 _0x2B:
0001a7 20dd      	TST  R13
0001a8 f019      	BREQ _0x2C
0001a9 df4e      	RCALL _getchar1
0001aa 93ea      	ST   -Y,R30
0001ab df12      	RCALL _putchar
                 ; 0000 01BB       }
                 _0x2C:
0001ac cff5      	RJMP _0x28
                 ; 0000 01BC }
                 _0x2D:
0001ad 0000      	NOP
0001ae cffe      	RJMP _0x2D
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;#include <delay.h>
                 ;#include "motor.h"
                 ;void motor_set()
                 ; 0001 0005 {
                 
                 	.CSEG
                 ; 0001 0006 
                 ; 0001 0007 
                 ; 0001 0008 PORTD.5 = 0;
                 ; 0001 0009 PORTD.6 = 0;
                 ; 0001 000A PORTD.7 = 0;
                 ; 0001 000B 
                 ; 0001 000C 
                 ; 0001 000D DDRD.5 = 1;
                 ; 0001 000E DDRD.6 = 1;
                 ; 0001 000F DDRD.7 = 1;
                 ; 0001 0010 
                 ; 0001 0011 // Timer/Counter 1 initialization
                 ; 0001 0012 // Clock source: System Clock
                 ; 0001 0013 // Clock value: 11059,200 kHz
                 ; 0001 0014 // Mode: Fast PWM top=0x03FF
                 ; 0001 0015 // OC1A output: Non-Inv.
                 ; 0001 0016 // OC1B output: Non-Inv.
                 ; 0001 0017 // Noise Canceler: Off
                 ; 0001 0018 // Input Capture on Falling Edge
                 ; 0001 0019 // Timer1 Overflow Interrupt: Off
                 ; 0001 001A // Input Capture Interrupt: Off
                 ; 0001 001B // Compare A Match Interrupt: Off
                 ; 0001 001C // Compare B Match Interrupt: Off
                 ; 0001 001D TCCR1A=0xA3;
                 ; 0001 001E TCCR1B=0x09;
                 ; 0001 001F TCNT1H=0x00;
                 ; 0001 0020 TCNT1L=0x00;
                 ; 0001 0021 ICR1H=0x00;
                 ; 0001 0022 ICR1L=0x00;
                 ; 0001 0023 OCR1AH=0x00;
                 ; 0001 0024 OCR1AL=0x00;
                 ; 0001 0025 OCR1BH=0x00;
                 ; 0001 0026 OCR1BL=0x00;
                 ; 0001 0027 }
                 ;
                 ;void motor(unsigned char dir, unsigned int speed)
                 ; 0001 002A {
                 ; 0001 002B 
                 ; 0001 002C      if(dir == CW)
                 ;	dir -> Y+2
                 ;	speed -> Y+0
                 ; 0001 002D      {
                 ; 0001 002E           CS0_R=0;
                 ; 0001 002F           CS1_R=1;
                 ; 0001 0030 
                 ; 0001 0031      }
                 ; 0001 0032      else if(dir == CCW)
                 ; 0001 0033      {
                 ; 0001 0034           CS0_R=1;
                 ; 0001 0035           CS1_R=0;
                 ; 0001 0036      }
                 ; 0001 0037      else
                 ; 0001 0038      {
                 ; 0001 0039           CS0_R=1;
                 ; 0001 003A           CS1_R=1;
                 ; 0001 003B      }
                 ; 0001 003C 
                 ; 0001 003D      PWM_R = speed;
                 ; 0001 003E }
                 ;
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer0:
000200           	.BYTE 0x20
                 _tx_buffer0:
000220           	.BYTE 0x20
                 _rx_buffer1:
000240           	.BYTE 0x20
                 _tx_buffer1:
000260           	.BYTE 0x20
                 _tx_rd_index1:
000280           	.BYTE 0x1
                 _tx_counter1:
000281           	.BYTE 0x1
                 __seed_G100:
000282           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001af 93ea      	ST   -Y,R30
0001b0 93fa      	ST   -Y,R31
0001b1 b7ef      	IN   R30,SREG
0001b2 93ea      	ST   -Y,R30
0001b3 9508      	RET
                 
                 
                 	.CSEG
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega162 register use summary:
r0 :   4 r1 :   1 r2 :   2 r3 :   0 r4 :   4 r5 :   4 r6 :   4 r7 :   6 
r8 :   5 r9 :   4 r10:   4 r11:   4 r12:   4 r13:   6 r14:   0 r15:   0 
r16:   7 r17:  13 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   7 r25:   2 r26:  13 r27:   3 r28:   2 r29:   1 r30: 161 r31:  25 
x  :   3 y  :  29 z  :  15 
Registers used: 27 out of 35 (77.1%)

ATmega162 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   9 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  17 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   3 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   5 cln   :   0 
clr   :  11 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :  10 cpc   :   0 cpi   :   4 cpse  :   0 dec   :   4 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   6 inc   :  10 jmp   :  29 ld    :  18 ldd   :   0 ldi   :  46 
lds   :   6 lpm   :   7 lsl   :   0 lsr   :   0 mov   :  10 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 or    :   0 
ori   :   0 out   :  57 pop   :   0 push  :   0 rcall :   4 ret   :   3 
reti  :   2 rjmp  :  11 rol   :   0 ror   :   0 sbc   :   0 sbci  :   8 
sbi   :   0 sbic  :   2 sbis  :   0 sbiw  :   3 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   5 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  20 std   :   2 sts   :  17 sub   :   0 subi  :  12 swap  :   0 
tst   :   6 wdr   :   0 
Instructions used: 36 out of 116 (31.0%)

ATmega162 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000368    826     46    872   16384   5.3%
[.dseg] 0x000100 0x000286      0    134    134    1279  10.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 12 warnings
