\hypertarget{group___l_p_t_m_r___register___masks}{}\section{L\+P\+T\+MR Register Masks}
\label{group___l_p_t_m_r___register___masks}\index{LPTMR Register Masks@{LPTMR Register Masks}}
\subsection*{C\+SR -\/ Low Power Timer Control Status Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga4ed197f1cb8d0e954324b4854ff14a83}\label{group___l_p_t_m_r___register___masks_ga4ed197f1cb8d0e954324b4854ff14a83}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+E\+N\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gada00f24f79b11a91e8404b4531d66733}\label{group___l_p_t_m_r___register___masks_gada00f24f79b11a91e8404b4531d66733}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+E\+N\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_gae18358081bf10e96a1307612264a31fd}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga57ee593a57d844d7bb4b87c127765558}\label{group___l_p_t_m_r___register___masks_ga57ee593a57d844d7bb4b87c127765558}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+M\+S\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gaeac406c6a48e15c6ec5784fb891b51b6}\label{group___l_p_t_m_r___register___masks_gaeac406c6a48e15c6ec5784fb891b51b6}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+M\+S\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_gae8af700b27a8e6aad5c035eb9181766c}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+MS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+M\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+M\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gaca581598c0f319b0002deda730479842}\label{group___l_p_t_m_r___register___masks_gaca581598c0f319b0002deda730479842}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+F\+C\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gaee3d1b59f30f6217f1f74b18cf973c4a}\label{group___l_p_t_m_r___register___masks_gaee3d1b59f30f6217f1f74b18cf973c4a}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+F\+C\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga9f9f9658cf9a8a4d04923d1487adae6a}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+FC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+F\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+F\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga020eee1550f2943c10d51f8b56930e62}\label{group___l_p_t_m_r___register___masks_ga020eee1550f2943c10d51f8b56930e62}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+P\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga62be70d70bd4e88e26e5cc8437f6fd55}\label{group___l_p_t_m_r___register___masks_ga62be70d70bd4e88e26e5cc8437f6fd55}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+P\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga1e706f8fb1de17fa05f83c3a8928a91c}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+PP}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+P\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga3502ccff1cbdb70bb99b73c035ab1e19}\label{group___l_p_t_m_r___register___masks_ga3502ccff1cbdb70bb99b73c035ab1e19}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+S\+\_\+\+M\+A\+SK}~(0x30\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga7759d842742bfedd91788d41ef12fb8d}\label{group___l_p_t_m_r___register___masks_ga7759d842742bfedd91788d41ef12fb8d}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+S\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga21ce2f3d05c087f7f46dcb9b7035e4f2}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+PS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gabb726cb43d5f6ee38339048c69a5f086}\label{group___l_p_t_m_r___register___masks_gabb726cb43d5f6ee38339048c69a5f086}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gaaedba0195b3abfcae6e8669f84f39d5d}\label{group___l_p_t_m_r___register___masks_gaaedba0195b3abfcae6e8669f84f39d5d}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga1b3ffe4be02efef291da12ce9e097a9d}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga13b5dd6085ca2a8cf0f06550b7557b6b}\label{group___l_p_t_m_r___register___masks_ga13b5dd6085ca2a8cf0f06550b7557b6b}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga0ffa48fac670327deffc2e17ef1dea68}\label{group___l_p_t_m_r___register___masks_ga0ffa48fac670327deffc2e17ef1dea68}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+C\+F\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga4a71110198e9becb2fe277e270c7499d}{L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+CF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+C\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+SR -\/ Low Power Timer Prescale Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga40daa10db43ec0c0a1944e6289ca29cc}\label{group___l_p_t_m_r___register___masks_ga40daa10db43ec0c0a1944e6289ca29cc}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+C\+S\+\_\+\+M\+A\+SK}~(0x3\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gaf258bce874ad60601d6d76cefc72c52e}\label{group___l_p_t_m_r___register___masks_gaf258bce874ad60601d6d76cefc72c52e}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+C\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_gabeba0b705770f53c56a569a5ee74536b}{L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+CS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+C\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+C\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gab3daae6085cf702b31db5be78fe03872}\label{group___l_p_t_m_r___register___masks_gab3daae6085cf702b31db5be78fe03872}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+Y\+P\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga4bb5021e396db697f5e597fdcdc222e3}\label{group___l_p_t_m_r___register___masks_ga4bb5021e396db697f5e597fdcdc222e3}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+Y\+P\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga3d7c49e91df0f310a5dcf2effef9ae25}{L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+YP}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+Y\+P\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+Y\+P\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga93a6fe3fb169a73716a837cedb92dbef}\label{group___l_p_t_m_r___register___masks_ga93a6fe3fb169a73716a837cedb92dbef}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+\_\+\+M\+A\+SK}~(0x78\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga7ed76902e13634d0c543ade3ef47525a}\label{group___l_p_t_m_r___register___masks_ga7ed76902e13634d0c543ade3ef47525a}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga37d8f4b0de3a75590548d8f3b6686b95}{L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+LE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+MR -\/ Low Power Timer Compare Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga55cc95c022500b353f1724f2cbfe7a8f}\label{group___l_p_t_m_r___register___masks_ga55cc95c022500b353f1724f2cbfe7a8f}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gae1a525e22dc8b9c6960ae2e859a64232}\label{group___l_p_t_m_r___register___masks_gae1a525e22dc8b9c6960ae2e859a64232}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_gad61ee0ea43ca3e503c2c16ed1b7b1696}{L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+RE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+NR -\/ Low Power Timer Counter Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga134708aff0fe3bd31d703e32966c08fc}\label{group___l_p_t_m_r___register___masks_ga134708aff0fe3bd31d703e32966c08fc}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+M\+A\+SK}~(0x\+F\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga3769a974a3d95250e32bb154fa134c3f}\label{group___l_p_t_m_r___register___masks_ga3769a974a3d95250e32bb154fa134c3f}} 
\#define {\bfseries L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_t_m_r___register___masks_ga8732990b7f3af802120a5e95000c963f}{L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+ER}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gad61ee0ea43ca3e503c2c16ed1b7b1696}\label{group___l_p_t_m_r___register___masks_gad61ee0ea43ca3e503c2c16ed1b7b1696}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CMR\_COMPARE@{LPTMR\_CMR\_COMPARE}}
\index{LPTMR\_CMR\_COMPARE@{LPTMR\_CMR\_COMPARE}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CMR\_COMPARE}{LPTMR\_CMR\_COMPARE}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+M\+R\+\_\+\+C\+O\+M\+P\+A\+R\+E\+\_\+\+M\+A\+SK)}

C\+O\+M\+P\+A\+RE -\/ Compare Value \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga8732990b7f3af802120a5e95000c963f}\label{group___l_p_t_m_r___register___masks_ga8732990b7f3af802120a5e95000c963f}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CNR\_COUNTER@{LPTMR\_CNR\_COUNTER}}
\index{LPTMR\_CNR\_COUNTER@{LPTMR\_CNR\_COUNTER}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CNR\_COUNTER}{LPTMR\_CNR\_COUNTER}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+ER(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+N\+R\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+M\+A\+SK)}

C\+O\+U\+N\+T\+ER -\/ Counter Value \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga4a71110198e9becb2fe277e270c7499d}\label{group___l_p_t_m_r___register___masks_ga4a71110198e9becb2fe277e270c7499d}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TCF@{LPTMR\_CSR\_TCF}}
\index{LPTMR\_CSR\_TCF@{LPTMR\_CSR\_TCF}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TCF}{LPTMR\_CSR\_TCF}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+CF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+C\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+C\+F\+\_\+\+M\+A\+SK)}

T\+CF -\/ Timer Compare Flag 0b0..The value of C\+NR is not equal to C\+MR and increments. 0b1..The value of C\+NR is equal to C\+MR and increments. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gae18358081bf10e96a1307612264a31fd}\label{group___l_p_t_m_r___register___masks_gae18358081bf10e96a1307612264a31fd}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TEN@{LPTMR\_CSR\_TEN}}
\index{LPTMR\_CSR\_TEN@{LPTMR\_CSR\_TEN}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TEN}{LPTMR\_CSR\_TEN}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+E\+N\+\_\+\+M\+A\+SK)}

T\+EN -\/ Timer Enable 0b0..L\+P\+T\+MR is disabled and internal logic is reset. 0b1..L\+P\+T\+MR is enabled. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga9f9f9658cf9a8a4d04923d1487adae6a}\label{group___l_p_t_m_r___register___masks_ga9f9f9658cf9a8a4d04923d1487adae6a}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TFC@{LPTMR\_CSR\_TFC}}
\index{LPTMR\_CSR\_TFC@{LPTMR\_CSR\_TFC}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TFC}{LPTMR\_CSR\_TFC}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+FC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+F\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+F\+C\+\_\+\+M\+A\+SK)}

T\+FC -\/ Timer Free-\/\+Running Counter 0b0..C\+NR is reset whenever T\+CF is set. 0b1..C\+NR is reset on overflow. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga1b3ffe4be02efef291da12ce9e097a9d}\label{group___l_p_t_m_r___register___masks_ga1b3ffe4be02efef291da12ce9e097a9d}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TIE@{LPTMR\_CSR\_TIE}}
\index{LPTMR\_CSR\_TIE@{LPTMR\_CSR\_TIE}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TIE}{LPTMR\_CSR\_TIE}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK)}

T\+IE -\/ Timer Interrupt Enable 0b0..Timer interrupt disabled. 0b1..Timer interrupt enabled. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gae8af700b27a8e6aad5c035eb9181766c}\label{group___l_p_t_m_r___register___masks_gae8af700b27a8e6aad5c035eb9181766c}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TMS@{LPTMR\_CSR\_TMS}}
\index{LPTMR\_CSR\_TMS@{LPTMR\_CSR\_TMS}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TMS}{LPTMR\_CSR\_TMS}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+MS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+M\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+M\+S\+\_\+\+M\+A\+SK)}

T\+MS -\/ Timer Mode Select 0b0..Time Counter mode. 0b1..Pulse Counter mode. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga1e706f8fb1de17fa05f83c3a8928a91c}\label{group___l_p_t_m_r___register___masks_ga1e706f8fb1de17fa05f83c3a8928a91c}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TPP@{LPTMR\_CSR\_TPP}}
\index{LPTMR\_CSR\_TPP@{LPTMR\_CSR\_TPP}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TPP}{LPTMR\_CSR\_TPP}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+PP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+P\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+P\+\_\+\+M\+A\+SK)}

T\+PP -\/ Timer Pin Polarity 0b0..Pulse Counter input source is active-\/high, and the C\+NR will increment on the rising-\/edge. 0b1..Pulse Counter input source is active-\/low, and the C\+NR will increment on the falling-\/edge. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga21ce2f3d05c087f7f46dcb9b7035e4f2}\label{group___l_p_t_m_r___register___masks_ga21ce2f3d05c087f7f46dcb9b7035e4f2}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_CSR\_TPS@{LPTMR\_CSR\_TPS}}
\index{LPTMR\_CSR\_TPS@{LPTMR\_CSR\_TPS}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_CSR\_TPS}{LPTMR\_CSR\_TPS}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+PS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+C\+S\+R\+\_\+\+T\+P\+S\+\_\+\+M\+A\+SK)}

T\+PS -\/ Timer Pin Select 0b00..Pulse counter input 0 is selected. 0b01..Pulse counter input 1 is selected. 0b10..Pulse counter input 2 is selected. 0b11..Pulse counter input 3 is selected. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga3d7c49e91df0f310a5dcf2effef9ae25}\label{group___l_p_t_m_r___register___masks_ga3d7c49e91df0f310a5dcf2effef9ae25}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_PSR\_PBYP@{LPTMR\_PSR\_PBYP}}
\index{LPTMR\_PSR\_PBYP@{LPTMR\_PSR\_PBYP}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_PSR\_PBYP}{LPTMR\_PSR\_PBYP}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+YP(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+Y\+P\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+B\+Y\+P\+\_\+\+M\+A\+SK)}

P\+B\+YP -\/ Prescaler Bypass 0b0..Prescaler/glitch filter is enabled. 0b1..Prescaler/glitch filter is bypassed. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_gabeba0b705770f53c56a569a5ee74536b}\label{group___l_p_t_m_r___register___masks_gabeba0b705770f53c56a569a5ee74536b}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_PSR\_PCS@{LPTMR\_PSR\_PCS}}
\index{LPTMR\_PSR\_PCS@{LPTMR\_PSR\_PCS}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_PSR\_PCS}{LPTMR\_PSR\_PCS}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+CS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+C\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+C\+S\+\_\+\+M\+A\+SK)}

P\+CS -\/ Prescaler Clock Select 0b00..Prescaler/glitch filter clock 0 selected. 0b01..Prescaler/glitch filter clock 1 selected. 0b10..Prescaler/glitch filter clock 2 selected. 0b11..Prescaler/glitch filter clock 3 selected. \mbox{\Hypertarget{group___l_p_t_m_r___register___masks_ga37d8f4b0de3a75590548d8f3b6686b95}\label{group___l_p_t_m_r___register___masks_ga37d8f4b0de3a75590548d8f3b6686b95}} 
\index{LPTMR Register Masks@{LPTMR Register Masks}!LPTMR\_PSR\_PRESCALE@{LPTMR\_PSR\_PRESCALE}}
\index{LPTMR\_PSR\_PRESCALE@{LPTMR\_PSR\_PRESCALE}!LPTMR Register Masks@{LPTMR Register Masks}}
\subsubsection{\texorpdfstring{LPTMR\_PSR\_PRESCALE}{LPTMR\_PSR\_PRESCALE}}
{\footnotesize\ttfamily \#define L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+LE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+T\+M\+R\+\_\+\+P\+S\+R\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+\_\+\+M\+A\+SK)}

P\+R\+E\+S\+C\+A\+LE -\/ Prescale Value 0b0000..Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration. 0b0001..Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges. 0b0010..Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges. 0b0011..Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges. 0b0100..Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges. 0b0101..Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges. 0b0110..Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges. 0b0111..Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges. 0b1000..Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges. 0b1001..Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges. 0b1010..Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges. 0b1011..Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges. 0b1100..Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges. 0b1101..Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges. 0b1110..Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges. 0b1111..Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges. 