{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 20:35:38 2016 " "Info: Processing started: Tue Mar 22 20:35:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_Display -c VGA_Display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_Display -c VGA_Display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "modra\[12\] " "Info: Detected ripple clock \"modra\[12\]\" as buffer" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "modra\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "zelena\[12\] " "Info: Detected ripple clock \"zelena\[12\]\" as buffer" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 97 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zelena\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "hz " "Info: Detected ripple clock \"hz\" as buffer" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cervena\[12\] " "Info: Detected ripple clock \"cervena\[12\]\" as buffer" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 83 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cervena\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register color_out\[1\] register g 132.17 MHz 7.566 ns Internal " "Info: Clock \"clk\" has Internal fmax of 132.17 MHz between source register \"color_out\[1\]\" and destination register \"g\" (period= 7.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.535 ns + Longest register register " "Info: + Longest register to register delay is 2.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns color_out\[1\] 1 REG LCFF_X22_Y9_N15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y9_N15; Fanout = 1; REG Node = 'color_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { color_out[1] } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.206 ns) 2.427 ns g~0 2 COMB LCCOMB_X12_Y13_N18 1 " "Info: 2: + IC(2.221 ns) + CELL(0.206 ns) = 2.427 ns; Loc. = LCCOMB_X12_Y13_N18; Fanout = 1; COMB Node = 'g~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { color_out[1] g~0 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.535 ns g 3 REG LCFF_X12_Y13_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.535 ns; Loc. = LCFF_X12_Y13_N19; Fanout = 1; REG Node = 'g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { g~0 g } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 12.39 % ) " "Info: Total cell delay = 0.314 ns ( 12.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.221 ns ( 87.61 % ) " "Info: Total interconnect delay = 2.221 ns ( 87.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { color_out[1] g~0 g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { color_out[1] {} g~0 {} g {} } { 0.000ns 2.221ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.767 ns - Smallest " "Info: - Smallest clock skew is -4.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.766 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 126 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 2.766 ns g 3 REG LCFF_X12_Y13_N19 1 " "Info: 3: + IC(0.857 ns) + CELL(0.666 ns) = 2.766 ns; Loc. = LCFF_X12_Y13_N19; Fanout = 1; REG Node = 'g'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk~clkctrl g } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.85 % ) " "Info: Total cell delay = 1.766 ns ( 63.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 36.15 % ) " "Info: Total interconnect delay = 1.000 ns ( 36.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} g {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.533 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.970 ns) 3.436 ns zelena\[12\] 2 REG LCFF_X13_Y6_N27 2 " "Info: 2: + IC(1.366 ns) + CELL(0.970 ns) = 3.436 ns; Loc. = LCFF_X13_Y6_N27; Fanout = 2; REG Node = 'zelena\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clk zelena[12] } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.000 ns) 6.017 ns zelena\[12\]~clkctrl 3 COMB CLKCTRL_G6 9 " "Info: 3: + IC(2.581 ns) + CELL(0.000 ns) = 6.017 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'zelena\[12\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { zelena[12] zelena[12]~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 7.533 ns color_out\[1\] 4 REG LCFF_X22_Y9_N15 1 " "Info: 4: + IC(0.850 ns) + CELL(0.666 ns) = 7.533 ns; Loc. = LCFF_X22_Y9_N15; Fanout = 1; REG Node = 'color_out\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { zelena[12]~clkctrl color_out[1] } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 293 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 36.32 % ) " "Info: Total cell delay = 2.736 ns ( 36.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.797 ns ( 63.68 % ) " "Info: Total interconnect delay = 4.797 ns ( 63.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { clk zelena[12] zelena[12]~clkctrl color_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { clk {} clk~combout {} zelena[12] {} zelena[12]~clkctrl {} color_out[1] {} } { 0.000ns 0.000ns 1.366ns 2.581ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} g {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { clk zelena[12] zelena[12]~clkctrl color_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { clk {} clk~combout {} zelena[12] {} zelena[12]~clkctrl {} color_out[1] {} } { 0.000ns 0.000ns 1.366ns 2.581ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 293 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { color_out[1] g~0 g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { color_out[1] {} g~0 {} g {} } { 0.000ns 2.221ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { clk clk~clkctrl g } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { clk {} clk~combout {} clk~clkctrl {} g {} } { 0.000ns 0.000ns 0.143ns 0.857ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.533 ns" { clk zelena[12] zelena[12]~clkctrl color_out[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.533 ns" { clk {} clk~combout {} zelena[12] {} zelena[12]~clkctrl {} color_out[1] {} } { 0.000ns 0.000ns 1.366ns 2.581ns 0.850ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 31 " "Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rst_hz stat2c clk 3.458 ns " "Info: Found hold time violation between source  pin or register \"rst_hz\" and destination pin or register \"stat2c\" for clock \"clk\" (Hold time is 3.458 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.554 ns + Largest " "Info: + Largest clock skew is 4.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.271 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.970 ns) 3.524 ns hz 2 REG LCFF_X18_Y6_N5 2 " "Info: 2: + IC(1.454 ns) + CELL(0.970 ns) = 3.524 ns; Loc. = LCFF_X18_Y6_N5; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { clk hz } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.000 ns) 5.793 ns hz~clkctrl 3 COMB CLKCTRL_G7 55 " "Info: 3: + IC(2.269 ns) + CELL(0.000 ns) = 5.793 ns; Loc. = CLKCTRL_G7; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { hz hz~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.666 ns) 7.271 ns stat2c 4 REG LCFF_X7_Y7_N21 14 " "Info: 4: + IC(0.812 ns) + CELL(0.666 ns) = 7.271 ns; Loc. = LCFF_X7_Y7_N21; Fanout = 14; REG Node = 'stat2c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { hz~clkctrl stat2c } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.63 % ) " "Info: Total cell delay = 2.736 ns ( 37.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 62.37 % ) " "Info: Total interconnect delay = 4.535 ns ( 62.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { clk hz hz~clkctrl stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat2c {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.717 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 126 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.717 ns rst_hz 3 REG LCFF_X7_Y7_N17 10 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.717 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 10; REG Node = 'rst_hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { clk~clkctrl rst_hz } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 65.00 % ) " "Info: Total cell delay = 1.766 ns ( 65.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 35.00 % ) " "Info: Total interconnect delay = 0.951 ns ( 35.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl rst_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} rst_hz {} } { 0.000ns 0.000ns 0.143ns 0.808ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { clk hz hz~clkctrl stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat2c {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl rst_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} rst_hz {} } { 0.000ns 0.000ns 0.143ns 0.808ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.098 ns - Shortest register register " "Info: - Shortest register to register delay is 1.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rst_hz 1 REG LCFF_X7_Y7_N17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 10; REG Node = 'rst_hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_hz } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.206 ns) 0.990 ns stat2c~0 2 COMB LCCOMB_X7_Y7_N20 1 " "Info: 2: + IC(0.784 ns) + CELL(0.206 ns) = 0.990 ns; Loc. = LCCOMB_X7_Y7_N20; Fanout = 1; COMB Node = 'stat2c~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { rst_hz stat2c~0 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.098 ns stat2c 3 REG LCFF_X7_Y7_N21 14 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.098 ns; Loc. = LCFF_X7_Y7_N21; Fanout = 14; REG Node = 'stat2c'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stat2c~0 stat2c } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 28.60 % ) " "Info: Total cell delay = 0.314 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.784 ns ( 71.40 % ) " "Info: Total interconnect delay = 0.784 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { rst_hz stat2c~0 stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.098 ns" { rst_hz {} stat2c~0 {} stat2c {} } { 0.000ns 0.784ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.271 ns" { clk hz hz~clkctrl stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.271 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat2c {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.812ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.717 ns" { clk clk~clkctrl rst_hz } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.717 ns" { clk {} clk~combout {} clk~clkctrl {} rst_hz {} } { 0.000ns 0.000ns 0.143ns 0.808ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { rst_hz stat2c~0 stat2c } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.098 ns" { rst_hz {} stat2c~0 {} stat2c {} } { 0.000ns 0.784ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "prepin2\[6\] reset clk 8.549 ns register " "Info: tsu for register \"prepin2\[6\]\" (data pin = \"reset\", clock pin = \"clk\") is 8.549 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.891 ns + Longest pin register " "Info: + Longest pin to register delay is 15.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 36 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 36; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.142 ns) + CELL(0.370 ns) 8.477 ns process_6~0 2 COMB LCCOMB_X7_Y7_N30 33 " "Info: 2: + IC(7.142 ns) + CELL(0.370 ns) = 8.477 ns; Loc. = LCCOMB_X7_Y7_N30; Fanout = 33; COMB Node = 'process_6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.512 ns" { reset process_6~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.539 ns) 11.234 ns prepin2\[0\]~24 3 COMB LCCOMB_X13_Y10_N28 1 " "Info: 3: + IC(2.218 ns) + CELL(0.539 ns) = 11.234 ns; Loc. = LCCOMB_X13_Y10_N28; Fanout = 1; COMB Node = 'prepin2\[0\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { process_6~0 prepin2[0]~24 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.537 ns) 13.267 ns prepin2\[0\]~25 4 COMB LCCOMB_X9_Y11_N28 8 " "Info: 4: + IC(1.496 ns) + CELL(0.537 ns) = 13.267 ns; Loc. = LCCOMB_X9_Y11_N28; Fanout = 8; COMB Node = 'prepin2\[0\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { prepin2[0]~24 prepin2[0]~25 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.855 ns) 15.891 ns prepin2\[6\] 5 REG LCFF_X13_Y10_N13 6 " "Info: 5: + IC(1.769 ns) + CELL(0.855 ns) = 15.891 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 6; REG Node = 'prepin2\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { prepin2[0]~25 prepin2[6] } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.266 ns ( 20.55 % ) " "Info: Total cell delay = 3.266 ns ( 20.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.625 ns ( 79.45 % ) " "Info: Total interconnect delay = 12.625 ns ( 79.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.891 ns" { reset process_6~0 prepin2[0]~24 prepin2[0]~25 prepin2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.891 ns" { reset {} reset~combout {} process_6~0 {} prepin2[0]~24 {} prepin2[0]~25 {} prepin2[6] {} } { 0.000ns 0.000ns 7.142ns 2.218ns 1.496ns 1.769ns } { 0.000ns 0.965ns 0.370ns 0.539ns 0.537ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.970 ns) 3.524 ns hz 2 REG LCFF_X18_Y6_N5 2 " "Info: 2: + IC(1.454 ns) + CELL(0.970 ns) = 3.524 ns; Loc. = LCFF_X18_Y6_N5; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { clk hz } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.000 ns) 5.793 ns hz~clkctrl 3 COMB CLKCTRL_G7 55 " "Info: 3: + IC(2.269 ns) + CELL(0.000 ns) = 5.793 ns; Loc. = CLKCTRL_G7; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { hz hz~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 7.302 ns prepin2\[6\] 4 REG LCFF_X13_Y10_N13 6 " "Info: 4: + IC(0.843 ns) + CELL(0.666 ns) = 7.302 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 6; REG Node = 'prepin2\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { hz~clkctrl prepin2[6] } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.47 % ) " "Info: Total cell delay = 2.736 ns ( 37.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.566 ns ( 62.53 % ) " "Info: Total interconnect delay = 4.566 ns ( 62.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { clk hz hz~clkctrl prepin2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[6] {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.891 ns" { reset process_6~0 prepin2[0]~24 prepin2[0]~25 prepin2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.891 ns" { reset {} reset~combout {} process_6~0 {} prepin2[0]~24 {} prepin2[0]~25 {} prepin2[6] {} } { 0.000ns 0.000ns 7.142ns 2.218ns 1.496ns 1.769ns } { 0.000ns 0.965ns 0.370ns 0.539ns 0.537ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { clk hz hz~clkctrl prepin2[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} prepin2[6] {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.843ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hsync hsync~reg0 9.246 ns register " "Info: tco from clock \"clk\" to destination pin \"hsync\" through register \"hsync~reg0\" is 9.246 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.754 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 126 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 126; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 2.754 ns hsync~reg0 3 REG LCFF_X4_Y13_N25 1 " "Info: 3: + IC(0.845 ns) + CELL(0.666 ns) = 2.754 ns; Loc. = LCFF_X4_Y13_N25; Fanout = 1; REG Node = 'hsync~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk~clkctrl hsync~reg0 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 126 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.12 % ) " "Info: Total cell delay = 1.766 ns ( 64.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.988 ns ( 35.88 % ) " "Info: Total interconnect delay = 0.988 ns ( 35.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl hsync~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} hsync~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 126 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.188 ns + Longest register pin " "Info: + Longest register to pin delay is 6.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hsync~reg0 1 REG LCFF_X4_Y13_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y13_N25; Fanout = 1; REG Node = 'hsync~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { hsync~reg0 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 126 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.132 ns) + CELL(3.056 ns) 6.188 ns hsync 2 PIN PIN_86 0 " "Info: 2: + IC(3.132 ns) + CELL(3.056 ns) = 6.188 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'hsync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { hsync~reg0 hsync } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 49.39 % ) " "Info: Total cell delay = 3.056 ns ( 49.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.132 ns ( 50.61 % ) " "Info: Total interconnect delay = 3.132 ns ( 50.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { hsync~reg0 hsync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { hsync~reg0 {} hsync {} } { 0.000ns 3.132ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { clk clk~clkctrl hsync~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.754 ns" { clk {} clk~combout {} clk~clkctrl {} hsync~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.845ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.188 ns" { hsync~reg0 hsync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.188 ns" { hsync~reg0 {} hsync {} } { 0.000ns 3.132ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stat1 blue_b clk -0.708 ns register " "Info: th for register \"stat1\" (data pin = \"blue_b\", clock pin = \"clk\") is -0.708 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.313 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.970 ns) 3.524 ns hz 2 REG LCFF_X18_Y6_N5 2 " "Info: 2: + IC(1.454 ns) + CELL(0.970 ns) = 3.524 ns; Loc. = LCFF_X18_Y6_N5; Fanout = 2; REG Node = 'hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { clk hz } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.269 ns) + CELL(0.000 ns) 5.793 ns hz~clkctrl 3 COMB CLKCTRL_G7 55 " "Info: 3: + IC(2.269 ns) + CELL(0.000 ns) = 5.793 ns; Loc. = CLKCTRL_G7; Fanout = 55; COMB Node = 'hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.269 ns" { hz hz~clkctrl } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.666 ns) 7.313 ns stat1 4 REG LCFF_X10_Y11_N27 16 " "Info: 4: + IC(0.854 ns) + CELL(0.666 ns) = 7.313 ns; Loc. = LCFF_X10_Y11_N27; Fanout = 16; REG Node = 'stat1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { hz~clkctrl stat1 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.41 % ) " "Info: Total cell delay = 2.736 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.577 ns ( 62.59 % ) " "Info: Total interconnect delay = 4.577 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk hz hz~clkctrl stat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1 {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.854ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.327 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns blue_b 1 PIN PIN_142 4 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_142; Fanout = 4; PIN Node = 'blue_b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { blue_b } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.451 ns) + CELL(0.206 ns) 7.611 ns stat1~0 2 COMB LCCOMB_X10_Y11_N28 1 " "Info: 2: + IC(6.451 ns) + CELL(0.206 ns) = 7.611 ns; Loc. = LCCOMB_X10_Y11_N28; Fanout = 1; COMB Node = 'stat1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.657 ns" { blue_b stat1~0 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.206 ns) 8.219 ns stat1~2 3 COMB LCCOMB_X10_Y11_N26 1 " "Info: 3: + IC(0.402 ns) + CELL(0.206 ns) = 8.219 ns; Loc. = LCCOMB_X10_Y11_N26; Fanout = 1; COMB Node = 'stat1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { stat1~0 stat1~2 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.327 ns stat1 4 REG LCFF_X10_Y11_N27 16 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.327 ns; Loc. = LCFF_X10_Y11_N27; Fanout = 16; REG Node = 'stat1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { stat1~2 stat1 } "NODE_NAME" } } { "VGA_Display.vhd" "" { Text "D:/xA/Škola/CST/VGA_display_pwm/VGA_Display.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.474 ns ( 17.70 % ) " "Info: Total cell delay = 1.474 ns ( 17.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.853 ns ( 82.30 % ) " "Info: Total interconnect delay = 6.853 ns ( 82.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.327 ns" { blue_b stat1~0 stat1~2 stat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.327 ns" { blue_b {} blue_b~combout {} stat1~0 {} stat1~2 {} stat1 {} } { 0.000ns 0.000ns 6.451ns 0.402ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk hz hz~clkctrl stat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} hz {} hz~clkctrl {} stat1 {} } { 0.000ns 0.000ns 1.454ns 2.269ns 0.854ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.327 ns" { blue_b stat1~0 stat1~2 stat1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.327 ns" { blue_b {} blue_b~combout {} stat1~0 {} stat1~2 {} stat1 {} } { 0.000ns 0.000ns 6.451ns 0.402ns 0.000ns } { 0.000ns 0.954ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 20:35:40 2016 " "Info: Processing ended: Tue Mar 22 20:35:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
