Application:  PurePath Studio (Home Audio) MiniDSP Assembler
File Name:    C:\Users\oleg.tetushkin\Documents\ProcessFlow_PCM5242Master\44_24\Flow_Stereo_44_24\base_main_Rate44\aic_main.lst
Date:         02.08.2021 12:23:49
Version:      version 5.95 build 1 revision 35815
Arguments:    'aic_main.asm' /image='C:\Users\oleg.tetushkin\Documents\ProcessFlow_PCM5242Master\44_24\Flow_Stereo_44_24\base_main_Rate44\aic_main.image'/list='C:\Users\oleg.tetushkin\Documents\ProcessFlow_PCM5242Master\44_24\Flow_Stereo_44_24\base_main_Rate44\aic_main.lst' /configuration='base_main_Rate44' /debug /noploops /warnings=OFF /miniDSP_D_Adaptive /miniDSP_D_Adaptive1 /miniDSP_D_Adaptive2 /target=PCM5142
================================================================================

Listing for file: aic_main.asm

miniDSP_A Exported Coefficients
===============================
Name                                      Address            I2C       
----------------------------------------  -------    ------------------

miniDSP_D Exported Coefficients
===============================
Name                                      Address            I2C       
----------------------------------------  -------    ------------------
bass_L_1_D1                               0x000A           [0x2C][0x30]   
bass_L_1_D2                               0x000B           [0x2C][0x34]   
bass_L_1_N0                               0x0007           [0x2C][0x24]   
bass_L_1_N1                               0x0008           [0x2C][0x28]   
bass_L_1_N2                               0x0009           [0x2C][0x2C]   
bass_R_1_D1                               0x0005           [0x2C][0x1C]   
bass_R_1_D2                               0x0006           [0x2C][0x20]   
bass_R_1_N0                               0x0002           [0x2C][0x10]   
bass_R_1_N1                               0x0003           [0x2C][0x14]   
bass_R_1_N2                               0x0004           [0x2C][0x18]   
Biquad_SuperB_L_1_D1                      0x0019           [0x2C][0x6C]   
Biquad_SuperB_L_1_D2                      0x001A           [0x2C][0x70]   
Biquad_SuperB_L_1_N0                      0x0016           [0x2C][0x60]   
Biquad_SuperB_L_1_N1                      0x0017           [0x2C][0x64]   
Biquad_SuperB_L_1_N2                      0x0018           [0x2C][0x68]   
Biquad_SuperB_L40_1_D1                    0x003D           [0x2E][0x0C]   
Biquad_SuperB_L40_1_D2                    0x003E           [0x2E][0x10]   
Biquad_SuperB_L40_1_N0                    0x003A           [0x2D][0x78]   
Biquad_SuperB_L40_1_N1                    0x003B           [0x2D][0x7C]   
Biquad_SuperB_L40_1_N2                    0x003C           [0x2E][0x08]   
Biquad_SuperB_R_1_D1                      0x001E           [0x2D][0x08]   
Biquad_SuperB_R_1_D2                      0x001F           [0x2D][0x0C]   
Biquad_SuperB_R_1_N0                      0x001B           [0x2C][0x74]   
Biquad_SuperB_R_1_N1                      0x001C           [0x2C][0x78]   
Biquad_SuperB_R_1_N2                      0x001D           [0x2C][0x7C]   
Biquad_SuperB_R40_1_D1                    0x0042           [0x2E][0x20]   
Biquad_SuperB_R40_1_D2                    0x0043           [0x2E][0x24]   
Biquad_SuperB_R40_1_N0                    0x003F           [0x2E][0x14]   
Biquad_SuperB_R40_1_N1                    0x0040           [0x2E][0x18]   
Biquad_SuperB_R40_1_N2                    0x0041           [0x2E][0x1C]   
pga_left                                  0x03FB                          
pga_right                                 0x03FC                          
Stereo_Balance_1_NewBalCmd                0x0001           [0x2C][0x0C]   
treble_L_1_D1                             0x0014           [0x2C][0x58]   
treble_L_1_D2                             0x0015           [0x2C][0x5C]   
treble_L_1_N0                             0x0011           [0x2C][0x4C]   
treble_L_1_N1                             0x0012           [0x2C][0x50]   
treble_L_1_N2                             0x0013           [0x2C][0x54]   
treble_R_1_D1                             0x000F           [0x2C][0x44]   
treble_R_1_D2                             0x0010           [0x2C][0x48]   
treble_R_1_N0                             0x000C           [0x2C][0x38]   
treble_R_1_N1                             0x000D           [0x2C][0x3C]   
treble_R_1_N2                             0x000E           [0x2C][0x40]   
Volume_1_volcmd                           0x0000           [0x2C][0x08]   



Reg Code
========
                  line: 

                                --- File: aic_main.asm ---
                    141:   
                    142:   
                    143:   
                      1:  ;******************************************************************************* 
                      2:  ;Copyright (c) Texas Instruments, Inc.  2008                                     
                      3:  ;                                                                                                                     
                      4:  ;Component Name        : AIC3254 8x4x (filename: AIC3254App8x4x.asmx) 
                      5:  ;Component Description : This is the main application program for AIC3254. 
                      6:  ;                        The rest of the program is brought into this program 
                      7:  ;                        using .include statements 
                      8:  ;                                                  
                      9:  ;Development start date:  28/August/2008                                         
                     10:  ;$Id$                                                                            
                     11:  ;                                                                                
                     12:  ;Number of Instruction Memory words used (ADC)  = 1 
                     13:  ;Number of Instructions Executed(ADC)           = 1 
                     14:  ;Data Memory Words Used (ADC)                   = 0 
                     15:  ;Coefficient Words Used (ADC)                   = 5  ($common) 
                     16:  ;Number of Instruction Memory words used (DAC)  = 1 
                     17:  ;Number of Instructions Executed(DAC)           = 1 
                     18:  ;Data Memory Words Used (DAC)                   = 0 
                     19:  ;Coefficient Words Used (DAC)                   = 5 ($common)                         
                     20:  ;Inputs                                         = 0                                 
                     21:  ;Outputs                                        = 0                                     
                     22:  ;Component usage limitations                    : Only one platform can be used                                   
                     23:  ;The property values that are used              : InstanceId     
                     24:  ;The target platform(s)                         : This is 8x4x platform                                   
                     25:  ;                                                                                
                     26:  ;Revision Date and Notes:                                                               
                     27:  ;AIC3254_Frameworks_AIC3254App8x4x_v1_0_2009_03_09 
                     28:  ;  --> Added memory definitions for data_one 
                     29:  ;                                                                                
                     30:  ;******************************************************************************* 
                     31:   
                     32:  ; The unity data location on the hardware 
                     33:  .data_miniDSP_D  data_one  @1019 
                     34:   
                     35:  ;common coefficients definitions 
                     36:  .coeff_miniDSP_D MinusOne_Int = -1                         $common 
                     37:  .coeff_miniDSP_D MinusOne_M1 = -1.0M1                      $common 
                     38:  .coeff_miniDSP_D One_M2 = 1.0M2                            $common 
                     39:  .coeff_miniDSP_D One_M1 = 0.99999988079071044921875M1      $common 
                     40:  .coeff_miniDSP_D Zero = 0                                  $common  
                     41:   
                     42:   
                     43:  ;== Initialization values == 
                     44:  .codeblock Registers target=regs, component=PCM5242App_1 
                     45:  ; systemsettings code 
                     46:   
                     47:  ; Delay control of charge pump clock. 
                     48:  reg[1][3] = 0x4 
                     49:   
                     50:  ; mute 
                     51:  reg[0][0x3] = 0x11 
                     52:   
                     53:  ; standby 
                     54:  reg[0][2] = 0x10   
                     55:   
                     56:  ; disable auto config 
                     57:  reg[0][0x25] = 0x72 
                     58:  ; I2S 24 bit 
                     59:  reg[0][0x28] = 0x02 
                     60:  ; PLL P divider 
                     61:  reg[0][0x14] = 0x01 
                     62:  ; PLL J divider to j.D1D2 
                     63:  reg[0][0x15] = 0x10     
                     64:  ; PLL D1 divider to J.00 
                     65:  reg[0][0x16] = 0x00      
                     66:  ; PLL D2 divider to J.00 
                     67:  reg[0][0x17] = 0x00 
                     68:  ; PLL R divider 
                     69:  reg[0][0x18] = 0x00 
                     70:  ; miniDSP CLK divider (NMAC) 
                     71:  reg[0][0x1B] = 0x01 
                     72:  ; DAC CLK divider 
                     73:  ;reg[0][0x1C] = 0x0F 
                     74:  reg[0][0x1C] = 0x01 
                     75:  ; NCP CLK divider 
                     76:  reg[0][0x1D] = 0x03 
                     77:  ; OSC CLK divider 
                     78:  reg[0][0x1E] = 0x07 
                     79:  ; FS setting rate speed 
                     80:  reg[0][0x22] = 0x00 
                     81:  ; IDAC1  number of miniDSP instructions per clock 
                     82:  reg[0][0x23] = 0x04 
                     83:  ; IDAC2   
                     84:  reg[0][0x24] = 0x00 
                     85:  ; DAC source clock 
                     86:  reg[0][0x0E] = 0x30 
                     87:   
                     88:  ; BCK, LRCK output 
                     89:  reg[0][0x09] = 0x11 
                     90:  ; Master mode BCK divider setting 
                     91:  reg[0][0x20] = 0x03 
                     92:  ; Master mode LRCK divider setting (divide BCK to make 1fs) 
                     93:  reg[0][0x21] = 0x3F 
                     94:  ; Master mode BCK, LRCK divider reset release 
                     95:  reg[0][0x0C] = 0x7F 
                     96:   
                     97:  ; miniDSP_D coefficients 
                     98:  PROGRAM_COEFF_MINIDSP_D 
                     99:   
                    100:  ; Generate instruction code for RAM only 
                    101:  PROGRAM_INST_MINIDSP_D 
                    102:   
                    103:  ; rum code from RAM 
                    104:  reg[0][0x2b] = 0x1f 
                    105:    
                    106:  ; 16x or 8x 
                    107:  ;reg[0][0x22] = 0x10 
                    108:   
                    109:  reg[ 44][  1] = 0x00	; Disable adaptive mode for DAC 
                    110:   
                    111:  reg[ 44][  1] = 0x04	; Enable adaptive mode for DAC 
                    112:   
                    113:  ;TAS5754M_56M device specific configuration 
                    114:   reg[1][8] = 0x10 
                    115:   
                    116:  ; GPIO settings for SDOUT 
                    117:  reg[0][7] = 0x00 
                    118:  reg[0][8] = 0x04 
                    119:  reg[0][82] = 0x07 
                    120:   
                    121:  ; exit standby 
                    122:  reg[0][2] = 0 
                    123:   
                    124:   
                    125:  ;unmute 
                    126:  reg[0][0x3] = 0x0 
                    127:   .endcodeblock     

0 errors detected
