Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 3666c340aa1d46e6a9c0d62ddbb780d4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_matrix_mult_behav xil_defaultlib.tb_matrix_mult -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.fpupack
Compiling package xil_defaultlib.entities
Compiling package xil_defaultlib.matrixmultiplierpack
Compiling architecture behavioral of entity xil_defaultlib.multiplierfsm_v2 [multiplierfsm_v2_default]
Compiling architecture behavioral of entity xil_defaultlib.addsubfsm_v6 [addsubfsm_v6_default]
Compiling architecture behavioral of entity xil_defaultlib.lista2_matrix_mult_cascade_adder_3 [lista2_matrix_mult_cascade_adder...]
Compiling architecture behavioral of entity xil_defaultlib.lista2_matrix_mult [lista2_matrix_mult_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_matrix_mult
Built simulation snapshot tb_matrix_mult_behav
