
Distance_BLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c4  0800df08  0800df08  0000ef08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6cc  0800e6cc  000101ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e6cc  0800e6cc  0000f6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6d4  0800e6d4  000101ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6d4  0800e6d4  0000f6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e6d8  0800e6d8  0000f6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800e6dc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dd4  200001ec  0800e8c8  000101ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fc0  0800e8c8  00010fc0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000292c3  00000000  00000000  0001021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005700  00000000  00000000  000394df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002450  00000000  00000000  0003ebe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c52  00000000  00000000  00041030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fcd6  00000000  00000000  00042c82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e4d7  00000000  00000000  00072958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010cabe  00000000  00000000  000a0e2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ad8ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ad28  00000000  00000000  001ad930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  001b8658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800def0 	.word	0x0800def0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800def0 	.word	0x0800def0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN SV */
  printf("MX Started.\r\n");
 8000f7a:	485d      	ldr	r0, [pc, #372]	@ (80010f0 <MX_BlueNRG_MS_Init+0x17c>)
 8000f7c:	f00a fe7e 	bl	800bc7c <puts>
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "Sentry";
 8000f80:	4b5c      	ldr	r3, [pc, #368]	@ (80010f4 <MX_BlueNRG_MS_Init+0x180>)
 8000f82:	617b      	str	r3, [r7, #20]

  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;
  printf("USER INIT Started.\r\n");
 8000f84:	485c      	ldr	r0, [pc, #368]	@ (80010f8 <MX_BlueNRG_MS_Init+0x184>)
 8000f86:	f00a fe79 	bl	800bc7c <puts>
  User_Init();
 8000f8a:	f000 f8d3 	bl	8001134 <User_Init>
  printf("USER INIT ENDED.\r\n");
 8000f8e:	485b      	ldr	r0, [pc, #364]	@ (80010fc <MX_BlueNRG_MS_Init+0x188>)
 8000f90:	f00a fe74 	bl	800bc7c <puts>
  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000f94:	2000      	movs	r0, #0
 8000f96:	f003 fd79 	bl	8004a8c <BSP_PB_GetState>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4b58      	ldr	r3, [pc, #352]	@ (8001100 <MX_BlueNRG_MS_Init+0x18c>)
 8000fa0:	701a      	strb	r2, [r3, #0]
  printf("HCI INIT Started.\r\n");
 8000fa2:	4858      	ldr	r0, [pc, #352]	@ (8001104 <MX_BlueNRG_MS_Init+0x190>)
 8000fa4:	f00a fe6a 	bl	800bc7c <puts>
  hci_init(user_notify, NULL);
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4857      	ldr	r0, [pc, #348]	@ (8001108 <MX_BlueNRG_MS_Init+0x194>)
 8000fac:	f009 fd70 	bl	800aa90 <hci_init>
  printf("HCI INIT ENDed.\r\n");
 8000fb0:	4856      	ldr	r0, [pc, #344]	@ (800110c <MX_BlueNRG_MS_Init+0x198>)
 8000fb2:	f00a fe63 	bl	800bc7c <puts>
  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000fb6:	1dba      	adds	r2, r7, #6
 8000fb8:	f107 0308 	add.w	r3, r7, #8
 8000fbc:	4611      	mov	r1, r2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f009 fbda 	bl	800a778 <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000fc4:	f009 fc1a 	bl	800a7fc <hci_reset>
  HAL_Delay(100);
 8000fc8:	2064      	movs	r0, #100	@ 0x64
 8000fca:	f003 fffb 	bl	8004fc4 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000fce:	7a3b      	ldrb	r3, [r7, #8]
 8000fd0:	2b30      	cmp	r3, #48	@ 0x30
 8000fd2:	d902      	bls.n	8000fda <MX_BlueNRG_MS_Init+0x66>
    bnrg_expansion_board = IDB05A1;
 8000fd4:	4b4e      	ldr	r3, [pc, #312]	@ (8001110 <MX_BlueNRG_MS_Init+0x19c>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000fda:	f107 0209 	add.w	r2, r7, #9
 8000fde:	4b4d      	ldr	r3, [pc, #308]	@ (8001114 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fe0:	2106      	movs	r1, #6
 8000fe2:	2080      	movs	r0, #128	@ 0x80
 8000fe4:	f009 fb42 	bl	800a66c <aci_hal_read_config_data>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000fec:	4b49      	ldr	r3, [pc, #292]	@ (8001114 <MX_BlueNRG_MS_Init+0x1a0>)
 8000fee:	795b      	ldrb	r3, [r3, #5]
 8000ff0:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000ff4:	2bc0      	cmp	r3, #192	@ 0xc0
 8000ff6:	d001      	beq.n	8000ffc <MX_BlueNRG_MS_Init+0x88>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <MX_BlueNRG_MS_Init+0x84>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000ffc:	f009 f902 	bl	800a204 <aci_gatt_init>
 8001000:	4603      	mov	r3, r0
 8001002:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8001004:	4b42      	ldr	r3, [pc, #264]	@ (8001110 <MX_BlueNRG_MS_Init+0x19c>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d110      	bne.n	800102e <MX_BlueNRG_MS_Init+0xba>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800100c:	f107 020e 	add.w	r2, r7, #14
 8001010:	f107 030a 	add.w	r3, r7, #10
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 030c 	add.w	r3, r7, #12
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	4613      	mov	r3, r2
 800101e:	2207      	movs	r2, #7
 8001020:	2100      	movs	r1, #0
 8001022:	2001      	movs	r0, #1
 8001024:	f008 fec2 	bl	8009dac <aci_gap_init_IDB05A1>
 8001028:	4603      	mov	r3, r0
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	e00a      	b.n	8001044 <MX_BlueNRG_MS_Init+0xd0>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 800102e:	f107 030a 	add.w	r3, r7, #10
 8001032:	f107 020c 	add.w	r2, r7, #12
 8001036:	f107 010e 	add.w	r1, r7, #14
 800103a:	2001      	movs	r0, #1
 800103c:	f008 ff06 	bl	8009e4c <aci_gap_init_IDB04A1>
 8001040:	4603      	mov	r3, r0
 8001042:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001044:	89fc      	ldrh	r4, [r7, #14]
 8001046:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 8001048:	6978      	ldr	r0, [r7, #20]
 800104a:	f7ff f911 	bl	8000270 <strlen>
 800104e:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001050:	b2da      	uxtb	r2, r3
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	4613      	mov	r3, r2
 8001058:	2200      	movs	r2, #0
 800105a:	4629      	mov	r1, r5
 800105c:	4620      	mov	r0, r4
 800105e:	f009 fa48 	bl	800a4f2 <aci_gatt_update_char_value>
 8001062:	4603      	mov	r3, r0
 8001064:	613b      	str	r3, [r7, #16]
  if (ret) {
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_BlueNRG_MS_Init+0xfc>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 800106c:	bf00      	nop
 800106e:	e7fd      	b.n	800106c <MX_BlueNRG_MS_Init+0xf8>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8001070:	2301      	movs	r3, #1
 8001072:	9303      	str	r3, [sp, #12]
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <MX_BlueNRG_MS_Init+0x1a4>)
 8001076:	9302      	str	r3, [sp, #8]
 8001078:	2300      	movs	r3, #0
 800107a:	9301      	str	r3, [sp, #4]
 800107c:	2310      	movs	r3, #16
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	2307      	movs	r3, #7
 8001082:	2200      	movs	r2, #0
 8001084:	2100      	movs	r1, #0
 8001086:	2001      	movs	r0, #1
 8001088:	f009 f814 	bl	800a0b4 <aci_gap_set_auth_requirement>
 800108c:	4603      	mov	r3, r0
 800108e:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_BlueNRG_MS_Init+0x126>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8001096:	bf00      	nop
 8001098:	e7fd      	b.n	8001096 <MX_BlueNRG_MS_Init+0x122>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 800109a:	f001 fbad 	bl	80027f8 <Add_HWServW2ST_Service>
 800109e:	4603      	mov	r3, r0
 80010a0:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_BlueNRG_MS_Init+0x138>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 80010a8:	bf00      	nop
 80010aa:	e7fd      	b.n	80010a8 <MX_BlueNRG_MS_Init+0x134>
  }

  ret = Add_SWServW2ST_Service();
 80010ac:	f001 fc76 	bl	800299c <Add_SWServW2ST_Service>
 80010b0:	4603      	mov	r3, r0
 80010b2:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_BlueNRG_MS_Init+0x14a>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 80010ba:	bf00      	nop
 80010bc:	e7fd      	b.n	80010ba <MX_BlueNRG_MS_Init+0x146>
  }
  // ===========================
  ret = Add_Sentry_Service();
 80010be:	f001 fa9b 	bl	80025f8 <Add_Sentry_Service>
 80010c2:	4603      	mov	r3, r0
 80010c4:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d103      	bne.n	80010d4 <MX_BlueNRG_MS_Init+0x160>
	  printf("Sentry Service added successfully.\r\n");
 80010cc:	4813      	ldr	r0, [pc, #76]	@ (800111c <MX_BlueNRG_MS_Init+0x1a8>)
 80010ce:	f00a fdd5 	bl	800bc7c <puts>
 80010d2:	e003      	b.n	80010dc <MX_BlueNRG_MS_Init+0x168>
  }
  else {
	  printf("Error adding Sentry Service: 0x%02x\r\n", ret);
 80010d4:	6939      	ldr	r1, [r7, #16]
 80010d6:	4812      	ldr	r0, [pc, #72]	@ (8001120 <MX_BlueNRG_MS_Init+0x1ac>)
 80010d8:	f00a fd68 	bl	800bbac <iprintf>
	  // while(1); //  while(1) BLE ()
  }
  // ============================
  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80010dc:	2104      	movs	r1, #4
 80010de:	2001      	movs	r0, #1
 80010e0:	f009 fb19 	bl	800a716 <aci_hal_set_tx_power_level>
 80010e4:	4603      	mov	r3, r0
 80010e6:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80010e8:	bf00      	nop
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bdb0      	pop	{r4, r5, r7, pc}
 80010f0:	0800df08 	.word	0x0800df08
 80010f4:	0800df18 	.word	0x0800df18
 80010f8:	0800df20 	.word	0x0800df20
 80010fc:	0800df34 	.word	0x0800df34
 8001100:	20000000 	.word	0x20000000
 8001104:	0800df48 	.word	0x0800df48
 8001108:	08002f21 	.word	0x08002f21
 800110c:	0800df5c 	.word	0x0800df5c
 8001110:	20000208 	.word	0x20000208
 8001114:	2000020c 	.word	0x2000020c
 8001118:	0001e240 	.word	0x0001e240
 800111c:	0800df70 	.word	0x0800df70
 8001120:	0800df94 	.word	0x0800df94

08001124 <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 8001128:	f000 f812 	bl	8001150 <User_Process>
  hci_user_evt_proc();
 800112c:	f009 fe2a 	bl	800ad84 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}

08001134 <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8001138:	2101      	movs	r1, #1
 800113a:	2000      	movs	r0, #0
 800113c:	f003 fc52 	bl	80049e4 <BSP_PB_Init>
  BSP_LED_Init(LED2);
 8001140:	2000      	movs	r0, #0
 8001142:	f003 fbe7 	bl	8004914 <BSP_LED_Init>

  BSP_COM_Init(COM1);
 8001146:	2000      	movs	r0, #0
 8001148:	f003 fcfe 	bl	8004b48 <BSP_COM_Init>
}
 800114c:	bf00      	nop
 800114e:	bd80      	pop	{r7, pc}

08001150 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 8001156:	4b2c      	ldr	r3, [pc, #176]	@ (8001208 <User_Process+0xb8>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	b2db      	uxtb	r3, r3
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <User_Process+0x1a>
  {
    Set_DeviceConnectable();
 8001160:	f001 fe66 	bl	8002e30 <Set_DeviceConnectable>
    set_connectable = FALSE;
 8001164:	4b28      	ldr	r3, [pc, #160]	@ (8001208 <User_Process+0xb8>)
 8001166:	2200      	movs	r2, #0
 8001168:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 800116a:	2000      	movs	r0, #0
 800116c:	f003 fbe4 	bl	8004938 <BSP_LED_Toggle>

    if (connected)
 8001170:	4b26      	ldr	r3, [pc, #152]	@ (800120c <User_Process+0xbc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d042      	beq.n	80011fe <User_Process+0xae>
    {
      /* Set a random seed */
      srand(HAL_GetTick());
 8001178:	f003 ff18 	bl	8004fac <HAL_GetTick>
 800117c:	4603      	mov	r3, r0
 800117e:	4618      	mov	r0, r3
 8001180:	f009 ff90 	bl	800b0a4 <srand>

      /* Update emulated Environmental data */
      Set_Random_Environmental_Values(&data_t, &data_p);
 8001184:	463a      	mov	r2, r7
 8001186:	1d3b      	adds	r3, r7, #4
 8001188:	4611      	mov	r1, r2
 800118a:	4618      	mov	r0, r3
 800118c:	f000 f84c 	bl	8001228 <Set_Random_Environmental_Values>
      BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001190:	edd7 7a00 	vldr	s15, [r7]
 8001194:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001210 <User_Process+0xc0>
 8001198:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 80011a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80011a4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80011a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b0:	ee17 3a90 	vmov	r3, s15
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	4619      	mov	r1, r3
 80011b8:	ee16 0a90 	vmov	r0, s13
 80011bc:	f001 fdf2 	bl	8002da4 <BlueMS_Environmental_Update>

      /* Update emulated Acceleration, Gyroscope and Sensor Fusion data */
      Set_Random_Motion_Values(counter);
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <User_Process+0xc4>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f000 f8af 	bl	8001328 <Set_Random_Motion_Values>
      Acc_Update(&x_axes, &g_axes, &m_axes);
 80011ca:	4a13      	ldr	r2, [pc, #76]	@ (8001218 <User_Process+0xc8>)
 80011cc:	4913      	ldr	r1, [pc, #76]	@ (800121c <User_Process+0xcc>)
 80011ce:	4814      	ldr	r0, [pc, #80]	@ (8001220 <User_Process+0xd0>)
 80011d0:	f001 fc74 	bl	8002abc <Acc_Update>
      Quat_Update(&q_axes);
 80011d4:	4813      	ldr	r0, [pc, #76]	@ (8001224 <User_Process+0xd4>)
 80011d6:	f001 fcfb 	bl	8002bd0 <Quat_Update>

      counter ++;
 80011da:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <User_Process+0xc4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	3301      	adds	r3, #1
 80011e0:	4a0c      	ldr	r2, [pc, #48]	@ (8001214 <User_Process+0xc4>)
 80011e2:	6013      	str	r3, [r2, #0]
      if (counter == 40) {
 80011e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001214 <User_Process+0xc4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b28      	cmp	r3, #40	@ 0x28
 80011ea:	d104      	bne.n	80011f6 <User_Process+0xa6>
        counter = 0;
 80011ec:	4b09      	ldr	r3, [pc, #36]	@ (8001214 <User_Process+0xc4>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
        Reset_Motion_Values();
 80011f2:	f001 f907 	bl	8002404 <Reset_Motion_Values>
      }
#if !USE_BUTTON
      HAL_Delay(1000); /* wait 1 sec before sending new data */
 80011f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011fa:	f003 fee3 	bl	8004fc4 <HAL_Delay>
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000001 	.word	0x20000001
 800120c:	2000024c 	.word	0x2000024c
 8001210:	42c80000 	.word	0x42c80000
 8001214:	20000214 	.word	0x20000214
 8001218:	20000268 	.word	0x20000268
 800121c:	2000025c 	.word	0x2000025c
 8001220:	20000250 	.word	0x20000250
 8001224:	20000274 	.word	0x20000274

08001228 <Set_Random_Environmental_Values>:
 * @param  float pointer to temperature data
 * @param  float pointer to pressure data
 * @retval None
 */
static void Set_Random_Environmental_Values(float *data_t, float *data_p)
{
 8001228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800122c:	b084      	sub	sp, #16
 800122e:	af00      	add	r7, sp, #0
 8001230:	60f8      	str	r0, [r7, #12]
 8001232:	60b9      	str	r1, [r7, #8]
  *data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX;     /* T sensor emulation */
 8001234:	f009 ff64 	bl	800b100 <rand>
 8001238:	4603      	mov	r3, r0
 800123a:	17da      	asrs	r2, r3, #31
 800123c:	469a      	mov	sl, r3
 800123e:	4693      	mov	fp, r2
 8001240:	4652      	mov	r2, sl
 8001242:	465b      	mov	r3, fp
 8001244:	f04f 0000 	mov.w	r0, #0
 8001248:	f04f 0100 	mov.w	r1, #0
 800124c:	0099      	lsls	r1, r3, #2
 800124e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001252:	0090      	lsls	r0, r2, #2
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	eb12 010a 	adds.w	r1, r2, sl
 800125c:	6039      	str	r1, [r7, #0]
 800125e:	eb43 030b 	adc.w	r3, r3, fp
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001268:	f04f 0300 	mov.w	r3, #0
 800126c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001270:	f7ff fcea 	bl	8000c48 <__aeabi_uldivmod>
 8001274:	4602      	mov	r2, r0
 8001276:	460b      	mov	r3, r1
 8001278:	4610      	mov	r0, r2
 800127a:	4619      	mov	r1, r3
 800127c:	f7ff f986 	bl	800058c <__aeabi_ul2d>
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b26      	ldr	r3, [pc, #152]	@ (8001320 <Set_Random_Environmental_Values+0xf8>)
 8001286:	f7ff f801 	bl	800028c <__adddf3>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4610      	mov	r0, r2
 8001290:	4619      	mov	r1, r3
 8001292:	f7ff fc89 	bl	8000ba8 <__aeabi_d2f>
 8001296:	4602      	mov	r2, r0
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	601a      	str	r2, [r3, #0]
  *data_p = 1000.0 + ((uint64_t)rand()*80)/RAND_MAX; /* P sensor emulation */
 800129c:	f009 ff30 	bl	800b100 <rand>
 80012a0:	4603      	mov	r3, r0
 80012a2:	17da      	asrs	r2, r3, #31
 80012a4:	4698      	mov	r8, r3
 80012a6:	4691      	mov	r9, r2
 80012a8:	4642      	mov	r2, r8
 80012aa:	464b      	mov	r3, r9
 80012ac:	f04f 0000 	mov.w	r0, #0
 80012b0:	f04f 0100 	mov.w	r1, #0
 80012b4:	0099      	lsls	r1, r3, #2
 80012b6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80012ba:	0090      	lsls	r0, r2, #2
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	eb12 0408 	adds.w	r4, r2, r8
 80012c4:	eb43 0509 	adc.w	r5, r3, r9
 80012c8:	f04f 0200 	mov.w	r2, #0
 80012cc:	f04f 0300 	mov.w	r3, #0
 80012d0:	012b      	lsls	r3, r5, #4
 80012d2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80012d6:	0122      	lsls	r2, r4, #4
 80012d8:	4614      	mov	r4, r2
 80012da:	461d      	mov	r5, r3
 80012dc:	4620      	mov	r0, r4
 80012de:	4629      	mov	r1, r5
 80012e0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80012e4:	f04f 0300 	mov.w	r3, #0
 80012e8:	f7ff fcae 	bl	8000c48 <__aeabi_uldivmod>
 80012ec:	4602      	mov	r2, r0
 80012ee:	460b      	mov	r3, r1
 80012f0:	4610      	mov	r0, r2
 80012f2:	4619      	mov	r1, r3
 80012f4:	f7ff f94a 	bl	800058c <__aeabi_ul2d>
 80012f8:	f04f 0200 	mov.w	r2, #0
 80012fc:	4b09      	ldr	r3, [pc, #36]	@ (8001324 <Set_Random_Environmental_Values+0xfc>)
 80012fe:	f7fe ffc5 	bl	800028c <__adddf3>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f7ff fc4d 	bl	8000ba8 <__aeabi_d2f>
 800130e:	4602      	mov	r2, r0
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	601a      	str	r2, [r3, #0]
}
 8001314:	bf00      	nop
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800131e:	bf00      	nop
 8001320:	403b0000 	.word	0x403b0000
 8001324:	408f4000 	.word	0x408f4000

08001328 <Set_Random_Motion_Values>:
 * @brief  Set random values for all motion sensor data
 * @param  uint32_t counter for changing the rotation direction
 * @retval None
 */
static void Set_Random_Motion_Values(uint32_t cnt)
{
 8001328:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800132c:	f5ad 7d7a 	sub.w	sp, sp, #1000	@ 0x3e8
 8001330:	af00      	add	r7, sp, #0
 8001332:	f8c7 03e4 	str.w	r0, [r7, #996]	@ 0x3e4
  /* Update Acceleration, Gyroscope and Sensor Fusion data */
  if (cnt < 20) {
 8001336:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800133a:	2b13      	cmp	r3, #19
 800133c:	f200 8426 	bhi.w	8001b8c <Set_Random_Motion_Values+0x864>
    x_axes.AXIS_X +=  (10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001340:	f009 fede 	bl	800b100 <rand>
 8001344:	4603      	mov	r3, r0
 8001346:	17da      	asrs	r2, r3, #31
 8001348:	f8c7 3328 	str.w	r3, [r7, #808]	@ 0x328
 800134c:	f8c7 232c 	str.w	r2, [r7, #812]	@ 0x32c
 8001350:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001354:	2200      	movs	r2, #0
 8001356:	f8c7 3320 	str.w	r3, [r7, #800]	@ 0x320
 800135a:	f8c7 2324 	str.w	r2, [r7, #804]	@ 0x324
 800135e:	e9d7 45ca 	ldrd	r4, r5, [r7, #808]	@ 0x328
 8001362:	462b      	mov	r3, r5
 8001364:	e9d7 abc8 	ldrd	sl, fp, [r7, #800]	@ 0x320
 8001368:	4652      	mov	r2, sl
 800136a:	fb02 f203 	mul.w	r2, r2, r3
 800136e:	465b      	mov	r3, fp
 8001370:	4621      	mov	r1, r4
 8001372:	fb01 f303 	mul.w	r3, r1, r3
 8001376:	4413      	add	r3, r2
 8001378:	4622      	mov	r2, r4
 800137a:	4651      	mov	r1, sl
 800137c:	fba2 8901 	umull	r8, r9, r2, r1
 8001380:	444b      	add	r3, r9
 8001382:	4699      	mov	r9, r3
 8001384:	4642      	mov	r2, r8
 8001386:	464b      	mov	r3, r9
 8001388:	1891      	adds	r1, r2, r2
 800138a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800138c:	415b      	adcs	r3, r3
 800138e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001390:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001394:	eb12 0108 	adds.w	r1, r2, r8
 8001398:	f8c7 1318 	str.w	r1, [r7, #792]	@ 0x318
 800139c:	eb43 0309 	adc.w	r3, r3, r9
 80013a0:	f8c7 331c 	str.w	r3, [r7, #796]	@ 0x31c
 80013a4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80013a8:	f04f 0300 	mov.w	r3, #0
 80013ac:	e9d7 01c6 	ldrd	r0, r1, [r7, #792]	@ 0x318
 80013b0:	f7ff fc4a 	bl	8000c48 <__aeabi_uldivmod>
 80013b4:	4602      	mov	r2, r0
 80013b6:	460b      	mov	r3, r1
 80013b8:	f112 010a 	adds.w	r1, r2, #10
 80013bc:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80013c0:	f143 0300 	adc.w	r3, r3, #0
 80013c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80013c8:	4bec      	ldr	r3, [pc, #944]	@ (800177c <Set_Random_Motion_Values+0x454>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	461a      	mov	r2, r3
 80013ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80013d2:	4413      	add	r3, r2
 80013d4:	461a      	mov	r2, r3
 80013d6:	4be9      	ldr	r3, [pc, #932]	@ (800177c <Set_Random_Motion_Values+0x454>)
 80013d8:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y += -(10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80013da:	f009 fe91 	bl	800b100 <rand>
 80013de:	4603      	mov	r3, r0
 80013e0:	17da      	asrs	r2, r3, #31
 80013e2:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
 80013e6:	f8c7 2314 	str.w	r2, [r7, #788]	@ 0x314
 80013ea:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80013ee:	2200      	movs	r2, #0
 80013f0:	f8c7 3308 	str.w	r3, [r7, #776]	@ 0x308
 80013f4:	f8c7 230c 	str.w	r2, [r7, #780]	@ 0x30c
 80013f8:	e9d7 45c4 	ldrd	r4, r5, [r7, #784]	@ 0x310
 80013fc:	462b      	mov	r3, r5
 80013fe:	e9d7 89c2 	ldrd	r8, r9, [r7, #776]	@ 0x308
 8001402:	4642      	mov	r2, r8
 8001404:	fb02 f203 	mul.w	r2, r2, r3
 8001408:	464b      	mov	r3, r9
 800140a:	4621      	mov	r1, r4
 800140c:	fb01 f303 	mul.w	r3, r1, r3
 8001410:	4413      	add	r3, r2
 8001412:	4622      	mov	r2, r4
 8001414:	4641      	mov	r1, r8
 8001416:	fba2 1201 	umull	r1, r2, r2, r1
 800141a:	f8c7 23dc 	str.w	r2, [r7, #988]	@ 0x3dc
 800141e:	460a      	mov	r2, r1
 8001420:	f8c7 23d8 	str.w	r2, [r7, #984]	@ 0x3d8
 8001424:	f8d7 23dc 	ldr.w	r2, [r7, #988]	@ 0x3dc
 8001428:	4413      	add	r3, r2
 800142a:	f8c7 33dc 	str.w	r3, [r7, #988]	@ 0x3dc
 800142e:	e9d7 45f6 	ldrd	r4, r5, [r7, #984]	@ 0x3d8
 8001432:	4622      	mov	r2, r4
 8001434:	462b      	mov	r3, r5
 8001436:	f04f 0000 	mov.w	r0, #0
 800143a:	f04f 0100 	mov.w	r1, #0
 800143e:	0099      	lsls	r1, r3, #2
 8001440:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001444:	0090      	lsls	r0, r2, #2
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	4621      	mov	r1, r4
 800144c:	1851      	adds	r1, r2, r1
 800144e:	f8c7 1300 	str.w	r1, [r7, #768]	@ 0x300
 8001452:	4629      	mov	r1, r5
 8001454:	eb43 0101 	adc.w	r1, r3, r1
 8001458:	f8c7 1304 	str.w	r1, [r7, #772]	@ 0x304
 800145c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	e9d7 01c0 	ldrd	r0, r1, [r7, #768]	@ 0x300
 8001468:	f7ff fbee 	bl	8000c48 <__aeabi_uldivmod>
 800146c:	4602      	mov	r2, r0
 800146e:	460b      	mov	r3, r1
 8001470:	f06f 0009 	mvn.w	r0, #9
 8001474:	f04f 31ff 	mov.w	r1, #4294967295
 8001478:	1a80      	subs	r0, r0, r2
 800147a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800147e:	eb61 0303 	sbc.w	r3, r1, r3
 8001482:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001486:	4bbd      	ldr	r3, [pc, #756]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	461a      	mov	r2, r3
 800148c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001490:	4413      	add	r3, r2
 8001492:	461a      	mov	r2, r3
 8001494:	4bb9      	ldr	r3, [pc, #740]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001496:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z +=  (10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001498:	f009 fe32 	bl	800b100 <rand>
 800149c:	4603      	mov	r3, r0
 800149e:	17da      	asrs	r2, r3, #31
 80014a0:	f8c7 32f8 	str.w	r3, [r7, #760]	@ 0x2f8
 80014a4:	f8c7 22fc 	str.w	r2, [r7, #764]	@ 0x2fc
 80014a8:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80014ac:	2200      	movs	r2, #0
 80014ae:	f8c7 32f0 	str.w	r3, [r7, #752]	@ 0x2f0
 80014b2:	f8c7 22f4 	str.w	r2, [r7, #756]	@ 0x2f4
 80014b6:	e9d7 45be 	ldrd	r4, r5, [r7, #760]	@ 0x2f8
 80014ba:	462b      	mov	r3, r5
 80014bc:	e9d7 89bc 	ldrd	r8, r9, [r7, #752]	@ 0x2f0
 80014c0:	4642      	mov	r2, r8
 80014c2:	fb02 f203 	mul.w	r2, r2, r3
 80014c6:	464b      	mov	r3, r9
 80014c8:	4621      	mov	r1, r4
 80014ca:	fb01 f303 	mul.w	r3, r1, r3
 80014ce:	4413      	add	r3, r2
 80014d0:	4622      	mov	r2, r4
 80014d2:	4641      	mov	r1, r8
 80014d4:	fba2 1201 	umull	r1, r2, r2, r1
 80014d8:	f8c7 23d4 	str.w	r2, [r7, #980]	@ 0x3d4
 80014dc:	460a      	mov	r2, r1
 80014de:	f8c7 23d0 	str.w	r2, [r7, #976]	@ 0x3d0
 80014e2:	f8d7 23d4 	ldr.w	r2, [r7, #980]	@ 0x3d4
 80014e6:	4413      	add	r3, r2
 80014e8:	f8c7 33d4 	str.w	r3, [r7, #980]	@ 0x3d4
 80014ec:	e9d7 45f4 	ldrd	r4, r5, [r7, #976]	@ 0x3d0
 80014f0:	4622      	mov	r2, r4
 80014f2:	462b      	mov	r3, r5
 80014f4:	f04f 0000 	mov.w	r0, #0
 80014f8:	f04f 0100 	mov.w	r1, #0
 80014fc:	00d9      	lsls	r1, r3, #3
 80014fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001502:	00d0      	lsls	r0, r2, #3
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4621      	mov	r1, r4
 800150a:	1a51      	subs	r1, r2, r1
 800150c:	f8c7 12e8 	str.w	r1, [r7, #744]	@ 0x2e8
 8001510:	4629      	mov	r1, r5
 8001512:	eb63 0301 	sbc.w	r3, r3, r1
 8001516:	f8c7 32ec 	str.w	r3, [r7, #748]	@ 0x2ec
 800151a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	e9d7 01ba 	ldrd	r0, r1, [r7, #744]	@ 0x2e8
 8001526:	f7ff fb8f 	bl	8000c48 <__aeabi_uldivmod>
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	f112 010a 	adds.w	r1, r2, #10
 8001532:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8001536:	f143 0300 	adc.w	r3, r3, #0
 800153a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800153e:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <Set_Random_Motion_Values+0x454>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	461a      	mov	r2, r3
 8001544:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001548:	4413      	add	r3, r2
 800154a:	461a      	mov	r2, r3
 800154c:	4b8b      	ldr	r3, [pc, #556]	@ (800177c <Set_Random_Motion_Values+0x454>)
 800154e:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X +=  (100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001550:	f009 fdd6 	bl	800b100 <rand>
 8001554:	4603      	mov	r3, r0
 8001556:	17da      	asrs	r2, r3, #31
 8001558:	f8c7 32e0 	str.w	r3, [r7, #736]	@ 0x2e0
 800155c:	f8c7 22e4 	str.w	r2, [r7, #740]	@ 0x2e4
 8001560:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001564:	2200      	movs	r2, #0
 8001566:	f8c7 32d8 	str.w	r3, [r7, #728]	@ 0x2d8
 800156a:	f8c7 22dc 	str.w	r2, [r7, #732]	@ 0x2dc
 800156e:	e9d7 45b8 	ldrd	r4, r5, [r7, #736]	@ 0x2e0
 8001572:	462b      	mov	r3, r5
 8001574:	e9d7 89b6 	ldrd	r8, r9, [r7, #728]	@ 0x2d8
 8001578:	4642      	mov	r2, r8
 800157a:	fb02 f203 	mul.w	r2, r2, r3
 800157e:	464b      	mov	r3, r9
 8001580:	4621      	mov	r1, r4
 8001582:	fb01 f303 	mul.w	r3, r1, r3
 8001586:	4413      	add	r3, r2
 8001588:	4622      	mov	r2, r4
 800158a:	4641      	mov	r1, r8
 800158c:	fba2 1201 	umull	r1, r2, r2, r1
 8001590:	f8c7 23cc 	str.w	r2, [r7, #972]	@ 0x3cc
 8001594:	460a      	mov	r2, r1
 8001596:	f8c7 23c8 	str.w	r2, [r7, #968]	@ 0x3c8
 800159a:	f8d7 23cc 	ldr.w	r2, [r7, #972]	@ 0x3cc
 800159e:	4413      	add	r3, r2
 80015a0:	f8c7 33cc 	str.w	r3, [r7, #972]	@ 0x3cc
 80015a4:	e9d7 12f2 	ldrd	r1, r2, [r7, #968]	@ 0x3c8
 80015a8:	460b      	mov	r3, r1
 80015aa:	18db      	adds	r3, r3, r3
 80015ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80015ae:	4613      	mov	r3, r2
 80015b0:	eb42 0303 	adc.w	r3, r2, r3
 80015b4:	667b      	str	r3, [r7, #100]	@ 0x64
 80015b6:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80015ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80015be:	f04f 0300 	mov.w	r3, #0
 80015c2:	f7ff fb41 	bl	8000c48 <__aeabi_uldivmod>
 80015c6:	4602      	mov	r2, r0
 80015c8:	460b      	mov	r3, r1
 80015ca:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80015ce:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 80015d2:	f143 0300 	adc.w	r3, r3, #0
 80015d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015da:	4b69      	ldr	r3, [pc, #420]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015e4:	4413      	add	r3, r2
 80015e6:	461a      	mov	r2, r3
 80015e8:	4b65      	ldr	r3, [pc, #404]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 80015ea:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y += -(100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 80015ec:	f009 fd88 	bl	800b100 <rand>
 80015f0:	4603      	mov	r3, r0
 80015f2:	17da      	asrs	r2, r3, #31
 80015f4:	f8c7 32d0 	str.w	r3, [r7, #720]	@ 0x2d0
 80015f8:	f8c7 22d4 	str.w	r2, [r7, #724]	@ 0x2d4
 80015fc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001600:	2200      	movs	r2, #0
 8001602:	f8c7 32c8 	str.w	r3, [r7, #712]	@ 0x2c8
 8001606:	f8c7 22cc 	str.w	r2, [r7, #716]	@ 0x2cc
 800160a:	e9d7 45b4 	ldrd	r4, r5, [r7, #720]	@ 0x2d0
 800160e:	462b      	mov	r3, r5
 8001610:	e9d7 89b2 	ldrd	r8, r9, [r7, #712]	@ 0x2c8
 8001614:	4642      	mov	r2, r8
 8001616:	fb02 f203 	mul.w	r2, r2, r3
 800161a:	464b      	mov	r3, r9
 800161c:	4621      	mov	r1, r4
 800161e:	fb01 f303 	mul.w	r3, r1, r3
 8001622:	4413      	add	r3, r2
 8001624:	4622      	mov	r2, r4
 8001626:	4641      	mov	r1, r8
 8001628:	fba2 1201 	umull	r1, r2, r2, r1
 800162c:	f8c7 23c4 	str.w	r2, [r7, #964]	@ 0x3c4
 8001630:	460a      	mov	r2, r1
 8001632:	f8c7 23c0 	str.w	r2, [r7, #960]	@ 0x3c0
 8001636:	f8d7 23c4 	ldr.w	r2, [r7, #964]	@ 0x3c4
 800163a:	4413      	add	r3, r2
 800163c:	f8c7 33c4 	str.w	r3, [r7, #964]	@ 0x3c4
 8001640:	f04f 0000 	mov.w	r0, #0
 8001644:	f04f 0100 	mov.w	r1, #0
 8001648:	e9d7 45f0 	ldrd	r4, r5, [r7, #960]	@ 0x3c0
 800164c:	462b      	mov	r3, r5
 800164e:	0099      	lsls	r1, r3, #2
 8001650:	4623      	mov	r3, r4
 8001652:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001656:	4623      	mov	r3, r4
 8001658:	0098      	lsls	r0, r3, #2
 800165a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	f7ff faf1 	bl	8000c48 <__aeabi_uldivmod>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 800166e:	f04f 31ff 	mov.w	r1, #4294967295
 8001672:	1a80      	subs	r0, r0, r2
 8001674:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
 8001678:	eb61 0303 	sbc.w	r3, r1, r3
 800167c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001680:	4b3f      	ldr	r3, [pc, #252]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	461a      	mov	r2, r3
 8001686:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800168a:	4413      	add	r3, r2
 800168c:	461a      	mov	r2, r3
 800168e:	4b3c      	ldr	r3, [pc, #240]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001690:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z +=  (100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8001692:	f009 fd35 	bl	800b100 <rand>
 8001696:	4603      	mov	r3, r0
 8001698:	17da      	asrs	r2, r3, #31
 800169a:	f8c7 32c0 	str.w	r3, [r7, #704]	@ 0x2c0
 800169e:	f8c7 22c4 	str.w	r2, [r7, #708]	@ 0x2c4
 80016a2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80016a6:	2200      	movs	r2, #0
 80016a8:	f8c7 32b8 	str.w	r3, [r7, #696]	@ 0x2b8
 80016ac:	f8c7 22bc 	str.w	r2, [r7, #700]	@ 0x2bc
 80016b0:	e9d7 45b0 	ldrd	r4, r5, [r7, #704]	@ 0x2c0
 80016b4:	462b      	mov	r3, r5
 80016b6:	e9d7 89ae 	ldrd	r8, r9, [r7, #696]	@ 0x2b8
 80016ba:	4642      	mov	r2, r8
 80016bc:	fb02 f203 	mul.w	r2, r2, r3
 80016c0:	464b      	mov	r3, r9
 80016c2:	4621      	mov	r1, r4
 80016c4:	fb01 f303 	mul.w	r3, r1, r3
 80016c8:	4413      	add	r3, r2
 80016ca:	4622      	mov	r2, r4
 80016cc:	4641      	mov	r1, r8
 80016ce:	fba2 1201 	umull	r1, r2, r2, r1
 80016d2:	f8c7 23bc 	str.w	r2, [r7, #956]	@ 0x3bc
 80016d6:	460a      	mov	r2, r1
 80016d8:	f8c7 23b8 	str.w	r2, [r7, #952]	@ 0x3b8
 80016dc:	f8d7 23bc 	ldr.w	r2, [r7, #956]	@ 0x3bc
 80016e0:	4413      	add	r3, r2
 80016e2:	f8c7 33bc 	str.w	r3, [r7, #956]	@ 0x3bc
 80016e6:	e9d7 45ee 	ldrd	r4, r5, [r7, #952]	@ 0x3b8
 80016ea:	4622      	mov	r2, r4
 80016ec:	462b      	mov	r3, r5
 80016ee:	1891      	adds	r1, r2, r2
 80016f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80016f2:	415b      	adcs	r3, r3
 80016f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80016f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80016fa:	4621      	mov	r1, r4
 80016fc:	1851      	adds	r1, r2, r1
 80016fe:	6539      	str	r1, [r7, #80]	@ 0x50
 8001700:	4629      	mov	r1, r5
 8001702:	eb43 0101 	adc.w	r1, r3, r1
 8001706:	6579      	str	r1, [r7, #84]	@ 0x54
 8001708:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800170c:	460b      	mov	r3, r1
 800170e:	18db      	adds	r3, r3, r3
 8001710:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001712:	4613      	mov	r3, r2
 8001714:	eb42 0303 	adc.w	r3, r2, r3
 8001718:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800171a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 800171e:	4618      	mov	r0, r3
 8001720:	4621      	mov	r1, r4
 8001722:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001726:	f04f 0300 	mov.w	r3, #0
 800172a:	f7ff fa8d 	bl	8000c48 <__aeabi_uldivmod>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001736:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800173a:	f143 0300 	adc.w	r3, r3, #0
 800173e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	461a      	mov	r2, r3
 8001748:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800174c:	4413      	add	r3, r2
 800174e:	461a      	mov	r2, r3
 8001750:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <Set_Random_Motion_Values+0x458>)
 8001752:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X +=  (3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001754:	f009 fcd4 	bl	800b100 <rand>
 8001758:	4603      	mov	r3, r0
 800175a:	17da      	asrs	r2, r3, #31
 800175c:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
 8001760:	f8c7 22b4 	str.w	r2, [r7, #692]	@ 0x2b4
 8001764:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001768:	2200      	movs	r2, #0
 800176a:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
 800176e:	f8c7 22ac 	str.w	r2, [r7, #684]	@ 0x2ac
 8001772:	e9d7 45ac 	ldrd	r4, r5, [r7, #688]	@ 0x2b0
 8001776:	462b      	mov	r3, r5
 8001778:	e004      	b.n	8001784 <Set_Random_Motion_Values+0x45c>
 800177a:	bf00      	nop
 800177c:	20000250 	.word	0x20000250
 8001780:	2000025c 	.word	0x2000025c
 8001784:	e9d7 89aa 	ldrd	r8, r9, [r7, #680]	@ 0x2a8
 8001788:	4642      	mov	r2, r8
 800178a:	fb02 f203 	mul.w	r2, r2, r3
 800178e:	464b      	mov	r3, r9
 8001790:	4621      	mov	r1, r4
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	4413      	add	r3, r2
 8001798:	4622      	mov	r2, r4
 800179a:	4641      	mov	r1, r8
 800179c:	fba2 1201 	umull	r1, r2, r2, r1
 80017a0:	f8c7 23b4 	str.w	r2, [r7, #948]	@ 0x3b4
 80017a4:	460a      	mov	r2, r1
 80017a6:	f8c7 23b0 	str.w	r2, [r7, #944]	@ 0x3b0
 80017aa:	f8d7 23b4 	ldr.w	r2, [r7, #948]	@ 0x3b4
 80017ae:	4413      	add	r3, r2
 80017b0:	f8c7 33b4 	str.w	r3, [r7, #948]	@ 0x3b4
 80017b4:	e9d7 45ec 	ldrd	r4, r5, [r7, #944]	@ 0x3b0
 80017b8:	4622      	mov	r2, r4
 80017ba:	462b      	mov	r3, r5
 80017bc:	1891      	adds	r1, r2, r2
 80017be:	6439      	str	r1, [r7, #64]	@ 0x40
 80017c0:	415b      	adcs	r3, r3
 80017c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80017c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80017c8:	4621      	mov	r1, r4
 80017ca:	1851      	adds	r1, r2, r1
 80017cc:	f8c7 12a0 	str.w	r1, [r7, #672]	@ 0x2a0
 80017d0:	4629      	mov	r1, r5
 80017d2:	eb43 0101 	adc.w	r1, r3, r1
 80017d6:	f8c7 12a4 	str.w	r1, [r7, #676]	@ 0x2a4
 80017da:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	e9d7 01a8 	ldrd	r0, r1, [r7, #672]	@ 0x2a0
 80017e6:	f7ff fa2f 	bl	8000c48 <__aeabi_uldivmod>
 80017ea:	4602      	mov	r2, r0
 80017ec:	460b      	mov	r3, r1
 80017ee:	1cd1      	adds	r1, r2, #3
 80017f0:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 80017f4:	f143 0300 	adc.w	r3, r3, #0
 80017f8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80017fc:	4be1      	ldr	r3, [pc, #900]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	461a      	mov	r2, r3
 8001802:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001806:	4413      	add	r3, r2
 8001808:	461a      	mov	r2, r3
 800180a:	4bde      	ldr	r3, [pc, #888]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 800180c:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y += -(3  + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 800180e:	f009 fc77 	bl	800b100 <rand>
 8001812:	4603      	mov	r3, r0
 8001814:	17da      	asrs	r2, r3, #31
 8001816:	f8c7 3298 	str.w	r3, [r7, #664]	@ 0x298
 800181a:	f8c7 229c 	str.w	r2, [r7, #668]	@ 0x29c
 800181e:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001822:	2200      	movs	r2, #0
 8001824:	f8c7 3290 	str.w	r3, [r7, #656]	@ 0x290
 8001828:	f8c7 2294 	str.w	r2, [r7, #660]	@ 0x294
 800182c:	e9d7 45a6 	ldrd	r4, r5, [r7, #664]	@ 0x298
 8001830:	462b      	mov	r3, r5
 8001832:	e9d7 89a4 	ldrd	r8, r9, [r7, #656]	@ 0x290
 8001836:	4642      	mov	r2, r8
 8001838:	fb02 f203 	mul.w	r2, r2, r3
 800183c:	464b      	mov	r3, r9
 800183e:	4621      	mov	r1, r4
 8001840:	fb01 f303 	mul.w	r3, r1, r3
 8001844:	4413      	add	r3, r2
 8001846:	4622      	mov	r2, r4
 8001848:	4641      	mov	r1, r8
 800184a:	fba2 1201 	umull	r1, r2, r2, r1
 800184e:	f8c7 23ac 	str.w	r2, [r7, #940]	@ 0x3ac
 8001852:	460a      	mov	r2, r1
 8001854:	f8c7 23a8 	str.w	r2, [r7, #936]	@ 0x3a8
 8001858:	f8d7 23ac 	ldr.w	r2, [r7, #940]	@ 0x3ac
 800185c:	4413      	add	r3, r2
 800185e:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
 8001862:	f04f 0000 	mov.w	r0, #0
 8001866:	f04f 0100 	mov.w	r1, #0
 800186a:	e9d7 45ea 	ldrd	r4, r5, [r7, #936]	@ 0x3a8
 800186e:	462b      	mov	r3, r5
 8001870:	0099      	lsls	r1, r3, #2
 8001872:	4623      	mov	r3, r4
 8001874:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001878:	4623      	mov	r3, r4
 800187a:	0098      	lsls	r0, r3, #2
 800187c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	f7ff f9e0 	bl	8000c48 <__aeabi_uldivmod>
 8001888:	4602      	mov	r2, r0
 800188a:	460b      	mov	r3, r1
 800188c:	f06f 0002 	mvn.w	r0, #2
 8001890:	f04f 31ff 	mov.w	r1, #4294967295
 8001894:	1a80      	subs	r0, r0, r2
 8001896:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
 800189a:	eb61 0303 	sbc.w	r3, r1, r3
 800189e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80018a2:	4bb8      	ldr	r3, [pc, #736]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	461a      	mov	r2, r3
 80018a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80018ac:	4413      	add	r3, r2
 80018ae:	461a      	mov	r2, r3
 80018b0:	4bb4      	ldr	r3, [pc, #720]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 80018b2:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z +=  (3  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 80018b4:	f009 fc24 	bl	800b100 <rand>
 80018b8:	4603      	mov	r3, r0
 80018ba:	17da      	asrs	r2, r3, #31
 80018bc:	f8c7 3288 	str.w	r3, [r7, #648]	@ 0x288
 80018c0:	f8c7 228c 	str.w	r2, [r7, #652]	@ 0x28c
 80018c4:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80018c8:	2200      	movs	r2, #0
 80018ca:	f8c7 3280 	str.w	r3, [r7, #640]	@ 0x280
 80018ce:	f8c7 2284 	str.w	r2, [r7, #644]	@ 0x284
 80018d2:	e9d7 45a2 	ldrd	r4, r5, [r7, #648]	@ 0x288
 80018d6:	462b      	mov	r3, r5
 80018d8:	e9d7 89a0 	ldrd	r8, r9, [r7, #640]	@ 0x280
 80018dc:	4642      	mov	r2, r8
 80018de:	fb02 f203 	mul.w	r2, r2, r3
 80018e2:	464b      	mov	r3, r9
 80018e4:	4621      	mov	r1, r4
 80018e6:	fb01 f303 	mul.w	r3, r1, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	4622      	mov	r2, r4
 80018ee:	4641      	mov	r1, r8
 80018f0:	fba2 1201 	umull	r1, r2, r2, r1
 80018f4:	f8c7 23a4 	str.w	r2, [r7, #932]	@ 0x3a4
 80018f8:	460a      	mov	r2, r1
 80018fa:	f8c7 23a0 	str.w	r2, [r7, #928]	@ 0x3a0
 80018fe:	f8d7 23a4 	ldr.w	r2, [r7, #932]	@ 0x3a4
 8001902:	4413      	add	r3, r2
 8001904:	f8c7 33a4 	str.w	r3, [r7, #932]	@ 0x3a4
 8001908:	e9d7 45e8 	ldrd	r4, r5, [r7, #928]	@ 0x3a0
 800190c:	4622      	mov	r2, r4
 800190e:	462b      	mov	r3, r5
 8001910:	f04f 0000 	mov.w	r0, #0
 8001914:	f04f 0100 	mov.w	r1, #0
 8001918:	0099      	lsls	r1, r3, #2
 800191a:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 800191e:	0090      	lsls	r0, r2, #2
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4621      	mov	r1, r4
 8001926:	1851      	adds	r1, r2, r1
 8001928:	f8c7 1278 	str.w	r1, [r7, #632]	@ 0x278
 800192c:	4629      	mov	r1, r5
 800192e:	eb43 0101 	adc.w	r1, r3, r1
 8001932:	f8c7 127c 	str.w	r1, [r7, #636]	@ 0x27c
 8001936:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800193a:	f04f 0300 	mov.w	r3, #0
 800193e:	e9d7 019e 	ldrd	r0, r1, [r7, #632]	@ 0x278
 8001942:	f7ff f981 	bl	8000c48 <__aeabi_uldivmod>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	1cd1      	adds	r1, r2, #3
 800194c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001950:	f143 0300 	adc.w	r3, r3, #0
 8001954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001958:	4b8a      	ldr	r3, [pc, #552]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	461a      	mov	r2, r3
 800195e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001962:	4413      	add	r3, r2
 8001964:	461a      	mov	r2, r3
 8001966:	4b87      	ldr	r3, [pc, #540]	@ (8001b84 <Set_Random_Motion_Values+0x85c>)
 8001968:	609a      	str	r2, [r3, #8]

    q_axes.AXIS_X -= (100  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800196a:	f009 fbc9 	bl	800b100 <rand>
 800196e:	4603      	mov	r3, r0
 8001970:	17da      	asrs	r2, r3, #31
 8001972:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
 8001976:	f8c7 2274 	str.w	r2, [r7, #628]	@ 0x274
 800197a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800197e:	2200      	movs	r2, #0
 8001980:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
 8001984:	f8c7 226c 	str.w	r2, [r7, #620]	@ 0x26c
 8001988:	e9d7 459c 	ldrd	r4, r5, [r7, #624]	@ 0x270
 800198c:	462b      	mov	r3, r5
 800198e:	e9d7 899a 	ldrd	r8, r9, [r7, #616]	@ 0x268
 8001992:	4642      	mov	r2, r8
 8001994:	fb02 f203 	mul.w	r2, r2, r3
 8001998:	464b      	mov	r3, r9
 800199a:	4621      	mov	r1, r4
 800199c:	fb01 f303 	mul.w	r3, r1, r3
 80019a0:	4413      	add	r3, r2
 80019a2:	4622      	mov	r2, r4
 80019a4:	4641      	mov	r1, r8
 80019a6:	fba2 1201 	umull	r1, r2, r2, r1
 80019aa:	f8c7 239c 	str.w	r2, [r7, #924]	@ 0x39c
 80019ae:	460a      	mov	r2, r1
 80019b0:	f8c7 2398 	str.w	r2, [r7, #920]	@ 0x398
 80019b4:	f8d7 239c 	ldr.w	r2, [r7, #924]	@ 0x39c
 80019b8:	4413      	add	r3, r2
 80019ba:	f8c7 339c 	str.w	r3, [r7, #924]	@ 0x39c
 80019be:	e9d7 45e6 	ldrd	r4, r5, [r7, #920]	@ 0x398
 80019c2:	4622      	mov	r2, r4
 80019c4:	462b      	mov	r3, r5
 80019c6:	1891      	adds	r1, r2, r2
 80019c8:	63b9      	str	r1, [r7, #56]	@ 0x38
 80019ca:	415b      	adcs	r3, r3
 80019cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019d2:	4621      	mov	r1, r4
 80019d4:	1851      	adds	r1, r2, r1
 80019d6:	f8c7 1260 	str.w	r1, [r7, #608]	@ 0x260
 80019da:	4629      	mov	r1, r5
 80019dc:	eb43 0101 	adc.w	r1, r3, r1
 80019e0:	f8c7 1264 	str.w	r1, [r7, #612]	@ 0x264
 80019e4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9d7 0198 	ldrd	r0, r1, [r7, #608]	@ 0x260
 80019f0:	f7ff f92a 	bl	8000c48 <__aeabi_uldivmod>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 80019fc:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8001a00:	f143 0300 	adc.w	r3, r3, #0
 8001a04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001a08:	4b5f      	ldr	r3, [pc, #380]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b5c      	ldr	r3, [pc, #368]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001a18:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y += (100  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001a1a:	f009 fb71 	bl	800b100 <rand>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	17da      	asrs	r2, r3, #31
 8001a22:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 8001a26:	f8c7 225c 	str.w	r2, [r7, #604]	@ 0x25c
 8001a2a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8001a34:	f8c7 2254 	str.w	r2, [r7, #596]	@ 0x254
 8001a38:	e9d7 4596 	ldrd	r4, r5, [r7, #600]	@ 0x258
 8001a3c:	462b      	mov	r3, r5
 8001a3e:	e9d7 8994 	ldrd	r8, r9, [r7, #592]	@ 0x250
 8001a42:	4642      	mov	r2, r8
 8001a44:	fb02 f203 	mul.w	r2, r2, r3
 8001a48:	464b      	mov	r3, r9
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	fb01 f303 	mul.w	r3, r1, r3
 8001a50:	4413      	add	r3, r2
 8001a52:	4622      	mov	r2, r4
 8001a54:	4641      	mov	r1, r8
 8001a56:	fba2 1201 	umull	r1, r2, r2, r1
 8001a5a:	f8c7 2394 	str.w	r2, [r7, #916]	@ 0x394
 8001a5e:	460a      	mov	r2, r1
 8001a60:	f8c7 2390 	str.w	r2, [r7, #912]	@ 0x390
 8001a64:	f8d7 2394 	ldr.w	r2, [r7, #916]	@ 0x394
 8001a68:	4413      	add	r3, r2
 8001a6a:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
 8001a6e:	e9d7 45e4 	ldrd	r4, r5, [r7, #912]	@ 0x390
 8001a72:	4622      	mov	r2, r4
 8001a74:	462b      	mov	r3, r5
 8001a76:	f04f 0000 	mov.w	r0, #0
 8001a7a:	f04f 0100 	mov.w	r1, #0
 8001a7e:	0099      	lsls	r1, r3, #2
 8001a80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001a84:	0090      	lsls	r0, r2, #2
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4621      	mov	r1, r4
 8001a8c:	1851      	adds	r1, r2, r1
 8001a8e:	f8c7 1248 	str.w	r1, [r7, #584]	@ 0x248
 8001a92:	4629      	mov	r1, r5
 8001a94:	eb43 0101 	adc.w	r1, r3, r1
 8001a98:	f8c7 124c 	str.w	r1, [r7, #588]	@ 0x24c
 8001a9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	e9d7 0192 	ldrd	r0, r1, [r7, #584]	@ 0x248
 8001aa8:	f7ff f8ce 	bl	8000c48 <__aeabi_uldivmod>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001ab4:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001ab6:	f143 0300 	adc.w	r3, r3, #0
 8001aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001abc:	4b32      	ldr	r3, [pc, #200]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ac4:	4413      	add	r3, r2
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001aca:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z -= (100  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001acc:	f009 fb18 	bl	800b100 <rand>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	17da      	asrs	r2, r3, #31
 8001ad4:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 8001ad8:	f8c7 2244 	str.w	r2, [r7, #580]	@ 0x244
 8001adc:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 8001ae6:	f8c7 223c 	str.w	r2, [r7, #572]	@ 0x23c
 8001aea:	e9d7 4590 	ldrd	r4, r5, [r7, #576]	@ 0x240
 8001aee:	462b      	mov	r3, r5
 8001af0:	e9d7 898e 	ldrd	r8, r9, [r7, #568]	@ 0x238
 8001af4:	4642      	mov	r2, r8
 8001af6:	fb02 f203 	mul.w	r2, r2, r3
 8001afa:	464b      	mov	r3, r9
 8001afc:	4621      	mov	r1, r4
 8001afe:	fb01 f303 	mul.w	r3, r1, r3
 8001b02:	4413      	add	r3, r2
 8001b04:	4622      	mov	r2, r4
 8001b06:	4641      	mov	r1, r8
 8001b08:	fba2 1201 	umull	r1, r2, r2, r1
 8001b0c:	f8c7 238c 	str.w	r2, [r7, #908]	@ 0x38c
 8001b10:	460a      	mov	r2, r1
 8001b12:	f8c7 2388 	str.w	r2, [r7, #904]	@ 0x388
 8001b16:	f8d7 238c 	ldr.w	r2, [r7, #908]	@ 0x38c
 8001b1a:	4413      	add	r3, r2
 8001b1c:	f8c7 338c 	str.w	r3, [r7, #908]	@ 0x38c
 8001b20:	e9d7 45e2 	ldrd	r4, r5, [r7, #904]	@ 0x388
 8001b24:	4622      	mov	r2, r4
 8001b26:	462b      	mov	r3, r5
 8001b28:	f04f 0000 	mov.w	r0, #0
 8001b2c:	f04f 0100 	mov.w	r1, #0
 8001b30:	00d9      	lsls	r1, r3, #3
 8001b32:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b36:	00d0      	lsls	r0, r2, #3
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	1a51      	subs	r1, r2, r1
 8001b40:	f8c7 1230 	str.w	r1, [r7, #560]	@ 0x230
 8001b44:	4629      	mov	r1, r5
 8001b46:	eb63 0301 	sbc.w	r3, r3, r1
 8001b4a:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 8001b4e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e9d7 018c 	ldrd	r0, r1, [r7, #560]	@ 0x230
 8001b5a:	f7ff f875 	bl	8000c48 <__aeabi_uldivmod>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001b66:	6739      	str	r1, [r7, #112]	@ 0x70
 8001b68:	f143 0300 	adc.w	r3, r3, #0
 8001b6c:	677b      	str	r3, [r7, #116]	@ 0x74
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	461a      	mov	r2, r3
 8001b74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b03      	ldr	r3, [pc, #12]	@ (8001b88 <Set_Random_Motion_Values+0x860>)
 8001b7c:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
  }

}
 8001b7e:	f000 bc37 	b.w	80023f0 <Set_Random_Motion_Values+0x10c8>
 8001b82:	bf00      	nop
 8001b84:	20000268 	.word	0x20000268
 8001b88:	20000274 	.word	0x20000274
    x_axes.AXIS_X += -(10  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8001b8c:	f009 fab8 	bl	800b100 <rand>
 8001b90:	4603      	mov	r3, r0
 8001b92:	17da      	asrs	r2, r3, #31
 8001b94:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 8001b98:	f8c7 222c 	str.w	r2, [r7, #556]	@ 0x22c
 8001b9c:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	469a      	mov	sl, r3
 8001ba4:	4693      	mov	fp, r2
 8001ba6:	e9d7 018a 	ldrd	r0, r1, [r7, #552]	@ 0x228
 8001baa:	460b      	mov	r3, r1
 8001bac:	fb0a f203 	mul.w	r2, sl, r3
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	fb03 f30b 	mul.w	r3, r3, fp
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4602      	mov	r2, r0
 8001bba:	fba2 450a 	umull	r4, r5, r2, sl
 8001bbe:	442b      	add	r3, r5
 8001bc0:	461d      	mov	r5, r3
 8001bc2:	4622      	mov	r2, r4
 8001bc4:	462b      	mov	r3, r5
 8001bc6:	1891      	adds	r1, r2, r2
 8001bc8:	6339      	str	r1, [r7, #48]	@ 0x30
 8001bca:	415b      	adcs	r3, r3
 8001bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001bd2:	1911      	adds	r1, r2, r4
 8001bd4:	f8c7 1220 	str.w	r1, [r7, #544]	@ 0x220
 8001bd8:	416b      	adcs	r3, r5
 8001bda:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 8001bde:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001be2:	f04f 0300 	mov.w	r3, #0
 8001be6:	e9d7 0188 	ldrd	r0, r1, [r7, #544]	@ 0x220
 8001bea:	f7ff f82d 	bl	8000c48 <__aeabi_uldivmod>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	f06f 0009 	mvn.w	r0, #9
 8001bf6:	f04f 31ff 	mov.w	r1, #4294967295
 8001bfa:	1a80      	subs	r0, r0, r2
 8001bfc:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
 8001c00:	eb61 0303 	sbc.w	r3, r1, r3
 8001c04:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001c08:	4beb      	ldr	r3, [pc, #940]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001c12:	4413      	add	r3, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	4be8      	ldr	r3, [pc, #928]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001c18:	601a      	str	r2, [r3, #0]
    x_axes.AXIS_Y +=  (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8001c1a:	f009 fa71 	bl	800b100 <rand>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	17da      	asrs	r2, r3, #31
 8001c22:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8001c26:	f8c7 221c 	str.w	r2, [r7, #540]	@ 0x21c
 8001c2a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8001c34:	f8c7 2214 	str.w	r2, [r7, #532]	@ 0x214
 8001c38:	e9d7 4586 	ldrd	r4, r5, [r7, #536]	@ 0x218
 8001c3c:	462b      	mov	r3, r5
 8001c3e:	e9d7 8984 	ldrd	r8, r9, [r7, #528]	@ 0x210
 8001c42:	4642      	mov	r2, r8
 8001c44:	fb02 f203 	mul.w	r2, r2, r3
 8001c48:	464b      	mov	r3, r9
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	fb01 f303 	mul.w	r3, r1, r3
 8001c50:	4413      	add	r3, r2
 8001c52:	4622      	mov	r2, r4
 8001c54:	4641      	mov	r1, r8
 8001c56:	fba2 1201 	umull	r1, r2, r2, r1
 8001c5a:	f8c7 2384 	str.w	r2, [r7, #900]	@ 0x384
 8001c5e:	460a      	mov	r2, r1
 8001c60:	f8c7 2380 	str.w	r2, [r7, #896]	@ 0x380
 8001c64:	f8d7 2384 	ldr.w	r2, [r7, #900]	@ 0x384
 8001c68:	4413      	add	r3, r2
 8001c6a:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8001c6e:	e9d7 45e0 	ldrd	r4, r5, [r7, #896]	@ 0x380
 8001c72:	4622      	mov	r2, r4
 8001c74:	462b      	mov	r3, r5
 8001c76:	f04f 0000 	mov.w	r0, #0
 8001c7a:	f04f 0100 	mov.w	r1, #0
 8001c7e:	0099      	lsls	r1, r3, #2
 8001c80:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001c84:	0090      	lsls	r0, r2, #2
 8001c86:	4602      	mov	r2, r0
 8001c88:	460b      	mov	r3, r1
 8001c8a:	4621      	mov	r1, r4
 8001c8c:	1851      	adds	r1, r2, r1
 8001c8e:	f8c7 1208 	str.w	r1, [r7, #520]	@ 0x208
 8001c92:	4629      	mov	r1, r5
 8001c94:	eb43 0101 	adc.w	r1, r3, r1
 8001c98:	f8c7 120c 	str.w	r1, [r7, #524]	@ 0x20c
 8001c9c:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	e9d7 0182 	ldrd	r0, r1, [r7, #520]	@ 0x208
 8001ca8:	f7fe ffce 	bl	8000c48 <__aeabi_uldivmod>
 8001cac:	4602      	mov	r2, r0
 8001cae:	460b      	mov	r3, r1
 8001cb0:	f112 010a 	adds.w	r1, r2, #10
 8001cb4:	f8c7 1120 	str.w	r1, [r7, #288]	@ 0x120
 8001cb8:	f143 0300 	adc.w	r3, r3, #0
 8001cbc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001cc0:	4bbd      	ldr	r3, [pc, #756]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001cca:	4413      	add	r3, r2
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4bba      	ldr	r3, [pc, #744]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001cd0:	605a      	str	r2, [r3, #4]
    x_axes.AXIS_Z += -(10  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001cd2:	f009 fa15 	bl	800b100 <rand>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	17da      	asrs	r2, r3, #31
 8001cda:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
 8001cde:	f8c7 2204 	str.w	r2, [r7, #516]	@ 0x204
 8001ce2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
 8001cec:	f8c7 21fc 	str.w	r2, [r7, #508]	@ 0x1fc
 8001cf0:	e9d7 4580 	ldrd	r4, r5, [r7, #512]	@ 0x200
 8001cf4:	462b      	mov	r3, r5
 8001cf6:	e9d7 897e 	ldrd	r8, r9, [r7, #504]	@ 0x1f8
 8001cfa:	4642      	mov	r2, r8
 8001cfc:	fb02 f203 	mul.w	r2, r2, r3
 8001d00:	464b      	mov	r3, r9
 8001d02:	4621      	mov	r1, r4
 8001d04:	fb01 f303 	mul.w	r3, r1, r3
 8001d08:	4413      	add	r3, r2
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	fba2 1201 	umull	r1, r2, r2, r1
 8001d12:	f8c7 237c 	str.w	r2, [r7, #892]	@ 0x37c
 8001d16:	460a      	mov	r2, r1
 8001d18:	f8c7 2378 	str.w	r2, [r7, #888]	@ 0x378
 8001d1c:	f8d7 237c 	ldr.w	r2, [r7, #892]	@ 0x37c
 8001d20:	4413      	add	r3, r2
 8001d22:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
 8001d26:	e9d7 45de 	ldrd	r4, r5, [r7, #888]	@ 0x378
 8001d2a:	4622      	mov	r2, r4
 8001d2c:	462b      	mov	r3, r5
 8001d2e:	f04f 0000 	mov.w	r0, #0
 8001d32:	f04f 0100 	mov.w	r1, #0
 8001d36:	00d9      	lsls	r1, r3, #3
 8001d38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d3c:	00d0      	lsls	r0, r2, #3
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4621      	mov	r1, r4
 8001d44:	1a51      	subs	r1, r2, r1
 8001d46:	f8c7 11f0 	str.w	r1, [r7, #496]	@ 0x1f0
 8001d4a:	4629      	mov	r1, r5
 8001d4c:	eb63 0301 	sbc.w	r3, r3, r1
 8001d50:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8001d54:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	@ 0x1f0
 8001d60:	f7fe ff72 	bl	8000c48 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	f06f 0009 	mvn.w	r0, #9
 8001d6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d70:	1a80      	subs	r0, r0, r2
 8001d72:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
 8001d76:	eb61 0303 	sbc.w	r3, r1, r3
 8001d7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001d7e:	4b8e      	ldr	r3, [pc, #568]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	461a      	mov	r2, r3
 8001d84:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001d88:	4413      	add	r3, r2
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4b8a      	ldr	r3, [pc, #552]	@ (8001fb8 <Set_Random_Motion_Values+0xc90>)
 8001d8e:	609a      	str	r2, [r3, #8]
    g_axes.AXIS_X += -(100 + ((uint64_t)rand()*2*cnt)/RAND_MAX);
 8001d90:	f009 f9b6 	bl	800b100 <rand>
 8001d94:	4603      	mov	r3, r0
 8001d96:	17da      	asrs	r2, r3, #31
 8001d98:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001d9c:	f8c7 21ec 	str.w	r2, [r7, #492]	@ 0x1ec
 8001da0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001da4:	2200      	movs	r2, #0
 8001da6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001daa:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 8001dae:	e9d7 457a 	ldrd	r4, r5, [r7, #488]	@ 0x1e8
 8001db2:	462b      	mov	r3, r5
 8001db4:	e9d7 8978 	ldrd	r8, r9, [r7, #480]	@ 0x1e0
 8001db8:	4642      	mov	r2, r8
 8001dba:	fb02 f203 	mul.w	r2, r2, r3
 8001dbe:	464b      	mov	r3, r9
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	fb01 f303 	mul.w	r3, r1, r3
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4622      	mov	r2, r4
 8001dca:	4641      	mov	r1, r8
 8001dcc:	fba2 1201 	umull	r1, r2, r2, r1
 8001dd0:	f8c7 2374 	str.w	r2, [r7, #884]	@ 0x374
 8001dd4:	460a      	mov	r2, r1
 8001dd6:	f8c7 2370 	str.w	r2, [r7, #880]	@ 0x370
 8001dda:	f8d7 2374 	ldr.w	r2, [r7, #884]	@ 0x374
 8001dde:	4413      	add	r3, r2
 8001de0:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
 8001de4:	e9d7 12dc 	ldrd	r1, r2, [r7, #880]	@ 0x370
 8001de8:	460b      	mov	r3, r1
 8001dea:	18db      	adds	r3, r3, r3
 8001dec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001dee:	4613      	mov	r3, r2
 8001df0:	eb42 0303 	adc.w	r3, r2, r3
 8001df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001df6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001dfa:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001dfe:	f04f 0300 	mov.w	r3, #0
 8001e02:	f7fe ff21 	bl	8000c48 <__aeabi_uldivmod>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001e0e:	f04f 31ff 	mov.w	r1, #4294967295
 8001e12:	1a80      	subs	r0, r0, r2
 8001e14:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
 8001e18:	eb61 0303 	sbc.w	r3, r1, r3
 8001e1c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001e20:	4b66      	ldr	r3, [pc, #408]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	461a      	mov	r2, r3
 8001e26:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001e2a:	4413      	add	r3, r2
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b63      	ldr	r3, [pc, #396]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001e30:	601a      	str	r2, [r3, #0]
    g_axes.AXIS_Y +=  (100 + ((uint64_t)rand()*4*cnt)/RAND_MAX);
 8001e32:	f009 f965 	bl	800b100 <rand>
 8001e36:	4603      	mov	r3, r0
 8001e38:	17da      	asrs	r2, r3, #31
 8001e3a:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8001e3e:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001e42:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001e46:	2200      	movs	r2, #0
 8001e48:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 8001e4c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
 8001e50:	e9d7 4576 	ldrd	r4, r5, [r7, #472]	@ 0x1d8
 8001e54:	462b      	mov	r3, r5
 8001e56:	e9d7 8974 	ldrd	r8, r9, [r7, #464]	@ 0x1d0
 8001e5a:	4642      	mov	r2, r8
 8001e5c:	fb02 f203 	mul.w	r2, r2, r3
 8001e60:	464b      	mov	r3, r9
 8001e62:	4621      	mov	r1, r4
 8001e64:	fb01 f303 	mul.w	r3, r1, r3
 8001e68:	4413      	add	r3, r2
 8001e6a:	4622      	mov	r2, r4
 8001e6c:	4641      	mov	r1, r8
 8001e6e:	fba2 1201 	umull	r1, r2, r2, r1
 8001e72:	f8c7 236c 	str.w	r2, [r7, #876]	@ 0x36c
 8001e76:	460a      	mov	r2, r1
 8001e78:	f8c7 2368 	str.w	r2, [r7, #872]	@ 0x368
 8001e7c:	f8d7 236c 	ldr.w	r2, [r7, #876]	@ 0x36c
 8001e80:	4413      	add	r3, r2
 8001e82:	f8c7 336c 	str.w	r3, [r7, #876]	@ 0x36c
 8001e86:	f04f 0000 	mov.w	r0, #0
 8001e8a:	f04f 0100 	mov.w	r1, #0
 8001e8e:	e9d7 45da 	ldrd	r4, r5, [r7, #872]	@ 0x368
 8001e92:	462b      	mov	r3, r5
 8001e94:	0099      	lsls	r1, r3, #2
 8001e96:	4623      	mov	r3, r4
 8001e98:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8001e9c:	4623      	mov	r3, r4
 8001e9e:	0098      	lsls	r0, r3, #2
 8001ea0:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	f7fe fece 	bl	8000c48 <__aeabi_uldivmod>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	f112 0164 	adds.w	r1, r2, #100	@ 0x64
 8001eb4:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
 8001eb8:	f143 0300 	adc.w	r3, r3, #0
 8001ebc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8001eca:	4413      	add	r3, r2
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b3b      	ldr	r3, [pc, #236]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001ed0:	605a      	str	r2, [r3, #4]
    g_axes.AXIS_Z += -(100 + ((uint64_t)rand()*6*cnt)/RAND_MAX);
 8001ed2:	f009 f915 	bl	800b100 <rand>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	17da      	asrs	r2, r3, #31
 8001eda:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001ede:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 8001ee2:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001eec:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8001ef0:	e9d7 4572 	ldrd	r4, r5, [r7, #456]	@ 0x1c8
 8001ef4:	462b      	mov	r3, r5
 8001ef6:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8001efa:	4642      	mov	r2, r8
 8001efc:	fb02 f203 	mul.w	r2, r2, r3
 8001f00:	464b      	mov	r3, r9
 8001f02:	4621      	mov	r1, r4
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	4622      	mov	r2, r4
 8001f0c:	4641      	mov	r1, r8
 8001f0e:	fba2 1201 	umull	r1, r2, r2, r1
 8001f12:	f8c7 2364 	str.w	r2, [r7, #868]	@ 0x364
 8001f16:	460a      	mov	r2, r1
 8001f18:	f8c7 2360 	str.w	r2, [r7, #864]	@ 0x360
 8001f1c:	f8d7 2364 	ldr.w	r2, [r7, #868]	@ 0x364
 8001f20:	4413      	add	r3, r2
 8001f22:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
 8001f26:	e9d7 45d8 	ldrd	r4, r5, [r7, #864]	@ 0x360
 8001f2a:	4622      	mov	r2, r4
 8001f2c:	462b      	mov	r3, r5
 8001f2e:	1891      	adds	r1, r2, r2
 8001f30:	6239      	str	r1, [r7, #32]
 8001f32:	415b      	adcs	r3, r3
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f3a:	4621      	mov	r1, r4
 8001f3c:	1851      	adds	r1, r2, r1
 8001f3e:	61b9      	str	r1, [r7, #24]
 8001f40:	4629      	mov	r1, r5
 8001f42:	eb43 0101 	adc.w	r1, r3, r1
 8001f46:	61f9      	str	r1, [r7, #28]
 8001f48:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	18db      	adds	r3, r3, r3
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4613      	mov	r3, r2
 8001f54:	eb42 0303 	adc.w	r3, r2, r3
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	4621      	mov	r1, r4
 8001f62:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	f7fe fe6d 	bl	8000c48 <__aeabi_uldivmod>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	460b      	mov	r3, r1
 8001f72:	f06f 0063 	mvn.w	r0, #99	@ 0x63
 8001f76:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7a:	1a80      	subs	r0, r0, r2
 8001f7c:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100
 8001f80:	eb61 0303 	sbc.w	r3, r1, r3
 8001f84:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001f92:	4413      	add	r3, r2
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <Set_Random_Motion_Values+0xc94>)
 8001f98:	609a      	str	r2, [r3, #8]
    m_axes.AXIS_X += -(3  + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 8001f9a:	f009 f8b1 	bl	800b100 <rand>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	17da      	asrs	r2, r3, #31
 8001fa2:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8001fa6:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001faa:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 8001fb4:	e004      	b.n	8001fc0 <Set_Random_Motion_Values+0xc98>
 8001fb6:	bf00      	nop
 8001fb8:	20000250 	.word	0x20000250
 8001fbc:	2000025c 	.word	0x2000025c
 8001fc0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 8001fc4:	e9d7 456e 	ldrd	r4, r5, [r7, #440]	@ 0x1b8
 8001fc8:	462b      	mov	r3, r5
 8001fca:	e9d7 896c 	ldrd	r8, r9, [r7, #432]	@ 0x1b0
 8001fce:	4642      	mov	r2, r8
 8001fd0:	fb02 f203 	mul.w	r2, r2, r3
 8001fd4:	464b      	mov	r3, r9
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	fb01 f303 	mul.w	r3, r1, r3
 8001fdc:	4413      	add	r3, r2
 8001fde:	4622      	mov	r2, r4
 8001fe0:	4641      	mov	r1, r8
 8001fe2:	fba2 1201 	umull	r1, r2, r2, r1
 8001fe6:	f8c7 235c 	str.w	r2, [r7, #860]	@ 0x35c
 8001fea:	460a      	mov	r2, r1
 8001fec:	f8c7 2358 	str.w	r2, [r7, #856]	@ 0x358
 8001ff0:	f8d7 235c 	ldr.w	r2, [r7, #860]	@ 0x35c
 8001ff4:	4413      	add	r3, r2
 8001ff6:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
 8001ffa:	e9d7 45d6 	ldrd	r4, r5, [r7, #856]	@ 0x358
 8001ffe:	4622      	mov	r2, r4
 8002000:	462b      	mov	r3, r5
 8002002:	f04f 0000 	mov.w	r0, #0
 8002006:	f04f 0100 	mov.w	r1, #0
 800200a:	00d9      	lsls	r1, r3, #3
 800200c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002010:	00d0      	lsls	r0, r2, #3
 8002012:	4602      	mov	r2, r0
 8002014:	460b      	mov	r3, r1
 8002016:	4621      	mov	r1, r4
 8002018:	1a51      	subs	r1, r2, r1
 800201a:	f8c7 11a8 	str.w	r1, [r7, #424]	@ 0x1a8
 800201e:	4629      	mov	r1, r5
 8002020:	eb63 0301 	sbc.w	r3, r3, r1
 8002024:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
 8002028:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 800202c:	f04f 0300 	mov.w	r3, #0
 8002030:	e9d7 016a 	ldrd	r0, r1, [r7, #424]	@ 0x1a8
 8002034:	f7fe fe08 	bl	8000c48 <__aeabi_uldivmod>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	f06f 0002 	mvn.w	r0, #2
 8002040:	f04f 31ff 	mov.w	r1, #4294967295
 8002044:	1a80      	subs	r0, r0, r2
 8002046:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8
 800204a:	eb61 0303 	sbc.w	r3, r1, r3
 800204e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002052:	4bea      	ldr	r3, [pc, #936]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	461a      	mov	r2, r3
 8002058:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800205c:	4413      	add	r3, r2
 800205e:	461a      	mov	r2, r3
 8002060:	4be6      	ldr	r3, [pc, #920]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002062:	601a      	str	r2, [r3, #0]
    m_axes.AXIS_Y +=  (3  + ((uint64_t)rand()*9*cnt)/RAND_MAX);
 8002064:	f009 f84c 	bl	800b100 <rand>
 8002068:	4603      	mov	r3, r0
 800206a:	17da      	asrs	r2, r3, #31
 800206c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002070:	f8c7 21a4 	str.w	r2, [r7, #420]	@ 0x1a4
 8002074:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 8002078:	2200      	movs	r2, #0
 800207a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 800207e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002082:	e9d7 4568 	ldrd	r4, r5, [r7, #416]	@ 0x1a0
 8002086:	462b      	mov	r3, r5
 8002088:	e9d7 8966 	ldrd	r8, r9, [r7, #408]	@ 0x198
 800208c:	4642      	mov	r2, r8
 800208e:	fb02 f203 	mul.w	r2, r2, r3
 8002092:	464b      	mov	r3, r9
 8002094:	4621      	mov	r1, r4
 8002096:	fb01 f303 	mul.w	r3, r1, r3
 800209a:	4413      	add	r3, r2
 800209c:	4622      	mov	r2, r4
 800209e:	4641      	mov	r1, r8
 80020a0:	fba2 1201 	umull	r1, r2, r2, r1
 80020a4:	f8c7 2354 	str.w	r2, [r7, #852]	@ 0x354
 80020a8:	460a      	mov	r2, r1
 80020aa:	f8c7 2350 	str.w	r2, [r7, #848]	@ 0x350
 80020ae:	f8d7 2354 	ldr.w	r2, [r7, #852]	@ 0x354
 80020b2:	4413      	add	r3, r2
 80020b4:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
 80020b8:	e9d7 45d4 	ldrd	r4, r5, [r7, #848]	@ 0x350
 80020bc:	4622      	mov	r2, r4
 80020be:	462b      	mov	r3, r5
 80020c0:	f04f 0000 	mov.w	r0, #0
 80020c4:	f04f 0100 	mov.w	r1, #0
 80020c8:	00d9      	lsls	r1, r3, #3
 80020ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80020ce:	00d0      	lsls	r0, r2, #3
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4621      	mov	r1, r4
 80020d6:	1851      	adds	r1, r2, r1
 80020d8:	f8c7 1190 	str.w	r1, [r7, #400]	@ 0x190
 80020dc:	4629      	mov	r1, r5
 80020de:	eb43 0101 	adc.w	r1, r3, r1
 80020e2:	f8c7 1194 	str.w	r1, [r7, #404]	@ 0x194
 80020e6:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80020ea:	f04f 0300 	mov.w	r3, #0
 80020ee:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	@ 0x190
 80020f2:	f7fe fda9 	bl	8000c48 <__aeabi_uldivmod>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	1cd1      	adds	r1, r2, #3
 80020fc:	f8c7 10f0 	str.w	r1, [r7, #240]	@ 0xf0
 8002100:	f143 0300 	adc.w	r3, r3, #0
 8002104:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002108:	4bbc      	ldr	r3, [pc, #752]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	461a      	mov	r2, r3
 800210e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002112:	4413      	add	r3, r2
 8002114:	461a      	mov	r2, r3
 8002116:	4bb9      	ldr	r3, [pc, #740]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 8002118:	605a      	str	r2, [r3, #4]
    m_axes.AXIS_Z += -(3  + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 800211a:	f008 fff1 	bl	800b100 <rand>
 800211e:	4603      	mov	r3, r0
 8002120:	17da      	asrs	r2, r3, #31
 8002122:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002126:	f8c7 218c 	str.w	r2, [r7, #396]	@ 0x18c
 800212a:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002134:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8002138:	e9d7 4562 	ldrd	r4, r5, [r7, #392]	@ 0x188
 800213c:	462b      	mov	r3, r5
 800213e:	e9d7 8960 	ldrd	r8, r9, [r7, #384]	@ 0x180
 8002142:	4642      	mov	r2, r8
 8002144:	fb02 f203 	mul.w	r2, r2, r3
 8002148:	464b      	mov	r3, r9
 800214a:	4621      	mov	r1, r4
 800214c:	fb01 f303 	mul.w	r3, r1, r3
 8002150:	4413      	add	r3, r2
 8002152:	4622      	mov	r2, r4
 8002154:	4641      	mov	r1, r8
 8002156:	fba2 1201 	umull	r1, r2, r2, r1
 800215a:	f8c7 234c 	str.w	r2, [r7, #844]	@ 0x34c
 800215e:	460a      	mov	r2, r1
 8002160:	f8c7 2348 	str.w	r2, [r7, #840]	@ 0x348
 8002164:	f8d7 234c 	ldr.w	r2, [r7, #844]	@ 0x34c
 8002168:	4413      	add	r3, r2
 800216a:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
 800216e:	e9d7 45d2 	ldrd	r4, r5, [r7, #840]	@ 0x348
 8002172:	4622      	mov	r2, r4
 8002174:	462b      	mov	r3, r5
 8002176:	1891      	adds	r1, r2, r2
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	415b      	adcs	r3, r3
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002182:	4621      	mov	r1, r4
 8002184:	1851      	adds	r1, r2, r1
 8002186:	f8c7 1178 	str.w	r1, [r7, #376]	@ 0x178
 800218a:	4629      	mov	r1, r5
 800218c:	eb43 0101 	adc.w	r1, r3, r1
 8002190:	f8c7 117c 	str.w	r1, [r7, #380]	@ 0x17c
 8002194:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002198:	f04f 0300 	mov.w	r3, #0
 800219c:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 80021a0:	f7fe fd52 	bl	8000c48 <__aeabi_uldivmod>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	f06f 0002 	mvn.w	r0, #2
 80021ac:	f04f 31ff 	mov.w	r1, #4294967295
 80021b0:	1a80      	subs	r0, r0, r2
 80021b2:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
 80021b6:	eb61 0303 	sbc.w	r3, r1, r3
 80021ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80021be:	4b8f      	ldr	r3, [pc, #572]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	461a      	mov	r2, r3
 80021c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80021c8:	4413      	add	r3, r2
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b8b      	ldr	r3, [pc, #556]	@ (80023fc <Set_Random_Motion_Values+0x10d4>)
 80021ce:	609a      	str	r2, [r3, #8]
    q_axes.AXIS_X += (200 + ((uint64_t)rand()*7*cnt)/RAND_MAX);
 80021d0:	f008 ff96 	bl	800b100 <rand>
 80021d4:	4603      	mov	r3, r0
 80021d6:	17da      	asrs	r2, r3, #31
 80021d8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 80021dc:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
 80021e0:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 80021e4:	2200      	movs	r2, #0
 80021e6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 80021ea:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 80021ee:	e9d7 455c 	ldrd	r4, r5, [r7, #368]	@ 0x170
 80021f2:	462b      	mov	r3, r5
 80021f4:	e9d7 895a 	ldrd	r8, r9, [r7, #360]	@ 0x168
 80021f8:	4642      	mov	r2, r8
 80021fa:	fb02 f203 	mul.w	r2, r2, r3
 80021fe:	464b      	mov	r3, r9
 8002200:	4621      	mov	r1, r4
 8002202:	fb01 f303 	mul.w	r3, r1, r3
 8002206:	4413      	add	r3, r2
 8002208:	4622      	mov	r2, r4
 800220a:	4641      	mov	r1, r8
 800220c:	fba2 1201 	umull	r1, r2, r2, r1
 8002210:	f8c7 2344 	str.w	r2, [r7, #836]	@ 0x344
 8002214:	460a      	mov	r2, r1
 8002216:	f8c7 2340 	str.w	r2, [r7, #832]	@ 0x340
 800221a:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 800221e:	4413      	add	r3, r2
 8002220:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
 8002224:	e9d7 45d0 	ldrd	r4, r5, [r7, #832]	@ 0x340
 8002228:	4622      	mov	r2, r4
 800222a:	462b      	mov	r3, r5
 800222c:	f04f 0000 	mov.w	r0, #0
 8002230:	f04f 0100 	mov.w	r1, #0
 8002234:	00d9      	lsls	r1, r3, #3
 8002236:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800223a:	00d0      	lsls	r0, r2, #3
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4621      	mov	r1, r4
 8002242:	1a51      	subs	r1, r2, r1
 8002244:	f8c7 1160 	str.w	r1, [r7, #352]	@ 0x160
 8002248:	4629      	mov	r1, r5
 800224a:	eb63 0301 	sbc.w	r3, r3, r1
 800224e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8002252:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002256:	f04f 0300 	mov.w	r3, #0
 800225a:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 800225e:	f7fe fcf3 	bl	8000c48 <__aeabi_uldivmod>
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	f112 01c8 	adds.w	r1, r2, #200	@ 0xc8
 800226a:	f8c7 10e0 	str.w	r1, [r7, #224]	@ 0xe0
 800226e:	f143 0300 	adc.w	r3, r3, #0
 8002272:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002276:	4b62      	ldr	r3, [pc, #392]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	461a      	mov	r2, r3
 800227c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002280:	4413      	add	r3, r2
 8002282:	461a      	mov	r2, r3
 8002284:	4b5e      	ldr	r3, [pc, #376]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002286:	601a      	str	r2, [r3, #0]
    q_axes.AXIS_Y -= (150 + ((uint64_t)rand()*3*cnt)/RAND_MAX);
 8002288:	f008 ff3a 	bl	800b100 <rand>
 800228c:	4603      	mov	r3, r0
 800228e:	17da      	asrs	r2, r3, #31
 8002290:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002294:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8002298:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800229c:	2200      	movs	r2, #0
 800229e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80022a2:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 80022a6:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	@ 0x158
 80022aa:	462b      	mov	r3, r5
 80022ac:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 80022b0:	4642      	mov	r2, r8
 80022b2:	fb02 f203 	mul.w	r2, r2, r3
 80022b6:	464b      	mov	r3, r9
 80022b8:	4621      	mov	r1, r4
 80022ba:	fb01 f303 	mul.w	r3, r1, r3
 80022be:	4413      	add	r3, r2
 80022c0:	4622      	mov	r2, r4
 80022c2:	4641      	mov	r1, r8
 80022c4:	fba2 1201 	umull	r1, r2, r2, r1
 80022c8:	f8c7 233c 	str.w	r2, [r7, #828]	@ 0x33c
 80022cc:	460a      	mov	r2, r1
 80022ce:	f8c7 2338 	str.w	r2, [r7, #824]	@ 0x338
 80022d2:	f8d7 233c 	ldr.w	r2, [r7, #828]	@ 0x33c
 80022d6:	4413      	add	r3, r2
 80022d8:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
 80022dc:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	@ 0x338
 80022e0:	4622      	mov	r2, r4
 80022e2:	462b      	mov	r3, r5
 80022e4:	1891      	adds	r1, r2, r2
 80022e6:	6039      	str	r1, [r7, #0]
 80022e8:	415b      	adcs	r3, r3
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80022f0:	4621      	mov	r1, r4
 80022f2:	1851      	adds	r1, r2, r1
 80022f4:	f8c7 1148 	str.w	r1, [r7, #328]	@ 0x148
 80022f8:	4629      	mov	r1, r5
 80022fa:	eb43 0101 	adc.w	r1, r3, r1
 80022fe:	f8c7 114c 	str.w	r1, [r7, #332]	@ 0x14c
 8002302:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 800230e:	f7fe fc9b 	bl	8000c48 <__aeabi_uldivmod>
 8002312:	4602      	mov	r2, r0
 8002314:	460b      	mov	r3, r1
 8002316:	f112 0196 	adds.w	r1, r2, #150	@ 0x96
 800231a:	f8c7 10d8 	str.w	r1, [r7, #216]	@ 0xd8
 800231e:	f143 0300 	adc.w	r3, r3, #0
 8002322:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8002326:	4b36      	ldr	r3, [pc, #216]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	461a      	mov	r2, r3
 800232c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	461a      	mov	r2, r3
 8002334:	4b32      	ldr	r3, [pc, #200]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 8002336:	605a      	str	r2, [r3, #4]
    q_axes.AXIS_Z += (10  + ((uint64_t)rand()*5*cnt)/RAND_MAX);
 8002338:	f008 fee2 	bl	800b100 <rand>
 800233c:	4603      	mov	r3, r0
 800233e:	17da      	asrs	r2, r3, #31
 8002340:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8002344:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
 8002348:	f8d7 33e4 	ldr.w	r3, [r7, #996]	@ 0x3e4
 800234c:	2200      	movs	r2, #0
 800234e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002352:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8002356:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 800235a:	462b      	mov	r3, r5
 800235c:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8002360:	4642      	mov	r2, r8
 8002362:	fb02 f203 	mul.w	r2, r2, r3
 8002366:	464b      	mov	r3, r9
 8002368:	4621      	mov	r1, r4
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	4413      	add	r3, r2
 8002370:	4622      	mov	r2, r4
 8002372:	4641      	mov	r1, r8
 8002374:	fba2 1201 	umull	r1, r2, r2, r1
 8002378:	f8c7 2334 	str.w	r2, [r7, #820]	@ 0x334
 800237c:	460a      	mov	r2, r1
 800237e:	f8c7 2330 	str.w	r2, [r7, #816]	@ 0x330
 8002382:	f8d7 2334 	ldr.w	r2, [r7, #820]	@ 0x334
 8002386:	4413      	add	r3, r2
 8002388:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
 800238c:	e9d7 45cc 	ldrd	r4, r5, [r7, #816]	@ 0x330
 8002390:	4622      	mov	r2, r4
 8002392:	462b      	mov	r3, r5
 8002394:	f04f 0000 	mov.w	r0, #0
 8002398:	f04f 0100 	mov.w	r1, #0
 800239c:	0099      	lsls	r1, r3, #2
 800239e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 80023a2:	0090      	lsls	r0, r2, #2
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4621      	mov	r1, r4
 80023aa:	1851      	adds	r1, r2, r1
 80023ac:	f8c7 1130 	str.w	r1, [r7, #304]	@ 0x130
 80023b0:	4629      	mov	r1, r5
 80023b2:	eb43 0101 	adc.w	r1, r3, r1
 80023b6:	f8c7 1134 	str.w	r1, [r7, #308]	@ 0x134
 80023ba:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80023be:	f04f 0300 	mov.w	r3, #0
 80023c2:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 80023c6:	f7fe fc3f 	bl	8000c48 <__aeabi_uldivmod>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	f112 010a 	adds.w	r1, r2, #10
 80023d2:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80023d6:	f143 0300 	adc.w	r3, r3, #0
 80023da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80023de:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80023e8:	4413      	add	r3, r2
 80023ea:	461a      	mov	r2, r3
 80023ec:	4b04      	ldr	r3, [pc, #16]	@ (8002400 <Set_Random_Motion_Values+0x10d8>)
 80023ee:	609a      	str	r2, [r3, #8]
}
 80023f0:	bf00      	nop
 80023f2:	f507 777a 	add.w	r7, r7, #1000	@ 0x3e8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023fc:	20000268 	.word	0x20000268
 8002400:	20000274 	.word	0x20000274

08002404 <Reset_Motion_Values>:
 * @brief  Reset values for all motion sensor data
 * @param  None
 * @retval None
 */
static void Reset_Motion_Values(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  x_axes.AXIS_X = (x_axes.AXIS_X)%2000 == 0 ? -x_axes.AXIS_X : 10;
 8002408:	4b6e      	ldr	r3, [pc, #440]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	4b6e      	ldr	r3, [pc, #440]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800240e:	fb83 1302 	smull	r1, r3, r3, r2
 8002412:	11d9      	asrs	r1, r3, #7
 8002414:	17d3      	asrs	r3, r2, #31
 8002416:	1acb      	subs	r3, r1, r3
 8002418:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800241c:	fb01 f303 	mul.w	r3, r1, r3
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <Reset_Motion_Values+0x2a>
 8002426:	4b67      	ldr	r3, [pc, #412]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	425b      	negs	r3, r3
 800242c:	e000      	b.n	8002430 <Reset_Motion_Values+0x2c>
 800242e:	230a      	movs	r3, #10
 8002430:	4a64      	ldr	r2, [pc, #400]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002432:	6013      	str	r3, [r2, #0]
  x_axes.AXIS_Y = (x_axes.AXIS_Y)%2000 == 0 ? -x_axes.AXIS_Y : -10;
 8002434:	4b63      	ldr	r3, [pc, #396]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	4b63      	ldr	r3, [pc, #396]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800243a:	fb83 1302 	smull	r1, r3, r3, r2
 800243e:	11d9      	asrs	r1, r3, #7
 8002440:	17d3      	asrs	r3, r2, #31
 8002442:	1acb      	subs	r3, r1, r3
 8002444:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b00      	cmp	r3, #0
 8002450:	d103      	bne.n	800245a <Reset_Motion_Values+0x56>
 8002452:	4b5c      	ldr	r3, [pc, #368]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	425b      	negs	r3, r3
 8002458:	e001      	b.n	800245e <Reset_Motion_Values+0x5a>
 800245a:	f06f 0309 	mvn.w	r3, #9
 800245e:	4a59      	ldr	r2, [pc, #356]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002460:	6053      	str	r3, [r2, #4]
  x_axes.AXIS_Z = (x_axes.AXIS_Z)%2000 == 0 ? -x_axes.AXIS_Z : 10;
 8002462:	4b58      	ldr	r3, [pc, #352]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002464:	689a      	ldr	r2, [r3, #8]
 8002466:	4b58      	ldr	r3, [pc, #352]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002468:	fb83 1302 	smull	r1, r3, r3, r2
 800246c:	11d9      	asrs	r1, r3, #7
 800246e:	17d3      	asrs	r3, r2, #31
 8002470:	1acb      	subs	r3, r1, r3
 8002472:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d103      	bne.n	8002488 <Reset_Motion_Values+0x84>
 8002480:	4b50      	ldr	r3, [pc, #320]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	425b      	negs	r3, r3
 8002486:	e000      	b.n	800248a <Reset_Motion_Values+0x86>
 8002488:	230a      	movs	r3, #10
 800248a:	4a4e      	ldr	r2, [pc, #312]	@ (80025c4 <Reset_Motion_Values+0x1c0>)
 800248c:	6093      	str	r3, [r2, #8]
  g_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -g_axes.AXIS_X : 100;
 800248e:	4b4f      	ldr	r3, [pc, #316]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	4b4d      	ldr	r3, [pc, #308]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002494:	fb83 1302 	smull	r1, r3, r3, r2
 8002498:	11d9      	asrs	r1, r3, #7
 800249a:	17d3      	asrs	r3, r2, #31
 800249c:	1acb      	subs	r3, r1, r3
 800249e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024a2:	fb01 f303 	mul.w	r3, r1, r3
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d103      	bne.n	80024b4 <Reset_Motion_Values+0xb0>
 80024ac:	4b47      	ldr	r3, [pc, #284]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	425b      	negs	r3, r3
 80024b2:	e000      	b.n	80024b6 <Reset_Motion_Values+0xb2>
 80024b4:	2364      	movs	r3, #100	@ 0x64
 80024b6:	4a45      	ldr	r2, [pc, #276]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024b8:	6013      	str	r3, [r2, #0]
  g_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -g_axes.AXIS_Y : -100;
 80024ba:	4b44      	ldr	r3, [pc, #272]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	4b42      	ldr	r3, [pc, #264]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 80024c0:	fb83 1302 	smull	r1, r3, r3, r2
 80024c4:	11d9      	asrs	r1, r3, #7
 80024c6:	17d3      	asrs	r3, r2, #31
 80024c8:	1acb      	subs	r3, r1, r3
 80024ca:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024ce:	fb01 f303 	mul.w	r3, r1, r3
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d103      	bne.n	80024e0 <Reset_Motion_Values+0xdc>
 80024d8:	4b3c      	ldr	r3, [pc, #240]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	425b      	negs	r3, r3
 80024de:	e001      	b.n	80024e4 <Reset_Motion_Values+0xe0>
 80024e0:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80024e4:	4a39      	ldr	r2, [pc, #228]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024e6:	6053      	str	r3, [r2, #4]
  g_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -g_axes.AXIS_Z : 100;
 80024e8:	4b38      	ldr	r3, [pc, #224]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	4b36      	ldr	r3, [pc, #216]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 80024ee:	fb83 1302 	smull	r1, r3, r3, r2
 80024f2:	11d9      	asrs	r1, r3, #7
 80024f4:	17d3      	asrs	r3, r2, #31
 80024f6:	1acb      	subs	r3, r1, r3
 80024f8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80024fc:	fb01 f303 	mul.w	r3, r1, r3
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d103      	bne.n	800250e <Reset_Motion_Values+0x10a>
 8002506:	4b31      	ldr	r3, [pc, #196]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	425b      	negs	r3, r3
 800250c:	e000      	b.n	8002510 <Reset_Motion_Values+0x10c>
 800250e:	2364      	movs	r3, #100	@ 0x64
 8002510:	4a2e      	ldr	r2, [pc, #184]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002512:	6093      	str	r3, [r2, #8]
  m_axes.AXIS_X = (g_axes.AXIS_X)%2000 == 0 ? -m_axes.AXIS_X : 3;
 8002514:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4b2b      	ldr	r3, [pc, #172]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 800251a:	fb83 1302 	smull	r1, r3, r3, r2
 800251e:	11d9      	asrs	r1, r3, #7
 8002520:	17d3      	asrs	r3, r2, #31
 8002522:	1acb      	subs	r3, r1, r3
 8002524:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002528:	fb01 f303 	mul.w	r3, r1, r3
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b00      	cmp	r3, #0
 8002530:	d103      	bne.n	800253a <Reset_Motion_Values+0x136>
 8002532:	4b27      	ldr	r3, [pc, #156]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	425b      	negs	r3, r3
 8002538:	e000      	b.n	800253c <Reset_Motion_Values+0x138>
 800253a:	2303      	movs	r3, #3
 800253c:	4a24      	ldr	r2, [pc, #144]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800253e:	6013      	str	r3, [r2, #0]
  m_axes.AXIS_Y = (g_axes.AXIS_Y)%2000 == 0 ? -m_axes.AXIS_Y : -3;
 8002540:	4b22      	ldr	r3, [pc, #136]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4b20      	ldr	r3, [pc, #128]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002546:	fb83 1302 	smull	r1, r3, r3, r2
 800254a:	11d9      	asrs	r1, r3, #7
 800254c:	17d3      	asrs	r3, r2, #31
 800254e:	1acb      	subs	r3, r1, r3
 8002550:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002554:	fb01 f303 	mul.w	r3, r1, r3
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d103      	bne.n	8002566 <Reset_Motion_Values+0x162>
 800255e:	4b1c      	ldr	r3, [pc, #112]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	425b      	negs	r3, r3
 8002564:	e001      	b.n	800256a <Reset_Motion_Values+0x166>
 8002566:	f06f 0302 	mvn.w	r3, #2
 800256a:	4a19      	ldr	r2, [pc, #100]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800256c:	6053      	str	r3, [r2, #4]
  m_axes.AXIS_Z = (g_axes.AXIS_Z)%2000 == 0 ? -m_axes.AXIS_Z : 3;
 800256e:	4b17      	ldr	r3, [pc, #92]	@ (80025cc <Reset_Motion_Values+0x1c8>)
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b15      	ldr	r3, [pc, #84]	@ (80025c8 <Reset_Motion_Values+0x1c4>)
 8002574:	fb83 1302 	smull	r1, r3, r3, r2
 8002578:	11d9      	asrs	r1, r3, #7
 800257a:	17d3      	asrs	r3, r2, #31
 800257c:	1acb      	subs	r3, r1, r3
 800257e:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	2b00      	cmp	r3, #0
 800258a:	d103      	bne.n	8002594 <Reset_Motion_Values+0x190>
 800258c:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	425b      	negs	r3, r3
 8002592:	e000      	b.n	8002596 <Reset_Motion_Values+0x192>
 8002594:	2303      	movs	r3, #3
 8002596:	4a0e      	ldr	r2, [pc, #56]	@ (80025d0 <Reset_Motion_Values+0x1cc>)
 8002598:	6093      	str	r3, [r2, #8]
  q_axes.AXIS_X = -q_axes.AXIS_X;
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	425b      	negs	r3, r3
 80025a0:	4a0c      	ldr	r2, [pc, #48]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025a2:	6013      	str	r3, [r2, #0]
  q_axes.AXIS_Y = -q_axes.AXIS_Y;
 80025a4:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	425b      	negs	r3, r3
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025ac:	6053      	str	r3, [r2, #4]
  q_axes.AXIS_Z = -q_axes.AXIS_Z;
 80025ae:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	425b      	negs	r3, r3
 80025b4:	4a07      	ldr	r2, [pc, #28]	@ (80025d4 <Reset_Motion_Values+0x1d0>)
 80025b6:	6093      	str	r3, [r2, #8]
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000250 	.word	0x20000250
 80025c8:	10624dd3 	.word	0x10624dd3
 80025cc:	2000025c 	.word	0x2000025c
 80025d0:	20000268 	.word	0x20000268
 80025d4:	20000274 	.word	0x20000274

080025d8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 80025e2:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <BSP_PB_Callback+0x1c>)
 80025e4:	2201      	movs	r2, #1
 80025e6:	701a      	strb	r2, [r3, #0]
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr
 80025f4:	20000212 	.word	0x20000212

080025f8 <Add_Sentry_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_Sentry_Service(void)
{
 80025f8:	b590      	push	{r4, r7, lr}
 80025fa:	b095      	sub	sp, #84	@ 0x54
 80025fc:	af06      	add	r7, sp, #24
  uint8_t uuid[16];
  Service_UUID_t service_uuid;
  Char_UUID_t char_uuid;

  // 1.  Service
  COPY_SENTRY_SERVICE_UUID(uuid);
 80025fe:	2300      	movs	r3, #0
 8002600:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002604:	2300      	movs	r3, #0
 8002606:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800260a:	2300      	movs	r3, #0
 800260c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002610:	2300      	movs	r3, #0
 8002612:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002616:	2300      	movs	r3, #0
 8002618:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800261c:	2301      	movs	r3, #1
 800261e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002622:	2311      	movs	r3, #17
 8002624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002628:	23e1      	movs	r3, #225	@ 0xe1
 800262a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800262e:	239a      	movs	r3, #154	@ 0x9a
 8002630:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8002634:	23b4      	movs	r3, #180	@ 0xb4
 8002636:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800263a:	2300      	movs	r3, #0
 800263c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002640:	2302      	movs	r3, #2
 8002642:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002646:	23a5      	movs	r3, #165	@ 0xa5
 8002648:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800264c:	23d5      	movs	r3, #213	@ 0xd5
 800264e:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8002652:	23c5      	movs	r3, #197	@ 0xc5
 8002654:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8002658:	231b      	movs	r3, #27
 800265a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800265e:	f107 0414 	add.w	r4, r7, #20
 8002662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002666:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002668:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE, 7, &SentryServiceHandle);
 800266c:	f107 0114 	add.w	r1, r7, #20
 8002670:	4b5d      	ldr	r3, [pc, #372]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	2307      	movs	r3, #7
 8002676:	2201      	movs	r2, #1
 8002678:	2002      	movs	r0, #2
 800267a:	f007 fde6 	bl	800a24a <aci_gatt_add_serv>
 800267e:	4603      	mov	r3, r0
 8002680:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8002684:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <Add_Sentry_Service+0x98>
 800268c:	2347      	movs	r3, #71	@ 0x47
 800268e:	e0a7      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  // 2.  Control Characteristic ()
  // : Read + Write
  COPY_SENTRY_CTRL_UUID(uuid);
 8002690:	2300      	movs	r3, #0
 8002692:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002696:	2300      	movs	r3, #0
 8002698:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800269c:	2300      	movs	r3, #0
 800269e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80026a2:	2300      	movs	r3, #0
 80026a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80026a8:	2300      	movs	r3, #0
 80026aa:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 80026ae:	2302      	movs	r3, #2
 80026b0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80026b4:	2311      	movs	r3, #17
 80026b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80026ba:	23e1      	movs	r3, #225	@ 0xe1
 80026bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026c0:	239a      	movs	r3, #154	@ 0x9a
 80026c2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80026c6:	23b4      	movs	r3, #180	@ 0xb4
 80026c8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80026cc:	2300      	movs	r3, #0
 80026ce:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80026d2:	2302      	movs	r3, #2
 80026d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80026d8:	23a5      	movs	r3, #165	@ 0xa5
 80026da:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80026de:	23d5      	movs	r3, #213	@ 0xd5
 80026e0:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80026e4:	23c5      	movs	r3, #197	@ 0xc5
 80026e6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 80026ea:	231b      	movs	r3, #27
 80026ec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80026f0:	1d3c      	adds	r4, r7, #4
 80026f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80026f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_char(SentryServiceHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80026fc:	4b3a      	ldr	r3, [pc, #232]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 80026fe:	8818      	ldrh	r0, [r3, #0]
 8002700:	1d3a      	adds	r2, r7, #4
 8002702:	4b3a      	ldr	r3, [pc, #232]	@ (80027ec <Add_Sentry_Service+0x1f4>)
 8002704:	9305      	str	r3, [sp, #20]
 8002706:	2300      	movs	r3, #0
 8002708:	9304      	str	r3, [sp, #16]
 800270a:	2310      	movs	r3, #16
 800270c:	9303      	str	r3, [sp, #12]
 800270e:	2301      	movs	r3, #1
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	2300      	movs	r3, #0
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	230e      	movs	r3, #14
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	2301      	movs	r3, #1
 800271c:	2102      	movs	r1, #2
 800271e:	f007 fe1d 	bl	800a35c <aci_gatt_add_char>
 8002722:	4603      	mov	r3, r0
 8002724:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                          1, //  1 byte (0x00 or 0x01)
                          CHAR_PROP_READ | CHAR_PROP_WRITE | CHAR_PROP_WRITE_WITHOUT_RESP,
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE, // 
                          16, 0, &SentryControlCharHandle);
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 8002728:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <Add_Sentry_Service+0x13c>
 8002730:	2347      	movs	r3, #71	@ 0x47
 8002732:	e055      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  // 3.  Status Characteristic ()
  // : Read + Notify
  COPY_SENTRY_STATUS_UUID(uuid);
 8002734:	2300      	movs	r3, #0
 8002736:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800273a:	2300      	movs	r3, #0
 800273c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002740:	2300      	movs	r3, #0
 8002742:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002746:	2300      	movs	r3, #0
 8002748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800274c:	2300      	movs	r3, #0
 800274e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8002752:	2303      	movs	r3, #3
 8002754:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002758:	2311      	movs	r3, #17
 800275a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800275e:	23e1      	movs	r3, #225	@ 0xe1
 8002760:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002764:	239a      	movs	r3, #154	@ 0x9a
 8002766:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800276a:	23b4      	movs	r3, #180	@ 0xb4
 800276c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8002770:	2300      	movs	r3, #0
 8002772:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8002776:	2302      	movs	r3, #2
 8002778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800277c:	23a5      	movs	r3, #165	@ 0xa5
 800277e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8002782:	23d5      	movs	r3, #213	@ 0xd5
 8002784:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8002788:	23c5      	movs	r3, #197	@ 0xc5
 800278a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800278e:	231b      	movs	r3, #27
 8002790:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002794:	1d3c      	adds	r4, r7, #4
 8002796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800279a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800279c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_char(SentryServiceHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80027a0:	4b11      	ldr	r3, [pc, #68]	@ (80027e8 <Add_Sentry_Service+0x1f0>)
 80027a2:	8818      	ldrh	r0, [r3, #0]
 80027a4:	1d3a      	adds	r2, r7, #4
 80027a6:	4b12      	ldr	r3, [pc, #72]	@ (80027f0 <Add_Sentry_Service+0x1f8>)
 80027a8:	9305      	str	r3, [sp, #20]
 80027aa:	2300      	movs	r3, #0
 80027ac:	9304      	str	r3, [sp, #16]
 80027ae:	2310      	movs	r3, #16
 80027b0:	9303      	str	r3, [sp, #12]
 80027b2:	2304      	movs	r3, #4
 80027b4:	9302      	str	r3, [sp, #8]
 80027b6:	2300      	movs	r3, #0
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	2312      	movs	r3, #18
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2301      	movs	r3, #1
 80027c0:	2102      	movs	r1, #2
 80027c2:	f007 fdcb 	bl	800a35c <aci_gatt_add_char>
 80027c6:	4603      	mov	r3, r0
 80027c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                          1, //  1 byte
                          CHAR_PROP_READ | CHAR_PROP_NOTIFY,
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                          16, 0, &SentryStatusCharHandle);
  if (ret != BLE_STATUS_SUCCESS) return BLE_STATUS_ERROR;
 80027cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <Add_Sentry_Service+0x1e0>
 80027d4:	2347      	movs	r3, #71	@ 0x47
 80027d6:	e003      	b.n	80027e0 <Add_Sentry_Service+0x1e8>

  printf("Sentry Service Added Successfully.\r\n");
 80027d8:	4806      	ldr	r0, [pc, #24]	@ (80027f4 <Add_Sentry_Service+0x1fc>)
 80027da:	f009 fa4f 	bl	800bc7c <puts>
  return BLE_STATUS_SUCCESS;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	373c      	adds	r7, #60	@ 0x3c
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd90      	pop	{r4, r7, pc}
 80027e8:	20000222 	.word	0x20000222
 80027ec:	20000224 	.word	0x20000224
 80027f0:	20000226 	.word	0x20000226
 80027f4:	0800dfbc 	.word	0x0800dfbc

080027f8 <Add_HWServW2ST_Service>:

tBleStatus Add_HWServW2ST_Service(void)
{
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	b08d      	sub	sp, #52	@ 0x34
 80027fc:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 80027fe:	231b      	movs	r3, #27
 8002800:	713b      	strb	r3, [r7, #4]
 8002802:	23c5      	movs	r3, #197	@ 0xc5
 8002804:	717b      	strb	r3, [r7, #5]
 8002806:	23d5      	movs	r3, #213	@ 0xd5
 8002808:	71bb      	strb	r3, [r7, #6]
 800280a:	23a5      	movs	r3, #165	@ 0xa5
 800280c:	71fb      	strb	r3, [r7, #7]
 800280e:	2302      	movs	r3, #2
 8002810:	723b      	strb	r3, [r7, #8]
 8002812:	2300      	movs	r3, #0
 8002814:	727b      	strb	r3, [r7, #9]
 8002816:	23b4      	movs	r3, #180	@ 0xb4
 8002818:	72bb      	strb	r3, [r7, #10]
 800281a:	239a      	movs	r3, #154	@ 0x9a
 800281c:	72fb      	strb	r3, [r7, #11]
 800281e:	23e1      	movs	r3, #225	@ 0xe1
 8002820:	733b      	strb	r3, [r7, #12]
 8002822:	2311      	movs	r3, #17
 8002824:	737b      	strb	r3, [r7, #13]
 8002826:	2301      	movs	r3, #1
 8002828:	73bb      	strb	r3, [r7, #14]
 800282a:	2300      	movs	r3, #0
 800282c:	73fb      	strb	r3, [r7, #15]
 800282e:	2300      	movs	r3, #0
 8002830:	743b      	strb	r3, [r7, #16]
 8002832:	2300      	movs	r3, #0
 8002834:	747b      	strb	r3, [r7, #17]
 8002836:	2300      	movs	r3, #0
 8002838:	74bb      	strb	r3, [r7, #18]
 800283a:	2300      	movs	r3, #0
 800283c:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800283e:	4b52      	ldr	r3, [pc, #328]	@ (8002988 <Add_HWServW2ST_Service+0x190>)
 8002840:	461c      	mov	r4, r3
 8002842:	1d3b      	adds	r3, r7, #4
 8002844:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002846:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800284a:	4b50      	ldr	r3, [pc, #320]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 800284c:	9300      	str	r3, [sp, #0]
 800284e:	2310      	movs	r3, #16
 8002850:	2201      	movs	r2, #1
 8002852:	494d      	ldr	r1, [pc, #308]	@ (8002988 <Add_HWServW2ST_Service+0x190>)
 8002854:	2002      	movs	r0, #2
 8002856:	f007 fcf8 	bl	800a24a <aci_gatt_add_serv>
 800285a:	4603      	mov	r3, r0
 800285c:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 800285e:	7dfb      	ldrb	r3, [r7, #23]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 8002864:	2347      	movs	r3, #71	@ 0x47
 8002866:	e08a      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 8002868:	231b      	movs	r3, #27
 800286a:	713b      	strb	r3, [r7, #4]
 800286c:	23c5      	movs	r3, #197	@ 0xc5
 800286e:	717b      	strb	r3, [r7, #5]
 8002870:	23d5      	movs	r3, #213	@ 0xd5
 8002872:	71bb      	strb	r3, [r7, #6]
 8002874:	23a5      	movs	r3, #165	@ 0xa5
 8002876:	71fb      	strb	r3, [r7, #7]
 8002878:	2302      	movs	r3, #2
 800287a:	723b      	strb	r3, [r7, #8]
 800287c:	2300      	movs	r3, #0
 800287e:	727b      	strb	r3, [r7, #9]
 8002880:	2336      	movs	r3, #54	@ 0x36
 8002882:	72bb      	strb	r3, [r7, #10]
 8002884:	23ac      	movs	r3, #172	@ 0xac
 8002886:	72fb      	strb	r3, [r7, #11]
 8002888:	23e1      	movs	r3, #225	@ 0xe1
 800288a:	733b      	strb	r3, [r7, #12]
 800288c:	2311      	movs	r3, #17
 800288e:	737b      	strb	r3, [r7, #13]
 8002890:	2301      	movs	r3, #1
 8002892:	73bb      	strb	r3, [r7, #14]
 8002894:	2300      	movs	r3, #0
 8002896:	73fb      	strb	r3, [r7, #15]
 8002898:	2300      	movs	r3, #0
 800289a:	743b      	strb	r3, [r7, #16]
 800289c:	2300      	movs	r3, #0
 800289e:	747b      	strb	r3, [r7, #17]
 80028a0:	2300      	movs	r3, #0
 80028a2:	74bb      	strb	r3, [r7, #18]
 80028a4:	2300      	movs	r3, #0
 80028a6:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 80028a8:	7cbb      	ldrb	r3, [r7, #18]
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 80028b2:	7cbb      	ldrb	r3, [r7, #18]
 80028b4:	f043 0310 	orr.w	r3, r3, #16
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80028bc:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 80028be:	461c      	mov	r4, r3
 80028c0:	1d3b      	adds	r3, r7, #4
 80028c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80028c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80028c8:	4b30      	ldr	r3, [pc, #192]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 80028ca:	8818      	ldrh	r0, [r3, #0]
 80028cc:	4b31      	ldr	r3, [pc, #196]	@ (8002994 <Add_HWServW2ST_Service+0x19c>)
 80028ce:	9305      	str	r3, [sp, #20]
 80028d0:	2300      	movs	r3, #0
 80028d2:	9304      	str	r3, [sp, #16]
 80028d4:	2310      	movs	r3, #16
 80028d6:	9303      	str	r3, [sp, #12]
 80028d8:	2304      	movs	r3, #4
 80028da:	9302      	str	r3, [sp, #8]
 80028dc:	2300      	movs	r3, #0
 80028de:	9301      	str	r3, [sp, #4]
 80028e0:	2312      	movs	r3, #18
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2308      	movs	r3, #8
 80028e6:	4a2a      	ldr	r2, [pc, #168]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 80028e8:	2102      	movs	r1, #2
 80028ea:	f007 fd37 	bl	800a35c <aci_gatt_add_char>
 80028ee:	4603      	mov	r3, r0
 80028f0:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 80028f8:	2347      	movs	r3, #71	@ 0x47
 80028fa:	e040      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 80028fc:	231b      	movs	r3, #27
 80028fe:	713b      	strb	r3, [r7, #4]
 8002900:	23c5      	movs	r3, #197	@ 0xc5
 8002902:	717b      	strb	r3, [r7, #5]
 8002904:	23d5      	movs	r3, #213	@ 0xd5
 8002906:	71bb      	strb	r3, [r7, #6]
 8002908:	23a5      	movs	r3, #165	@ 0xa5
 800290a:	71fb      	strb	r3, [r7, #7]
 800290c:	2302      	movs	r3, #2
 800290e:	723b      	strb	r3, [r7, #8]
 8002910:	2300      	movs	r3, #0
 8002912:	727b      	strb	r3, [r7, #9]
 8002914:	2336      	movs	r3, #54	@ 0x36
 8002916:	72bb      	strb	r3, [r7, #10]
 8002918:	23ac      	movs	r3, #172	@ 0xac
 800291a:	72fb      	strb	r3, [r7, #11]
 800291c:	23e1      	movs	r3, #225	@ 0xe1
 800291e:	733b      	strb	r3, [r7, #12]
 8002920:	2311      	movs	r3, #17
 8002922:	737b      	strb	r3, [r7, #13]
 8002924:	2301      	movs	r3, #1
 8002926:	73bb      	strb	r3, [r7, #14]
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]
 800292c:	2300      	movs	r3, #0
 800292e:	743b      	strb	r3, [r7, #16]
 8002930:	2300      	movs	r3, #0
 8002932:	747b      	strb	r3, [r7, #17]
 8002934:	23e0      	movs	r3, #224	@ 0xe0
 8002936:	74bb      	strb	r3, [r7, #18]
 8002938:	2300      	movs	r3, #0
 800293a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800293c:	4b14      	ldr	r3, [pc, #80]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 800293e:	461c      	mov	r4, r3
 8002940:	1d3b      	adds	r3, r7, #4
 8002942:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002944:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002948:	4b10      	ldr	r3, [pc, #64]	@ (800298c <Add_HWServW2ST_Service+0x194>)
 800294a:	8818      	ldrh	r0, [r3, #0]
 800294c:	4b12      	ldr	r3, [pc, #72]	@ (8002998 <Add_HWServW2ST_Service+0x1a0>)
 800294e:	9305      	str	r3, [sp, #20]
 8002950:	2300      	movs	r3, #0
 8002952:	9304      	str	r3, [sp, #16]
 8002954:	2310      	movs	r3, #16
 8002956:	9303      	str	r3, [sp, #12]
 8002958:	2304      	movs	r3, #4
 800295a:	9302      	str	r3, [sp, #8]
 800295c:	2300      	movs	r3, #0
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	2310      	movs	r3, #16
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	2314      	movs	r3, #20
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <Add_HWServW2ST_Service+0x198>)
 8002968:	2102      	movs	r1, #2
 800296a:	f007 fcf7 	bl	800a35c <aci_gatt_add_char>
 800296e:	4603      	mov	r3, r0
 8002970:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8002972:	7dfb      	ldrb	r3, [r7, #23]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 8002978:	2347      	movs	r3, #71	@ 0x47
 800297a:	e000      	b.n	800297e <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	371c      	adds	r7, #28
 8002982:	46bd      	mov	sp, r7
 8002984:	bd90      	pop	{r4, r7, pc}
 8002986:	bf00      	nop
 8002988:	20000228 	.word	0x20000228
 800298c:	20000218 	.word	0x20000218
 8002990:	20000238 	.word	0x20000238
 8002994:	2000021a 	.word	0x2000021a
 8002998:	2000021c 	.word	0x2000021c

0800299c <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 800299c:	b590      	push	{r4, r7, lr}
 800299e:	b08d      	sub	sp, #52	@ 0x34
 80029a0:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 80029a2:	2301      	movs	r3, #1
 80029a4:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80029a6:	231b      	movs	r3, #27
 80029a8:	703b      	strb	r3, [r7, #0]
 80029aa:	23c5      	movs	r3, #197	@ 0xc5
 80029ac:	707b      	strb	r3, [r7, #1]
 80029ae:	23d5      	movs	r3, #213	@ 0xd5
 80029b0:	70bb      	strb	r3, [r7, #2]
 80029b2:	23a5      	movs	r3, #165	@ 0xa5
 80029b4:	70fb      	strb	r3, [r7, #3]
 80029b6:	2302      	movs	r3, #2
 80029b8:	713b      	strb	r3, [r7, #4]
 80029ba:	2300      	movs	r3, #0
 80029bc:	717b      	strb	r3, [r7, #5]
 80029be:	23b4      	movs	r3, #180	@ 0xb4
 80029c0:	71bb      	strb	r3, [r7, #6]
 80029c2:	239a      	movs	r3, #154	@ 0x9a
 80029c4:	71fb      	strb	r3, [r7, #7]
 80029c6:	23e1      	movs	r3, #225	@ 0xe1
 80029c8:	723b      	strb	r3, [r7, #8]
 80029ca:	2311      	movs	r3, #17
 80029cc:	727b      	strb	r3, [r7, #9]
 80029ce:	2302      	movs	r3, #2
 80029d0:	72bb      	strb	r3, [r7, #10]
 80029d2:	2300      	movs	r3, #0
 80029d4:	72fb      	strb	r3, [r7, #11]
 80029d6:	2300      	movs	r3, #0
 80029d8:	733b      	strb	r3, [r7, #12]
 80029da:	2300      	movs	r3, #0
 80029dc:	737b      	strb	r3, [r7, #13]
 80029de:	2300      	movs	r3, #0
 80029e0:	73bb      	strb	r3, [r7, #14]
 80029e2:	2300      	movs	r3, #0
 80029e4:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 80029e6:	4b31      	ldr	r3, [pc, #196]	@ (8002aac <Add_SWServW2ST_Service+0x110>)
 80029e8:	461c      	mov	r4, r3
 80029ea:	463b      	mov	r3, r7
 80029ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029ee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	461a      	mov	r2, r3
 80029f8:	0052      	lsls	r2, r2, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	3301      	adds	r3, #1
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	4a2b      	ldr	r2, [pc, #172]	@ (8002ab0 <Add_SWServW2ST_Service+0x114>)
 8002a04:	9200      	str	r2, [sp, #0]
 8002a06:	2201      	movs	r2, #1
 8002a08:	4928      	ldr	r1, [pc, #160]	@ (8002aac <Add_SWServW2ST_Service+0x110>)
 8002a0a:	2002      	movs	r0, #2
 8002a0c:	f007 fc1d 	bl	800a24a <aci_gatt_add_serv>
 8002a10:	4603      	mov	r3, r0
 8002a12:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002a14:	7cfb      	ldrb	r3, [r7, #19]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d13f      	bne.n	8002a9a <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 8002a1a:	231b      	movs	r3, #27
 8002a1c:	703b      	strb	r3, [r7, #0]
 8002a1e:	23c5      	movs	r3, #197	@ 0xc5
 8002a20:	707b      	strb	r3, [r7, #1]
 8002a22:	23d5      	movs	r3, #213	@ 0xd5
 8002a24:	70bb      	strb	r3, [r7, #2]
 8002a26:	23a5      	movs	r3, #165	@ 0xa5
 8002a28:	70fb      	strb	r3, [r7, #3]
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	713b      	strb	r3, [r7, #4]
 8002a2e:	2300      	movs	r3, #0
 8002a30:	717b      	strb	r3, [r7, #5]
 8002a32:	2336      	movs	r3, #54	@ 0x36
 8002a34:	71bb      	strb	r3, [r7, #6]
 8002a36:	23ac      	movs	r3, #172	@ 0xac
 8002a38:	71fb      	strb	r3, [r7, #7]
 8002a3a:	23e1      	movs	r3, #225	@ 0xe1
 8002a3c:	723b      	strb	r3, [r7, #8]
 8002a3e:	2311      	movs	r3, #17
 8002a40:	727b      	strb	r3, [r7, #9]
 8002a42:	2301      	movs	r3, #1
 8002a44:	72bb      	strb	r3, [r7, #10]
 8002a46:	2300      	movs	r3, #0
 8002a48:	72fb      	strb	r3, [r7, #11]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	733b      	strb	r3, [r7, #12]
 8002a4e:	2301      	movs	r3, #1
 8002a50:	737b      	strb	r3, [r7, #13]
 8002a52:	2300      	movs	r3, #0
 8002a54:	73bb      	strb	r3, [r7, #14]
 8002a56:	2300      	movs	r3, #0
 8002a58:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 8002a5a:	4b16      	ldr	r3, [pc, #88]	@ (8002ab4 <Add_SWServW2ST_Service+0x118>)
 8002a5c:	461c      	mov	r4, r3
 8002a5e:	463b      	mov	r3, r7
 8002a60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002a62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8002a66:	4b12      	ldr	r3, [pc, #72]	@ (8002ab0 <Add_SWServW2ST_Service+0x114>)
 8002a68:	8818      	ldrh	r0, [r3, #0]
 8002a6a:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <Add_SWServW2ST_Service+0x11c>)
 8002a6c:	9305      	str	r3, [sp, #20]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	9304      	str	r3, [sp, #16]
 8002a72:	2310      	movs	r3, #16
 8002a74:	9303      	str	r3, [sp, #12]
 8002a76:	2304      	movs	r3, #4
 8002a78:	9302      	str	r3, [sp, #8]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	9301      	str	r3, [sp, #4]
 8002a7e:	2310      	movs	r3, #16
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	2308      	movs	r3, #8
 8002a84:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab4 <Add_SWServW2ST_Service+0x118>)
 8002a86:	2102      	movs	r1, #2
 8002a88:	f007 fc68 	bl	800a35c <aci_gatt_add_char>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d103      	bne.n	8002a9e <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 8002a96:	2300      	movs	r3, #0
 8002a98:	e003      	b.n	8002aa2 <Add_SWServW2ST_Service+0x106>
    goto fail;
 8002a9a:	bf00      	nop
 8002a9c:	e000      	b.n	8002aa0 <Add_SWServW2ST_Service+0x104>
    goto fail;
 8002a9e:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 8002aa0:	2347      	movs	r3, #71	@ 0x47
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	371c      	adds	r7, #28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd90      	pop	{r4, r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000228 	.word	0x20000228
 8002ab0:	2000021e 	.word	0x2000021e
 8002ab4:	20000238 	.word	0x20000238
 8002ab8:	20000220 	.word	0x20000220

08002abc <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08c      	sub	sp, #48	@ 0x30
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8002ac8:	f002 fa70 	bl	8004fac <HAL_GetTick>
 8002acc:	4603      	mov	r3, r0
 8002ace:	08db      	lsrs	r3, r3, #3
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	743b      	strb	r3, [r7, #16]
 8002ad4:	f002 fa6a 	bl	8004fac <HAL_GetTick>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	0adb      	lsrs	r3, r3, #11
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	425b      	negs	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	74bb      	strb	r3, [r7, #18]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	425b      	negs	r3, r3
 8002af2:	121b      	asrs	r3, r3, #8
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	753b      	strb	r3, [r7, #20]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	121b      	asrs	r3, r3, #8
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	425b      	negs	r3, r3
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	75bb      	strb	r3, [r7, #22]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	425b      	negs	r3, r3
 8002b1c:	121b      	asrs	r3, r3, #8
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	763b      	strb	r3, [r7, #24]
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	121b      	asrs	r3, r3, #8
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	76bb      	strb	r3, [r7, #26]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	121b      	asrs	r3, r3, #8
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	773b      	strb	r3, [r7, #28]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	121b      	asrs	r3, r3, #8
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	77bb      	strb	r3, [r7, #30]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	121b      	asrs	r3, r3, #8
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	f887 3020 	strb.w	r3, [r7, #32]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	121b      	asrs	r3, r3, #8
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	121b      	asrs	r3, r3, #8
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 8002b96:	4b0c      	ldr	r3, [pc, #48]	@ (8002bc8 <Acc_Update+0x10c>)
 8002b98:	8818      	ldrh	r0, [r3, #0]
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002bcc <Acc_Update+0x110>)
 8002b9c:	8819      	ldrh	r1, [r3, #0]
 8002b9e:	f107 0310 	add.w	r3, r7, #16
 8002ba2:	9300      	str	r3, [sp, #0]
 8002ba4:	2314      	movs	r3, #20
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f007 fca3 	bl	800a4f2 <aci_gatt_update_char_value>
 8002bac:	4603      	mov	r3, r0
 8002bae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002bb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002bba:	2347      	movs	r3, #71	@ 0x47
 8002bbc:	e000      	b.n	8002bc0 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 8002bbe:	2300      	movs	r3, #0
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3728      	adds	r7, #40	@ 0x28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	20000218 	.word	0x20000218
 8002bcc:	2000021c 	.word	0x2000021c

08002bd0 <Quat_Update>:
 * @brief  Update quaternions characteristic value
 * @param  SensorAxes_t *data Structure containing the quaterions
 * @retval tBleStatus      Status
 */
tBleStatus Quat_Update(AxesRaw_t *data)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	6078      	str	r0, [r7, #4]
  tBleStatus ret;
  uint8_t buff[2+6*SEND_N_QUATERNIONS];

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8002bd8:	f002 f9e8 	bl	8004fac <HAL_GetTick>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	08db      	lsrs	r3, r3, #3
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	733b      	strb	r3, [r7, #12]
 8002be4:	f002 f9e2 	bl	8004fac <HAL_GetTick>
 8002be8:	4603      	mov	r3, r0
 8002bea:	0adb      	lsrs	r3, r3, #11
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	737b      	strb	r3, [r7, #13]

#if SEND_N_QUATERNIONS == 1
  HOST_TO_LE_16(buff+2,data[0].AXIS_X);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	73bb      	strb	r3, [r7, #14]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	121b      	asrs	r3, r3, #8
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	73fb      	strb	r3, [r7, #15]
  HOST_TO_LE_16(buff+4,data[0].AXIS_Y);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	743b      	strb	r3, [r7, #16]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	121b      	asrs	r3, r3, #8
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,data[0].AXIS_Z);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	74bb      	strb	r3, [r7, #18]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	121b      	asrs	r3, r3, #8
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+18,data[2].AXIS_Z);
#else
#error SEND_N_QUATERNIONS could be only 1,2,3
#endif

  ret = aci_gatt_update_char_value(SWServW2STHandle, QuaternionsCharHandle,
 8002c26:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <Quat_Update+0x84>)
 8002c28:	8818      	ldrh	r0, [r3, #0]
 8002c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <Quat_Update+0x88>)
 8002c2c:	8819      	ldrh	r1, [r3, #0]
 8002c2e:	f107 030c 	add.w	r3, r7, #12
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	2308      	movs	r3, #8
 8002c36:	2200      	movs	r2, #0
 8002c38:	f007 fc5b 	bl	800a4f2 <aci_gatt_update_char_value>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	75fb      	strb	r3, [r7, #23]
				   0, 2+6*SEND_N_QUATERNIONS, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8002c40:	7dfb      	ldrb	r3, [r7, #23]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <Quat_Update+0x7a>
    PRINTF("Error while updating Sensor Fusion characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002c46:	2347      	movs	r3, #71	@ 0x47
 8002c48:	e000      	b.n	8002c4c <Quat_Update+0x7c>
  }

  return BLE_STATUS_SUCCESS;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	2000021e 	.word	0x2000021e
 8002c58:	20000220 	.word	0x20000220

08002c5c <BLE_Send_Alert_Status>:
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
/*  ( main.c ) */
void BLE_Send_Alert_Status(uint8_t status)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af02      	add	r7, sp, #8
 8002c62:	4603      	mov	r3, r0
 8002c64:	71fb      	strb	r3, [r7, #7]
    tBleStatus ret;
    //  Status Characteristic  Notify  ()
    ret = aci_gatt_update_char_value(SentryServiceHandle, SentryStatusCharHandle, 0, 1, &status);
 8002c66:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca4 <BLE_Send_Alert_Status+0x48>)
 8002c68:	8818      	ldrh	r0, [r3, #0]
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <BLE_Send_Alert_Status+0x4c>)
 8002c6c:	8819      	ldrh	r1, [r3, #0]
 8002c6e:	1dfb      	adds	r3, r7, #7
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	2301      	movs	r3, #1
 8002c74:	2200      	movs	r2, #0
 8002c76:	f007 fc3c 	bl	800a4f2 <aci_gatt_update_char_value>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	73fb      	strb	r3, [r7, #15]

    if (ret != BLE_STATUS_SUCCESS){
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <BLE_Send_Alert_Status+0x34>
        printf("BLE Notify Failed: 0x%02X\r\n", ret);
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	4619      	mov	r1, r3
 8002c88:	4808      	ldr	r0, [pc, #32]	@ (8002cac <BLE_Send_Alert_Status+0x50>)
 8002c8a:	f008 ff8f 	bl	800bbac <iprintf>
    } else {
         printf("BLE Notify Sent: %d\r\n", status);
    }
}
 8002c8e:	e004      	b.n	8002c9a <BLE_Send_Alert_Status+0x3e>
         printf("BLE Notify Sent: %d\r\n", status);
 8002c90:	79fb      	ldrb	r3, [r7, #7]
 8002c92:	4619      	mov	r1, r3
 8002c94:	4806      	ldr	r0, [pc, #24]	@ (8002cb0 <BLE_Send_Alert_Status+0x54>)
 8002c96:	f008 ff89 	bl	800bbac <iprintf>
}
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000222 	.word	0x20000222
 8002ca8:	20000226 	.word	0x20000226
 8002cac:	0800dfe0 	.word	0x0800dfe0
 8002cb0:	0800dffc 	.word	0x0800dffc

08002cb4 <Read_Request_CB>:

/*  (Read Request) */
void Read_Request_CB(uint16_t handle)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af02      	add	r7, sp, #8
 8002cba:	4603      	mov	r3, r0
 8002cbc:	80fb      	strh	r3, [r7, #6]
    tBleStatus ret; // 1. 

    //  (Sentry Control)
    if(handle == SentryControlCharHandle + 1)
 8002cbe:	88fa      	ldrh	r2, [r7, #6]
 8002cc0:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <Read_Request_CB+0x58>)
 8002cc2:	881b      	ldrh	r3, [r3, #0]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d109      	bne.n	8002cde <Read_Request_CB+0x2a>
    {
        //  sentry_mode_enabled 
        aci_gatt_update_char_value(SentryServiceHandle, SentryControlCharHandle, 0, 1, (uint8_t*)&sentry_mode_enabled);
 8002cca:	4b11      	ldr	r3, [pc, #68]	@ (8002d10 <Read_Request_CB+0x5c>)
 8002ccc:	8818      	ldrh	r0, [r3, #0]
 8002cce:	4b0f      	ldr	r3, [pc, #60]	@ (8002d0c <Read_Request_CB+0x58>)
 8002cd0:	8819      	ldrh	r1, [r3, #0]
 8002cd2:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <Read_Request_CB+0x60>)
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f007 fc0a 	bl	800a4f2 <aci_gatt_update_char_value>
    }

    // 2.  ( Read Error)
    if(connection_handle != 0)
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <Read_Request_CB+0x64>)
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00e      	beq.n	8002d04 <Read_Request_CB+0x50>
    {
        ret = aci_gatt_allow_read(connection_handle); // 3. 
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8002d18 <Read_Request_CB+0x64>)
 8002ce8:	881b      	ldrh	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f007 fc91 	bl	800a612 <aci_gatt_allow_read>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	73fb      	strb	r3, [r7, #15]

        if (ret != BLE_STATUS_SUCCESS) // 4. 
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d004      	beq.n	8002d04 <Read_Request_CB+0x50>
        {
            printf("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4807      	ldr	r0, [pc, #28]	@ (8002d1c <Read_Request_CB+0x68>)
 8002d00:	f008 ff54 	bl	800bbac <iprintf>
        }
    }
}
 8002d04:	bf00      	nop
 8002d06:	3710      	adds	r7, #16
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	20000224 	.word	0x20000224
 8002d10:	20000222 	.word	0x20000222
 8002d14:	20000a5c 	.word	0x20000a5c
 8002d18:	20000248 	.word	0x20000248
 8002d1c:	0800e014 	.word	0x0800e014

08002d20 <Write_Request_CB>:

void Write_Request_CB(uint16_t handle, uint8_t data_length, uint8_t* data)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	4603      	mov	r3, r0
 8002d28:	603a      	str	r2, [r7, #0]
 8002d2a:	80fb      	strh	r3, [r7, #6]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	717b      	strb	r3, [r7, #5]
     printf("Write Event: Handle 0x%04X, Len %d, Data[0] 0x%02X\r\n", handle, data_length, data[0]);
 8002d30:	88f9      	ldrh	r1, [r7, #6]
 8002d32:	797a      	ldrb	r2, [r7, #5]
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	4814      	ldr	r0, [pc, #80]	@ (8002d8c <Write_Request_CB+0x6c>)
 8002d3a:	f008 ff37 	bl	800bbac <iprintf>
    //  Control Characteristic
    // : Characteristic Handle + 1  Value Handle
    if (handle == SentryControlCharHandle + 1)
 8002d3e:	88fa      	ldrh	r2, [r7, #6]
 8002d40:	4b13      	ldr	r3, [pc, #76]	@ (8002d90 <Write_Request_CB+0x70>)
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	3301      	adds	r3, #1
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d11b      	bne.n	8002d82 <Write_Request_CB+0x62>
    {
        if (data_length >= 1)
 8002d4a:	797b      	ldrb	r3, [r7, #5]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d018      	beq.n	8002d82 <Write_Request_CB+0x62>
        {
            uint8_t cmd = data[0];
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	73fb      	strb	r3, [r7, #15]
            // 
            sentry_mode_enabled = cmd;
 8002d56:	4a0f      	ldr	r2, [pc, #60]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
 8002d5a:	7013      	strb	r3, [r2, #0]
            printf("\r\n[BLE CMD] Sentry Mode Set to: %d ", sentry_mode_enabled);
 8002d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	4619      	mov	r1, r3
 8002d64:	480c      	ldr	r0, [pc, #48]	@ (8002d98 <Write_Request_CB+0x78>)
 8002d66:	f008 ff21 	bl	800bbac <iprintf>
            if(sentry_mode_enabled) printf("(ON)\r\n");
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <Write_Request_CB+0x74>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d003      	beq.n	8002d7c <Write_Request_CB+0x5c>
 8002d74:	4809      	ldr	r0, [pc, #36]	@ (8002d9c <Write_Request_CB+0x7c>)
 8002d76:	f008 ff81 	bl	800bc7c <puts>
            else printf("(OFF)\r\n");
            //  (Optional)
            // BLE_Send_Alert_Status(last_alert_status);
        }
    }
}
 8002d7a:	e002      	b.n	8002d82 <Write_Request_CB+0x62>
            else printf("(OFF)\r\n");
 8002d7c:	4808      	ldr	r0, [pc, #32]	@ (8002da0 <Write_Request_CB+0x80>)
 8002d7e:	f008 ff7d 	bl	800bc7c <puts>
}
 8002d82:	bf00      	nop
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	0800e03c 	.word	0x0800e03c
 8002d90:	20000224 	.word	0x20000224
 8002d94:	20000a5c 	.word	0x20000a5c
 8002d98:	0800e074 	.word	0x0800e074
 8002d9c:	0800e098 	.word	0x0800e098
 8002da0:	0800e0a0 	.word	0x0800e0a0

08002da4 <BlueMS_Environmental_Update>:
//    }
//  }
//}

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 8002db0:	f002 f8fc 	bl	8004fac <HAL_GetTick>
 8002db4:	4603      	mov	r3, r0
 8002db6:	08db      	lsrs	r3, r3, #3
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	733b      	strb	r3, [r7, #12]
 8002dbc:	f002 f8f6 	bl	8004fac <HAL_GetTick>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	0adb      	lsrs	r3, r3, #11
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	73bb      	strb	r3, [r7, #14]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	121b      	asrs	r3, r3, #8
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	73fb      	strb	r3, [r7, #15]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	141b      	asrs	r3, r3, #16
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	743b      	strb	r3, [r7, #16]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	161b      	asrs	r3, r3, #24
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 8002de6:	887b      	ldrh	r3, [r7, #2]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	74bb      	strb	r3, [r7, #18]
 8002dec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002df0:	121b      	asrs	r3, r3, #8
 8002df2:	b21b      	sxth	r3, r3
 8002df4:	b2db      	uxtb	r3, r3
 8002df6:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8002df8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <BlueMS_Environmental_Update+0x84>)
 8002dfa:	8818      	ldrh	r0, [r3, #0]
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e2c <BlueMS_Environmental_Update+0x88>)
 8002dfe:	8819      	ldrh	r1, [r3, #0]
 8002e00:	f107 030c 	add.w	r3, r7, #12
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	2308      	movs	r3, #8
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f007 fb72 	bl	800a4f2 <aci_gatt_update_char_value>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 8002e12:	7dfb      	ldrb	r3, [r7, #23]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8002e18:	2347      	movs	r3, #71	@ 0x47
 8002e1a:	e000      	b.n	8002e1e <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000218 	.word	0x20000218
 8002e2c:	2000021a 	.word	0x2000021a

08002e30 <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b092      	sub	sp, #72	@ 0x48
 8002e34:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8002e36:	4a38      	ldr	r2, [pc, #224]	@ (8002f18 <Set_DeviceConnectable+0xe8>)
 8002e38:	f107 0320 	add.w	r3, r7, #32
 8002e3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002e40:	6018      	str	r0, [r3, #0]
 8002e42:	3304      	adds	r3, #4
 8002e44:	8019      	strh	r1, [r3, #0]
 8002e46:	3302      	adds	r3, #2
 8002e48:	0c0a      	lsrs	r2, r1, #16
 8002e4a:	701a      	strb	r2, [r3, #0]

  uint8_t manuf_data[26] = {
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	601a      	str	r2, [r3, #0]
 8002e52:	605a      	str	r2, [r3, #4]
 8002e54:	609a      	str	r2, [r3, #8]
 8002e56:	60da      	str	r2, [r3, #12]
 8002e58:	611a      	str	r2, [r3, #16]
 8002e5a:	615a      	str	r2, [r3, #20]
 8002e5c:	831a      	strh	r2, [r3, #24]
 8002e5e:	2302      	movs	r3, #2
 8002e60:	713b      	strb	r3, [r7, #4]
 8002e62:	230a      	movs	r3, #10
 8002e64:	717b      	strb	r3, [r7, #5]
 8002e66:	2308      	movs	r3, #8
 8002e68:	71fb      	strb	r3, [r7, #7]
 8002e6a:	2309      	movs	r3, #9
 8002e6c:	723b      	strb	r3, [r7, #8]
 8002e6e:	2353      	movs	r3, #83	@ 0x53
 8002e70:	727b      	strb	r3, [r7, #9]
 8002e72:	2365      	movs	r3, #101	@ 0x65
 8002e74:	72bb      	strb	r3, [r7, #10]
 8002e76:	236e      	movs	r3, #110	@ 0x6e
 8002e78:	72fb      	strb	r3, [r7, #11]
 8002e7a:	2374      	movs	r3, #116	@ 0x74
 8002e7c:	733b      	strb	r3, [r7, #12]
 8002e7e:	2372      	movs	r3, #114	@ 0x72
 8002e80:	737b      	strb	r3, [r7, #13]
 8002e82:	2379      	movs	r3, #121	@ 0x79
 8002e84:	73bb      	strb	r3, [r7, #14]
 8002e86:	230d      	movs	r3, #13
 8002e88:	73fb      	strb	r3, [r7, #15]
 8002e8a:	23ff      	movs	r3, #255	@ 0xff
 8002e8c:	743b      	strb	r3, [r7, #16]
 8002e8e:	2301      	movs	r3, #1
 8002e90:	747b      	strb	r3, [r7, #17]
 8002e92:	2380      	movs	r3, #128	@ 0x80
 8002e94:	74bb      	strb	r3, [r7, #18]
 8002e96:	23f4      	movs	r3, #244	@ 0xf4
 8002e98:	753b      	strb	r3, [r7, #20]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 8002e9a:	4b20      	ldr	r3, [pc, #128]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002e9c:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 8002e9e:	75fb      	strb	r3, [r7, #23]
    bdaddr[4],
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002ea2:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 8002ea4:	763b      	strb	r3, [r7, #24]
    bdaddr[3],
 8002ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002ea8:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 8002eaa:	767b      	strb	r3, [r7, #25]
    bdaddr[2],
 8002eac:	4b1b      	ldr	r3, [pc, #108]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eae:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 8002eb0:	76bb      	strb	r3, [r7, #26]
    bdaddr[1],
 8002eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eb4:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 8002eb6:	76fb      	strb	r3, [r7, #27]
    bdaddr[0]  /* BLE MAC stop */
 8002eb8:	4b18      	ldr	r3, [pc, #96]	@ (8002f1c <Set_DeviceConnectable+0xec>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 8002ebc:	773b      	strb	r3, [r7, #28]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 8002ebe:	7dbb      	ldrb	r3, [r7, #22]
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	75bb      	strb	r3, [r7, #22]

  hci_le_set_scan_resp_data(0, NULL);
 8002ec8:	2100      	movs	r1, #0
 8002eca:	2000      	movs	r0, #0
 8002ecc:	f007 fd02 	bl	800a8d4 <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	9306      	str	r3, [sp, #24]
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	9305      	str	r3, [sp, #20]
 8002ed8:	2300      	movs	r3, #0
 8002eda:	9304      	str	r3, [sp, #16]
 8002edc:	2300      	movs	r3, #0
 8002ede:	9303      	str	r3, [sp, #12]
 8002ee0:	f107 0320 	add.w	r3, r7, #32
 8002ee4:	9302      	str	r3, [sp, #8]
 8002ee6:	2307      	movs	r3, #7
 8002ee8:	9301      	str	r3, [sp, #4]
 8002eea:	2300      	movs	r3, #0
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	2301      	movs	r3, #1
 8002ef0:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 8002ef4:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 8002ef8:	2000      	movs	r0, #0
 8002efa:	f006 fff1 	bl	8009ee0 <aci_gap_set_discoverable>
 8002efe:	4603      	mov	r3, r0
 8002f00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 8002f04:	1d3b      	adds	r3, r7, #4
 8002f06:	4619      	mov	r1, r3
 8002f08:	201a      	movs	r0, #26
 8002f0a:	f007 f92a 	bl	800a162 <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8002f0e:	bf00      	nop
 8002f10:	3728      	adds	r7, #40	@ 0x28
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	0800e0a8 	.word	0x0800e0a8
 8002f1c:	2000020c 	.word	0x2000020c

08002f20 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08c      	sub	sp, #48	@ 0x30
 8002f24:	af02      	add	r7, sp, #8
 8002f26:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2e:	3301      	adds	r3, #1
 8002f30:	623b      	str	r3, [r7, #32]

  if(hci_pckt->type != HCI_EVENT_PKT)
 8002f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f34:	781b      	ldrb	r3, [r3, #0]
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	d160      	bne.n	8002ffc <user_notify+0xdc>
    return;

  switch(event_pckt->evt){
 8002f3a:	6a3b      	ldr	r3, [r7, #32]
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2bff      	cmp	r3, #255	@ 0xff
 8002f40:	d01f      	beq.n	8002f82 <user_notify+0x62>
 8002f42:	2bff      	cmp	r3, #255	@ 0xff
 8002f44:	dc5f      	bgt.n	8003006 <user_notify+0xe6>
 8002f46:	2b05      	cmp	r3, #5
 8002f48:	d002      	beq.n	8002f50 <user_notify+0x30>
 8002f4a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f4c:	d003      	beq.n	8002f56 <user_notify+0x36>
 8002f4e:	e05a      	b.n	8003006 <user_notify+0xe6>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8002f50:	f000 f85e 	bl	8003010 <GAP_DisconnectionComplete_CB>
    }
    break;
 8002f54:	e057      	b.n	8003006 <user_notify+0xe6>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 8002f56:	6a3b      	ldr	r3, [r7, #32]
 8002f58:	3302      	adds	r3, #2
 8002f5a:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	2b01      	cmp	r3, #1
 8002f62:	d14d      	bne.n	8003000 <user_notify+0xe0>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3301      	adds	r3, #1
 8002f68:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	1d5a      	adds	r2, r3, #5
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	4619      	mov	r1, r3
 8002f78:	4610      	mov	r0, r2
 8002f7a:	f000 f85f 	bl	800303c <GAP_ConnectionComplete_CB>
        }
        break;
 8002f7e:	bf00      	nop
      }
    }
    break;
 8002f80:	e03e      	b.n	8003000 <user_notify+0xe0>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8002f82:	6a3b      	ldr	r3, [r7, #32]
 8002f84:	3302      	adds	r3, #2
 8002f86:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode){
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	881b      	ldrh	r3, [r3, #0]
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	f640 4201 	movw	r2, #3073	@ 0xc01
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00d      	beq.n	8002fb2 <user_notify+0x92>
 8002f96:	f640 4214 	movw	r2, #3092	@ 0xc14
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d132      	bne.n	8003004 <user_notify+0xe4>
		  case EVT_BLUE_GATT_READ_PERMIT_REQ:
			{
			  evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	61bb      	str	r3, [r7, #24]
			  Read_Request_CB(pr->attr_handle);
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	885b      	ldrh	r3, [r3, #2]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff fe82 	bl	8002cb4 <Read_Request_CB>
			}
			break;
 8002fb0:	e023      	b.n	8002ffa <user_notify+0xda>
//			}
//			break;

		  case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED:
		  {
			evt_gatt_write_permit_req *evt = (void*)blue_evt->data;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	3302      	adds	r3, #2
 8002fb6:	617b      	str	r3, [r7, #20]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
			                   evt->data_length,
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	791b      	ldrb	r3, [r3, #4]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fbc:	4619      	mov	r1, r3
			                   evt->data[0],
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	795b      	ldrb	r3, [r3, #5]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fc2:	461a      	mov	r2, r3
			                   evt->data[1],
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	799b      	ldrb	r3, [r3, #6]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fc8:	4618      	mov	r0, r3
			                   evt->data[2]);
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	79db      	ldrb	r3, [r3, #7]
		    printf("DEBUG: Len=%d | D[0]=0x%02X | D[1]=0x%02X | D[2]=0x%02X\r\n",
 8002fce:	9300      	str	r3, [sp, #0]
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	480e      	ldr	r0, [pc, #56]	@ (800300c <user_notify+0xec>)
 8002fd4:	f008 fdea 	bl	800bbac <iprintf>
			// ------------------------------
			uint8_t *real_data_ptr;
			//  0x01 D[0]  0  D[1]  1
			//  index 1
			real_data_ptr = (uint8_t*)&evt->data[2];
 8002fd8:	697b      	ldr	r3, [r7, #20]
 8002fda:	3307      	adds	r3, #7
 8002fdc:	613b      	str	r3, [r7, #16]
			//  gatt_db.c 
			//  Log  D[2]  01 [1]  [2] ( offset  1byte  2bytes)
			if (evt->data_length > 0) {
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	791b      	ldrb	r3, [r3, #4]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d008      	beq.n	8002ff8 <user_notify+0xd8>
				Write_Request_CB(evt->attr_handle, evt->data_length, real_data_ptr);
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	885b      	ldrh	r3, [r3, #2]
 8002fea:	b298      	uxth	r0, r3
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	791b      	ldrb	r3, [r3, #4]
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	f7ff fe94 	bl	8002d20 <Write_Request_CB>
			}
		  }
		  break;
 8002ff8:	bf00      	nop
      }

    }
    break;
 8002ffa:	e003      	b.n	8003004 <user_notify+0xe4>
    return;
 8002ffc:	bf00      	nop
 8002ffe:	e002      	b.n	8003006 <user_notify+0xe6>
    break;
 8003000:	bf00      	nop
 8003002:	e000      	b.n	8003006 <user_notify+0xe6>
    break;
 8003004:	bf00      	nop
  }
}
 8003006:	3728      	adds	r7, #40	@ 0x28
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}
 800300c:	0800e0b0 	.word	0x0800e0b0

08003010 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  connected = FALSE;
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <GAP_DisconnectionComplete_CB+0x20>)
 8003016:	2200      	movs	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 800301a:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <GAP_DisconnectionComplete_CB+0x24>)
 800301c:	2201      	movs	r2, #1
 800301e:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 8003020:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <GAP_DisconnectionComplete_CB+0x28>)
 8003022:	2200      	movs	r2, #0
 8003024:	701a      	strb	r2, [r3, #0]
}
 8003026:	bf00      	nop
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	2000024c 	.word	0x2000024c
 8003034:	20000001 	.word	0x20000001
 8003038:	2000024a 	.word	0x2000024a

0800303c <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 8003048:	4b0a      	ldr	r3, [pc, #40]	@ (8003074 <GAP_ConnectionComplete_CB+0x38>)
 800304a:	2201      	movs	r2, #1
 800304c:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 800304e:	4a0a      	ldr	r2, [pc, #40]	@ (8003078 <GAP_ConnectionComplete_CB+0x3c>)
 8003050:	887b      	ldrh	r3, [r7, #2]
 8003052:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8003054:	2305      	movs	r3, #5
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	e002      	b.n	8003060 <GAP_ConnectionComplete_CB+0x24>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	3b01      	subs	r3, #1
 800305e:	60fb      	str	r3, [r7, #12]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d1f9      	bne.n	800305a <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 8003066:	bf00      	nop
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr
 8003074:	2000024c 	.word	0x2000024c
 8003078:	20000248 	.word	0x20000248

0800307c <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b088      	sub	sp, #32
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	4b1f      	ldr	r3, [pc, #124]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 8003086:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003088:	4a1e      	ldr	r2, [pc, #120]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003090:	4b1c      	ldr	r3, [pc, #112]	@ (8003104 <HCI_TL_SPI_Init+0x88>)
 8003092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
 800309a:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 800309c:	2340      	movs	r3, #64	@ 0x40
 800309e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030a0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a6:	2300      	movs	r3, #0
 80030a8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80030aa:	f107 030c 	add.w	r3, r7, #12
 80030ae:	4619      	mov	r1, r3
 80030b0:	4815      	ldr	r0, [pc, #84]	@ (8003108 <HCI_TL_SPI_Init+0x8c>)
 80030b2:	f002 fa69 	bl	8005588 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80030b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030bc:	2301      	movs	r3, #1
 80030be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c4:	2300      	movs	r3, #0
 80030c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80030c8:	f107 030c 	add.w	r3, r7, #12
 80030cc:	4619      	mov	r1, r3
 80030ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80030d2:	f002 fa59 	bl	8005588 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80030d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80030da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030dc:	2301      	movs	r3, #1
 80030de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80030e8:	f107 030c 	add.w	r3, r7, #12
 80030ec:	4619      	mov	r1, r3
 80030ee:	4807      	ldr	r0, [pc, #28]	@ (800310c <HCI_TL_SPI_Init+0x90>)
 80030f0:	f002 fa4a 	bl	8005588 <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 80030f4:	f001 fdf8 	bl	8004ce8 <BSP_SPI3_Init>
 80030f8:	4603      	mov	r3, r0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3720      	adds	r7, #32
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000
 8003108:	48001000 	.word	0x48001000
 800310c:	48000c00 	.word	0x48000c00

08003110 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8003114:	2140      	movs	r1, #64	@ 0x40
 8003116:	4808      	ldr	r0, [pc, #32]	@ (8003138 <HCI_TL_SPI_DeInit+0x28>)
 8003118:	f002 fbe0 	bl	80058dc <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800311c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003120:	4806      	ldr	r0, [pc, #24]	@ (800313c <HCI_TL_SPI_DeInit+0x2c>)
 8003122:	f002 fbdb 	bl	80058dc <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8003126:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800312a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800312e:	f002 fbd5 	bl	80058dc <HAL_GPIO_DeInit>
  return 0;
 8003132:	2300      	movs	r3, #0
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}
 8003138:	48001000 	.word	0x48001000
 800313c:	48000c00 	.word	0x48000c00

08003140 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8003144:	2201      	movs	r2, #1
 8003146:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800314a:	480d      	ldr	r0, [pc, #52]	@ (8003180 <HCI_TL_SPI_Reset+0x40>)
 800314c:	f002 fcd2 	bl	8005af4 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8003150:	2200      	movs	r2, #0
 8003152:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800315a:	f002 fccb 	bl	8005af4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800315e:	2005      	movs	r0, #5
 8003160:	f001 ff30 	bl	8004fc4 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8003164:	2201      	movs	r2, #1
 8003166:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800316a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800316e:	f002 fcc1 	bl	8005af4 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8003172:	2005      	movs	r0, #5
 8003174:	f001 ff26 	bl	8004fc4 <HAL_Delay>
  return 0;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	48000c00 	.word	0x48000c00

08003184 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b088      	sub	sp, #32
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	460b      	mov	r3, r1
 800318e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8003190:	2300      	movs	r3, #0
 8003192:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8003194:	23ff      	movs	r3, #255	@ 0xff
 8003196:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8003198:	230b      	movs	r3, #11
 800319a:	617b      	str	r3, [r7, #20]
 800319c:	2300      	movs	r3, #0
 800319e:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80031a0:	2200      	movs	r2, #0
 80031a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80031a6:	4822      	ldr	r0, [pc, #136]	@ (8003230 <HCI_TL_SPI_Receive+0xac>)
 80031a8:	f002 fca4 	bl	8005af4 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 80031ac:	f107 010c 	add.w	r1, r7, #12
 80031b0:	f107 0314 	add.w	r3, r7, #20
 80031b4:	2205      	movs	r2, #5
 80031b6:	4618      	mov	r0, r3
 80031b8:	f001 fdc6 	bl	8004d48 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 80031bc:	7b3b      	ldrb	r3, [r7, #12]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d12a      	bne.n	8003218 <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80031c2:	7c3b      	ldrb	r3, [r7, #16]
 80031c4:	b21b      	sxth	r3, r3
 80031c6:	021b      	lsls	r3, r3, #8
 80031c8:	b21a      	sxth	r2, r3
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	b21b      	sxth	r3, r3
 80031ce:	4313      	orrs	r3, r2
 80031d0:	b21b      	sxth	r3, r3
 80031d2:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80031d4:	8bfb      	ldrh	r3, [r7, #30]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d01e      	beq.n	8003218 <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80031da:	8bfa      	ldrh	r2, [r7, #30]
 80031dc:	887b      	ldrh	r3, [r7, #2]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d901      	bls.n	80031e6 <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 80031e2:	887b      	ldrh	r3, [r7, #2]
 80031e4:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80031e6:	2300      	movs	r3, #0
 80031e8:	777b      	strb	r3, [r7, #29]
 80031ea:	e010      	b.n	800320e <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80031ec:	f107 011b 	add.w	r1, r7, #27
 80031f0:	f107 031c 	add.w	r3, r7, #28
 80031f4:	2201      	movs	r2, #1
 80031f6:	4618      	mov	r0, r3
 80031f8:	f001 fda6 	bl	8004d48 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 80031fc:	7f7b      	ldrb	r3, [r7, #29]
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	7efa      	ldrb	r2, [r7, #27]
 8003204:	b2d2      	uxtb	r2, r2
 8003206:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8003208:	7f7b      	ldrb	r3, [r7, #29]
 800320a:	3301      	adds	r3, #1
 800320c:	777b      	strb	r3, [r7, #29]
 800320e:	7f7b      	ldrb	r3, [r7, #29]
 8003210:	b29b      	uxth	r3, r3
 8003212:	8bfa      	ldrh	r2, [r7, #30]
 8003214:	429a      	cmp	r2, r3
 8003216:	d8e9      	bhi.n	80031ec <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8003218:	2201      	movs	r2, #1
 800321a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800321e:	4804      	ldr	r0, [pc, #16]	@ (8003230 <HCI_TL_SPI_Receive+0xac>)
 8003220:	f002 fc68 	bl	8005af4 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8003224:	7f7b      	ldrb	r3, [r7, #29]
}
 8003226:	4618      	mov	r0, r3
 8003228:	3720      	adds	r7, #32
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	48000c00 	.word	0x48000c00

08003234 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b088      	sub	sp, #32
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	460b      	mov	r3, r1
 800323e:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8003240:	230a      	movs	r3, #10
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	2300      	movs	r3, #0
 8003246:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8003248:	f001 feb0 	bl	8004fac <HAL_GetTick>
 800324c:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800324e:	2300      	movs	r3, #0
 8003250:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8003252:	2200      	movs	r2, #0
 8003254:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003258:	481c      	ldr	r0, [pc, #112]	@ (80032cc <HCI_TL_SPI_Send+0x98>)
 800325a:	f002 fc4b 	bl	8005af4 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 800325e:	f107 0108 	add.w	r1, r7, #8
 8003262:	f107 0310 	add.w	r3, r7, #16
 8003266:	2205      	movs	r2, #5
 8003268:	4618      	mov	r0, r3
 800326a:	f001 fd6d 	bl	8004d48 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 800326e:	7a3b      	ldrb	r3, [r7, #8]
 8003270:	2b02      	cmp	r3, #2
 8003272:	d10f      	bne.n	8003294 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8003274:	7a7b      	ldrb	r3, [r7, #9]
 8003276:	461a      	mov	r2, r3
 8003278:	887b      	ldrh	r3, [r7, #2]
 800327a:	4293      	cmp	r3, r2
 800327c:	d806      	bhi.n	800328c <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 800327e:	887b      	ldrh	r3, [r7, #2]
 8003280:	461a      	mov	r2, r3
 8003282:	4913      	ldr	r1, [pc, #76]	@ (80032d0 <HCI_TL_SPI_Send+0x9c>)
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f001 fd5f 	bl	8004d48 <BSP_SPI3_SendRecv>
 800328a:	e006      	b.n	800329a <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 800328c:	f06f 0301 	mvn.w	r3, #1
 8003290:	61fb      	str	r3, [r7, #28]
 8003292:	e002      	b.n	800329a <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8003294:	f04f 33ff 	mov.w	r3, #4294967295
 8003298:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800329a:	2201      	movs	r2, #1
 800329c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80032a0:	480a      	ldr	r0, [pc, #40]	@ (80032cc <HCI_TL_SPI_Send+0x98>)
 80032a2:	f002 fc27 	bl	8005af4 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80032a6:	f001 fe81 	bl	8004fac <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b0f      	cmp	r3, #15
 80032b2:	d903      	bls.n	80032bc <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 80032b4:	f06f 0302 	mvn.w	r3, #2
 80032b8:	61fb      	str	r3, [r7, #28]
      break;
 80032ba:	e002      	b.n	80032c2 <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	dbc5      	blt.n	800324e <HCI_TL_SPI_Send+0x1a>

  return result;
 80032c2:	69fb      	ldr	r3, [r7, #28]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3720      	adds	r7, #32
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	48000c00 	.word	0x48000c00
 80032d0:	20000288 	.word	0x20000288

080032d4 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80032d8:	2140      	movs	r1, #64	@ 0x40
 80032da:	4805      	ldr	r0, [pc, #20]	@ (80032f0 <IsDataAvailable+0x1c>)
 80032dc:	f002 fbf2 	bl	8005ac4 <HAL_GPIO_ReadPin>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	bf0c      	ite	eq
 80032e6:	2301      	moveq	r3, #1
 80032e8:	2300      	movne	r3, #0
 80032ea:	b2db      	uxtb	r3, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	48001000 	.word	0x48001000

080032f4 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b088      	sub	sp, #32
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80032fa:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <hci_tl_lowlevel_init+0x50>)
 80032fc:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80032fe:	4b12      	ldr	r3, [pc, #72]	@ (8003348 <hci_tl_lowlevel_init+0x54>)
 8003300:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8003302:	4b12      	ldr	r3, [pc, #72]	@ (800334c <hci_tl_lowlevel_init+0x58>)
 8003304:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8003306:	4b12      	ldr	r3, [pc, #72]	@ (8003350 <hci_tl_lowlevel_init+0x5c>)
 8003308:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 800330a:	4b12      	ldr	r3, [pc, #72]	@ (8003354 <hci_tl_lowlevel_init+0x60>)
 800330c:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800330e:	4b12      	ldr	r3, [pc, #72]	@ (8003358 <hci_tl_lowlevel_init+0x64>)
 8003310:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8003312:	1d3b      	adds	r3, r7, #4
 8003314:	4618      	mov	r0, r3
 8003316:	f007 fbfd 	bl	800ab14 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 800331a:	4910      	ldr	r1, [pc, #64]	@ (800335c <hci_tl_lowlevel_init+0x68>)
 800331c:	4810      	ldr	r0, [pc, #64]	@ (8003360 <hci_tl_lowlevel_init+0x6c>)
 800331e:	f002 f8ee 	bl	80054fe <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8003322:	4a10      	ldr	r2, [pc, #64]	@ (8003364 <hci_tl_lowlevel_init+0x70>)
 8003324:	2100      	movs	r1, #0
 8003326:	480e      	ldr	r0, [pc, #56]	@ (8003360 <hci_tl_lowlevel_init+0x6c>)
 8003328:	f002 f8cf 	bl	80054ca <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800332c:	2200      	movs	r2, #0
 800332e:	2100      	movs	r1, #0
 8003330:	2017      	movs	r0, #23
 8003332:	f001 ff46 	bl	80051c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003336:	2017      	movs	r0, #23
 8003338:	f001 ff5f 	bl	80051fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800333c:	bf00      	nop
 800333e:	3720      	adds	r7, #32
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	0800307d 	.word	0x0800307d
 8003348:	08003111 	.word	0x08003111
 800334c:	08003235 	.word	0x08003235
 8003350:	08003185 	.word	0x08003185
 8003354:	08003141 	.word	0x08003141
 8003358:	08004d89 	.word	0x08004d89
 800335c:	16000006 	.word	0x16000006
 8003360:	20000280 	.word	0x20000280
 8003364:	08003369 	.word	0x08003369

08003368 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800336c:	e005      	b.n	800337a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800336e:	2000      	movs	r0, #0
 8003370:	f007 fd34 	bl	800addc <hci_notify_asynch_evt>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d105      	bne.n	8003386 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800337a:	f7ff ffab 	bl	80032d4 <IsDataAvailable>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f4      	bne.n	800336e <hci_tl_lowlevel_isr+0x6>
 8003384:	e000      	b.n	8003388 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8003386:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <__io_putchar>:
#ifdef __GNUC__
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003394:	1d39      	adds	r1, r7, #4
 8003396:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800339a:	2201      	movs	r2, #1
 800339c:	4803      	ldr	r0, [pc, #12]	@ (80033ac <__io_putchar+0x20>)
 800339e:	f005 fceb 	bl	8008d78 <HAL_UART_Transmit>
    return ch;
 80033a2:	687b      	ldr	r3, [r7, #4]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20000a70 	.word	0x20000a70

080033b0 <delay_us_short>:

void delay_us_short(uint16_t us) {
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	4603      	mov	r3, r0
 80033b8:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80033ba:	4b09      	ldr	r3, [pc, #36]	@ (80033e0 <delay_us_short+0x30>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	2200      	movs	r2, #0
 80033c0:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < us);
 80033c2:	bf00      	nop
 80033c4:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <delay_us_short+0x30>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d3f9      	bcc.n	80033c4 <delay_us_short+0x14>
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	20000458 	.word	0x20000458

080033e4 <US_Trigger>:

// ---  Trigger  ---
void US_Trigger(GPIO_TypeDef* port, uint16_t pin) {
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	807b      	strh	r3, [r7, #2]
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	2201      	movs	r2, #1
 80033f4:	4619      	mov	r1, r3
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f002 fb7c 	bl	8005af4 <HAL_GPIO_WritePin>
    delay_us_short(10); //  10us High
 80033fc:	200a      	movs	r0, #10
 80033fe:	f7ff ffd7 	bl	80033b0 <delay_us_short>
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8003402:	887b      	ldrh	r3, [r7, #2]
 8003404:	2200      	movs	r2, #0
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f002 fb73 	bl	8005af4 <HAL_GPIO_WritePin>
}
 800340e:	bf00      	nop
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <HAL_GPIO_EXTI_Callback>:

//  Echo CPU 
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	4603      	mov	r3, r0
 8003420:	80fb      	strh	r3, [r7, #6]
    //  (Timer)
    uint32_t now = __HAL_TIM_GET_COUNTER(&htim2);
 8003422:	4b31      	ldr	r3, [pc, #196]	@ (80034e8 <HAL_GPIO_EXTI_Callback+0xd0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	60bb      	str	r3, [r7, #8]

    Ultrasonic_t *target = NULL;
 800342a:	2300      	movs	r3, #0
 800342c:	617b      	str	r3, [r7, #20]
    GPIO_TypeDef *target_port = NULL;
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]

    // 1. 
    if (GPIO_Pin == L_ECHO_PIN) {
 8003432:	88fb      	ldrh	r3, [r7, #6]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d104      	bne.n	8003442 <HAL_GPIO_EXTI_Callback+0x2a>
        target = &us_L;
 8003438:	4b2c      	ldr	r3, [pc, #176]	@ (80034ec <HAL_GPIO_EXTI_Callback+0xd4>)
 800343a:	617b      	str	r3, [r7, #20]
        target_port = L_ECHO_PORT;
 800343c:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	e00e      	b.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
    }
    else if (GPIO_Pin == C_ECHO_PIN) {
 8003442:	88fb      	ldrh	r3, [r7, #6]
 8003444:	2b10      	cmp	r3, #16
 8003446:	d104      	bne.n	8003452 <HAL_GPIO_EXTI_Callback+0x3a>
        target = &us_C;
 8003448:	4b2a      	ldr	r3, [pc, #168]	@ (80034f4 <HAL_GPIO_EXTI_Callback+0xdc>)
 800344a:	617b      	str	r3, [r7, #20]
        target_port = C_ECHO_PORT;
 800344c:	4b28      	ldr	r3, [pc, #160]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800344e:	613b      	str	r3, [r7, #16]
 8003450:	e006      	b.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
    }
    else if (GPIO_Pin == R_ECHO_PIN) {
 8003452:	88fb      	ldrh	r3, [r7, #6]
 8003454:	2b04      	cmp	r3, #4
 8003456:	d103      	bne.n	8003460 <HAL_GPIO_EXTI_Callback+0x48>
        target = &us_R;
 8003458:	4b27      	ldr	r3, [pc, #156]	@ (80034f8 <HAL_GPIO_EXTI_Callback+0xe0>)
 800345a:	617b      	str	r3, [r7, #20]
        target_port = R_ECHO_PORT;
 800345c:	4b24      	ldr	r3, [pc, #144]	@ (80034f0 <HAL_GPIO_EXTI_Callback+0xd8>)
 800345e:	613b      	str	r3, [r7, #16]
    }

    // 2. 
    if (target != NULL) {
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d03c      	beq.n	80034e0 <HAL_GPIO_EXTI_Callback+0xc8>
        if (HAL_GPIO_ReadPin(target_port, GPIO_Pin) == GPIO_PIN_SET) {
 8003466:	88fb      	ldrh	r3, [r7, #6]
 8003468:	4619      	mov	r1, r3
 800346a:	6938      	ldr	r0, [r7, #16]
 800346c:	f002 fb2a 	bl	8005ac4 <HAL_GPIO_ReadPin>
 8003470:	4603      	mov	r3, r0
 8003472:	2b01      	cmp	r3, #1
 8003474:	d106      	bne.n	8003484 <HAL_GPIO_EXTI_Callback+0x6c>
            target->start_tick = now;
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	601a      	str	r2, [r3, #0]
            target->is_measuring = true;
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	2201      	movs	r2, #1
 8003480:	721a      	strb	r2, [r3, #8]
                target->distance = (float)duration * 0.017f; // cm
                target->valid = 1; // 
            }
        }
    }
}
 8003482:	e02d      	b.n	80034e0 <HAL_GPIO_EXTI_Callback+0xc8>
            if (target->is_measuring) {
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	7a1b      	ldrb	r3, [r3, #8]
 8003488:	b2db      	uxtb	r3, r3
 800348a:	2b00      	cmp	r3, #0
 800348c:	d028      	beq.n	80034e0 <HAL_GPIO_EXTI_Callback+0xc8>
                target->end_tick = now;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	68ba      	ldr	r2, [r7, #8]
 8003492:	605a      	str	r2, [r3, #4]
                target->is_measuring = false;
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	2200      	movs	r2, #0
 8003498:	721a      	strb	r2, [r3, #8]
                if (target->end_tick >= target->start_tick) {
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d306      	bcc.n	80034b4 <HAL_GPIO_EXTI_Callback+0x9c>
                    duration = target->end_tick - target->start_tick;
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	685a      	ldr	r2, [r3, #4]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	e006      	b.n	80034c2 <HAL_GPIO_EXTI_Callback+0xaa>
                    duration = (0xFFFFFFFF - target->start_tick) + target->end_tick;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	685a      	ldr	r2, [r3, #4]
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	3b01      	subs	r3, #1
 80034c0:	60fb      	str	r3, [r7, #12]
                target->distance = (float)duration * 0.017f; // cm
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	ee07 3a90 	vmov	s15, r3
 80034c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034cc:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80034fc <HAL_GPIO_EXTI_Callback+0xe4>
 80034d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	edc3 7a03 	vstr	s15, [r3, #12]
                target->valid = 1; // 
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2201      	movs	r2, #1
 80034de:	741a      	strb	r2, [r3, #16]
}
 80034e0:	bf00      	nop
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	20000458 	.word	0x20000458
 80034ec:	20000a10 	.word	0x20000a10
 80034f0:	48000400 	.word	0x48000400
 80034f4:	20000a24 	.word	0x20000a24
 80034f8:	20000a38 	.word	0x20000a38
 80034fc:	3c8b4396 	.word	0x3c8b4396

08003500 <Task_Ultrasonic_Update>:

// 
void Task_Ultrasonic_Update(void) {
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick(); //  (ms)
 8003506:	f001 fd51 	bl	8004fac <HAL_GetTick>
 800350a:	6038      	str	r0, [r7, #0]
    switch (measure_step) {
 800350c:	4b59      	ldr	r3, [pc, #356]	@ (8003674 <Task_Ultrasonic_Update+0x174>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	2b02      	cmp	r3, #2
 8003512:	f000 8096 	beq.w	8003642 <Task_Ultrasonic_Update+0x142>
 8003516:	2b02      	cmp	r3, #2
 8003518:	f300 80a7 	bgt.w	800366a <Task_Ultrasonic_Update+0x16a>
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <Task_Ultrasonic_Update+0x26>
 8003520:	2b01      	cmp	r3, #1
 8003522:	d041      	beq.n	80035a8 <Task_Ultrasonic_Update+0xa8>

            measure_step = 0; // 
            //  last_process_tick case 0 
            break;
    }
}
 8003524:	e0a1      	b.n	800366a <Task_Ultrasonic_Update+0x16a>
            if (current_time - last_process_tick > 10) {
 8003526:	4b54      	ldr	r3, [pc, #336]	@ (8003678 <Task_Ultrasonic_Update+0x178>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b0a      	cmp	r3, #10
 8003530:	f240 8098 	bls.w	8003664 <Task_Ultrasonic_Update+0x164>
                if (current_sensor_idx == 0) US_Trigger(L_TRIG_PORT, L_TRIG_PIN);
 8003534:	4b51      	ldr	r3, [pc, #324]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d105      	bne.n	8003548 <Task_Ultrasonic_Update+0x48>
 800353c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003540:	484f      	ldr	r0, [pc, #316]	@ (8003680 <Task_Ultrasonic_Update+0x180>)
 8003542:	f7ff ff4f 	bl	80033e4 <US_Trigger>
 8003546:	e011      	b.n	800356c <Task_Ultrasonic_Update+0x6c>
                else if (current_sensor_idx == 1) US_Trigger(C_TRIG_PORT, C_TRIG_PIN);
 8003548:	4b4c      	ldr	r3, [pc, #304]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d105      	bne.n	800355c <Task_Ultrasonic_Update+0x5c>
 8003550:	2108      	movs	r1, #8
 8003552:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003556:	f7ff ff45 	bl	80033e4 <US_Trigger>
 800355a:	e007      	b.n	800356c <Task_Ultrasonic_Update+0x6c>
                else if (current_sensor_idx == 2) US_Trigger(R_TRIG_PORT, R_TRIG_PIN);
 800355c:	4b47      	ldr	r3, [pc, #284]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800355e:	781b      	ldrb	r3, [r3, #0]
 8003560:	2b02      	cmp	r3, #2
 8003562:	d103      	bne.n	800356c <Task_Ultrasonic_Update+0x6c>
 8003564:	2102      	movs	r1, #2
 8003566:	4847      	ldr	r0, [pc, #284]	@ (8003684 <Task_Ultrasonic_Update+0x184>)
 8003568:	f7ff ff3c 	bl	80033e4 <US_Trigger>
                if(current_sensor_idx == 0) us_L.valid = 0;
 800356c:	4b43      	ldr	r3, [pc, #268]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d103      	bne.n	800357c <Task_Ultrasonic_Update+0x7c>
 8003574:	4b44      	ldr	r3, [pc, #272]	@ (8003688 <Task_Ultrasonic_Update+0x188>)
 8003576:	2200      	movs	r2, #0
 8003578:	741a      	strb	r2, [r3, #16]
 800357a:	e00e      	b.n	800359a <Task_Ultrasonic_Update+0x9a>
                else if(current_sensor_idx == 1) us_C.valid = 0;
 800357c:	4b3f      	ldr	r3, [pc, #252]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d103      	bne.n	800358c <Task_Ultrasonic_Update+0x8c>
 8003584:	4b41      	ldr	r3, [pc, #260]	@ (800368c <Task_Ultrasonic_Update+0x18c>)
 8003586:	2200      	movs	r2, #0
 8003588:	741a      	strb	r2, [r3, #16]
 800358a:	e006      	b.n	800359a <Task_Ultrasonic_Update+0x9a>
                else if(current_sensor_idx == 2) us_R.valid = 0;
 800358c:	4b3b      	ldr	r3, [pc, #236]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	2b02      	cmp	r3, #2
 8003592:	d102      	bne.n	800359a <Task_Ultrasonic_Update+0x9a>
 8003594:	4b3e      	ldr	r3, [pc, #248]	@ (8003690 <Task_Ultrasonic_Update+0x190>)
 8003596:	2200      	movs	r2, #0
 8003598:	741a      	strb	r2, [r3, #16]
                measure_step = 1; // 
 800359a:	4b36      	ldr	r3, [pc, #216]	@ (8003674 <Task_Ultrasonic_Update+0x174>)
 800359c:	2201      	movs	r2, #1
 800359e:	701a      	strb	r2, [r3, #0]
                last_process_tick = current_time;
 80035a0:	4a35      	ldr	r2, [pc, #212]	@ (8003678 <Task_Ultrasonic_Update+0x178>)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	6013      	str	r3, [r2, #0]
            break;
 80035a6:	e05d      	b.n	8003664 <Task_Ultrasonic_Update+0x164>
            bool done = false;
 80035a8:	2300      	movs	r3, #0
 80035aa:	71fb      	strb	r3, [r7, #7]
            if (current_sensor_idx == 0 && us_L.valid) done = true;
 80035ac:	4b33      	ldr	r3, [pc, #204]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d107      	bne.n	80035c4 <Task_Ultrasonic_Update+0xc4>
 80035b4:	4b34      	ldr	r3, [pc, #208]	@ (8003688 <Task_Ultrasonic_Update+0x188>)
 80035b6:	7c1b      	ldrb	r3, [r3, #16]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <Task_Ultrasonic_Update+0xc4>
 80035be:	2301      	movs	r3, #1
 80035c0:	71fb      	strb	r3, [r7, #7]
 80035c2:	e016      	b.n	80035f2 <Task_Ultrasonic_Update+0xf2>
            else if (current_sensor_idx == 1 && us_C.valid) done = true;
 80035c4:	4b2d      	ldr	r3, [pc, #180]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d107      	bne.n	80035dc <Task_Ultrasonic_Update+0xdc>
 80035cc:	4b2f      	ldr	r3, [pc, #188]	@ (800368c <Task_Ultrasonic_Update+0x18c>)
 80035ce:	7c1b      	ldrb	r3, [r3, #16]
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d002      	beq.n	80035dc <Task_Ultrasonic_Update+0xdc>
 80035d6:	2301      	movs	r3, #1
 80035d8:	71fb      	strb	r3, [r7, #7]
 80035da:	e00a      	b.n	80035f2 <Task_Ultrasonic_Update+0xf2>
            else if (current_sensor_idx == 2 && us_R.valid) done = true;
 80035dc:	4b27      	ldr	r3, [pc, #156]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d106      	bne.n	80035f2 <Task_Ultrasonic_Update+0xf2>
 80035e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003690 <Task_Ultrasonic_Update+0x190>)
 80035e6:	7c1b      	ldrb	r3, [r3, #16]
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <Task_Ultrasonic_Update+0xf2>
 80035ee:	2301      	movs	r3, #1
 80035f0:	71fb      	strb	r3, [r7, #7]
            if (done) {
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <Task_Ultrasonic_Update+0x100>
                measure_step = 2; // 
 80035f8:	4b1e      	ldr	r3, [pc, #120]	@ (8003674 <Task_Ultrasonic_Update+0x174>)
 80035fa:	2202      	movs	r2, #2
 80035fc:	701a      	strb	r2, [r3, #0]
            break;
 80035fe:	e033      	b.n	8003668 <Task_Ultrasonic_Update+0x168>
            else if (current_time - last_process_tick > 20) {
 8003600:	4b1d      	ldr	r3, [pc, #116]	@ (8003678 <Task_Ultrasonic_Update+0x178>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	683a      	ldr	r2, [r7, #0]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	2b14      	cmp	r3, #20
 800360a:	d92d      	bls.n	8003668 <Task_Ultrasonic_Update+0x168>
                if(current_sensor_idx == 0) us_L.distance = 999.0;
 800360c:	4b1b      	ldr	r3, [pc, #108]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d103      	bne.n	800361c <Task_Ultrasonic_Update+0x11c>
 8003614:	4b1c      	ldr	r3, [pc, #112]	@ (8003688 <Task_Ultrasonic_Update+0x188>)
 8003616:	4a1f      	ldr	r2, [pc, #124]	@ (8003694 <Task_Ultrasonic_Update+0x194>)
 8003618:	60da      	str	r2, [r3, #12]
 800361a:	e00e      	b.n	800363a <Task_Ultrasonic_Update+0x13a>
                else if(current_sensor_idx == 1) us_C.distance = 999.0;
 800361c:	4b17      	ldr	r3, [pc, #92]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800361e:	781b      	ldrb	r3, [r3, #0]
 8003620:	2b01      	cmp	r3, #1
 8003622:	d103      	bne.n	800362c <Task_Ultrasonic_Update+0x12c>
 8003624:	4b19      	ldr	r3, [pc, #100]	@ (800368c <Task_Ultrasonic_Update+0x18c>)
 8003626:	4a1b      	ldr	r2, [pc, #108]	@ (8003694 <Task_Ultrasonic_Update+0x194>)
 8003628:	60da      	str	r2, [r3, #12]
 800362a:	e006      	b.n	800363a <Task_Ultrasonic_Update+0x13a>
                else if(current_sensor_idx == 2) us_R.distance = 999.0;
 800362c:	4b13      	ldr	r3, [pc, #76]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	2b02      	cmp	r3, #2
 8003632:	d102      	bne.n	800363a <Task_Ultrasonic_Update+0x13a>
 8003634:	4b16      	ldr	r3, [pc, #88]	@ (8003690 <Task_Ultrasonic_Update+0x190>)
 8003636:	4a17      	ldr	r2, [pc, #92]	@ (8003694 <Task_Ultrasonic_Update+0x194>)
 8003638:	60da      	str	r2, [r3, #12]
                measure_step = 2; // 
 800363a:	4b0e      	ldr	r3, [pc, #56]	@ (8003674 <Task_Ultrasonic_Update+0x174>)
 800363c:	2202      	movs	r2, #2
 800363e:	701a      	strb	r2, [r3, #0]
            break;
 8003640:	e012      	b.n	8003668 <Task_Ultrasonic_Update+0x168>
            current_sensor_idx++;
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	3301      	adds	r3, #1
 8003648:	b2da      	uxtb	r2, r3
 800364a:	4b0c      	ldr	r3, [pc, #48]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 800364c:	701a      	strb	r2, [r3, #0]
            if (current_sensor_idx > 2) current_sensor_idx = 0;
 800364e:	4b0b      	ldr	r3, [pc, #44]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d902      	bls.n	800365c <Task_Ultrasonic_Update+0x15c>
 8003656:	4b09      	ldr	r3, [pc, #36]	@ (800367c <Task_Ultrasonic_Update+0x17c>)
 8003658:	2200      	movs	r2, #0
 800365a:	701a      	strb	r2, [r3, #0]
            measure_step = 0; // 
 800365c:	4b05      	ldr	r3, [pc, #20]	@ (8003674 <Task_Ultrasonic_Update+0x174>)
 800365e:	2200      	movs	r2, #0
 8003660:	701a      	strb	r2, [r3, #0]
            break;
 8003662:	e002      	b.n	800366a <Task_Ultrasonic_Update+0x16a>
            break;
 8003664:	bf00      	nop
 8003666:	e000      	b.n	800366a <Task_Ultrasonic_Update+0x16a>
            break;
 8003668:	bf00      	nop
}
 800366a:	bf00      	nop
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	20000a4d 	.word	0x20000a4d
 8003678:	20000a50 	.word	0x20000a50
 800367c:	20000a4c 	.word	0x20000a4c
 8003680:	48000c00 	.word	0x48000c00
 8003684:	48000400 	.word	0x48000400
 8003688:	20000a10 	.word	0x20000a10
 800368c:	20000a24 	.word	0x20000a24
 8003690:	20000a38 	.word	0x20000a38
 8003694:	4479c000 	.word	0x4479c000

08003698 <Task_Movement_Logic>:

void Task_Movement_Logic(void) {
 8003698:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800369c:	b09c      	sub	sp, #112	@ 0x70
 800369e:	af06      	add	r7, sp, #24
    static uint32_t logic_timer = 0;
    //  ms 
    if (HAL_GetTick() - logic_timer < 400) return;
 80036a0:	f001 fc84 	bl	8004fac <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	4bb5      	ldr	r3, [pc, #724]	@ (800397c <Task_Movement_Logic+0x2e4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80036b0:	f0c0 81c5 	bcc.w	8003a3e <Task_Movement_Logic+0x3a6>
    logic_timer = HAL_GetTick();
 80036b4:	f001 fc7a 	bl	8004fac <HAL_GetTick>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4ab0      	ldr	r2, [pc, #704]	@ (800397c <Task_Movement_Logic+0x2e4>)
 80036bc:	6013      	str	r3, [r2, #0]

    // 1.  (Filter Logic)
    float dL = us_L.distance;
 80036be:	4bb0      	ldr	r3, [pc, #704]	@ (8003980 <Task_Movement_Logic+0x2e8>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	657b      	str	r3, [r7, #84]	@ 0x54
    float dC = us_C.distance;
 80036c4:	4baf      	ldr	r3, [pc, #700]	@ (8003984 <Task_Movement_Logic+0x2ec>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	653b      	str	r3, [r7, #80]	@ 0x50
    float dR = us_R.distance;
 80036ca:	4baf      	ldr	r3, [pc, #700]	@ (8003988 <Task_Movement_Logic+0x2f0>)
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (dL <= 0) dL = 999;
 80036d0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80036d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036dc:	d801      	bhi.n	80036e2 <Task_Movement_Logic+0x4a>
 80036de:	4bab      	ldr	r3, [pc, #684]	@ (800398c <Task_Movement_Logic+0x2f4>)
 80036e0:	657b      	str	r3, [r7, #84]	@ 0x54
    if (dC <= 0) dC = 999;
 80036e2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80036e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ee:	d801      	bhi.n	80036f4 <Task_Movement_Logic+0x5c>
 80036f0:	4ba6      	ldr	r3, [pc, #664]	@ (800398c <Task_Movement_Logic+0x2f4>)
 80036f2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (dR <= 0) dR = 999;
 80036f4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80036f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80036fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003700:	d801      	bhi.n	8003706 <Task_Movement_Logic+0x6e>
 8003702:	4ba2      	ldr	r3, [pc, #648]	@ (800398c <Task_Movement_Logic+0x2f4>)
 8003704:	64fb      	str	r3, [r7, #76]	@ 0x4c

    float min_dist = 999.0f;
 8003706:	4ba1      	ldr	r3, [pc, #644]	@ (800398c <Task_Movement_Logic+0x2f4>)
 8003708:	64bb      	str	r3, [r7, #72]	@ 0x48
    Zone_t detected_zone = ZONE_NONE;
 800370a:	2300      	movs	r3, #0
 800370c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // 
    if (dL < DETECT_THRESHOLD) { min_dist = dL; detected_zone = ZONE_LEFT; }
 8003710:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8003714:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800371c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003720:	d504      	bpl.n	800372c <Task_Movement_Logic+0x94>
 8003722:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003724:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003726:	2301      	movs	r3, #1
 8003728:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (dC < DETECT_THRESHOLD && dC < min_dist) { min_dist = dC; detected_zone = ZONE_CENTER; }
 800372c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8003730:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003734:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373c:	d50d      	bpl.n	800375a <Task_Movement_Logic+0xc2>
 800373e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8003742:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003746:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800374a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800374e:	d504      	bpl.n	800375a <Task_Movement_Logic+0xc2>
 8003750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003752:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003754:	2302      	movs	r3, #2
 8003756:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (dR < DETECT_THRESHOLD && dR < min_dist) { min_dist = dR; detected_zone = ZONE_RIGHT; }
 800375a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800375e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8003762:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800376a:	d50d      	bpl.n	8003788 <Task_Movement_Logic+0xf0>
 800376c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003770:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003774:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800377c:	d504      	bpl.n	8003788 <Task_Movement_Logic+0xf0>
 800377e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003780:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003782:	2303      	movs	r3, #3
 8003784:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    // ==========================================
	// --- BLE  (New) ---
	// ==========================================
	if (sentry_mode_enabled == 1)
 8003788:	4b81      	ldr	r3, [pc, #516]	@ (8003990 <Task_Movement_Logic+0x2f8>)
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b01      	cmp	r3, #1
 8003790:	d12b      	bne.n	80037ea <Task_Movement_Logic+0x152>
	{
		uint8_t current_alert = 0; // 0: save , 1: alert
 8003792:	2300      	movs	r3, #0
 8003794:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

		// 
		if (detected_zone != ZONE_NONE && min_dist < (DETECT_THRESHOLD - 5.0f)) {
 8003798:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800379c:	2b00      	cmp	r3, #0
 800379e:	d00c      	beq.n	80037ba <Task_Movement_Logic+0x122>
 80037a0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80037a4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80037a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b0:	d503      	bpl.n	80037ba <Task_Movement_Logic+0x122>
			current_alert = 1;
 80037b2:	2301      	movs	r3, #1
 80037b4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80037b8:	e002      	b.n	80037c0 <Task_Movement_Logic+0x128>
			//  LED  
			 // HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
		} else {
			current_alert = 0;
 80037ba:	2300      	movs	r3, #0
 80037bc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
			 // HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
		}

		//  BLE  ()
		if (current_alert != last_alert_status) {
 80037c0:	4b74      	ldr	r3, [pc, #464]	@ (8003994 <Task_Movement_Logic+0x2fc>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d00e      	beq.n	80037ea <Task_Movement_Logic+0x152>
			BLE_Send_Alert_Status(current_alert);
 80037cc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff fa43 	bl	8002c5c <BLE_Send_Alert_Status>
			last_alert_status = current_alert;
 80037d6:	4a6f      	ldr	r2, [pc, #444]	@ (8003994 <Task_Movement_Logic+0x2fc>)
 80037d8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80037dc:	7013      	strb	r3, [r2, #0]
			printf(">>> BLE ALERT SENT: %d <<<\r\n", current_alert);
 80037de:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80037e2:	4619      	mov	r1, r3
 80037e4:	486c      	ldr	r0, [pc, #432]	@ (8003998 <Task_Movement_Logic+0x300>)
 80037e6:	f008 f9e1 	bl	800bbac <iprintf>
		}
	}
    // 2.  (Movement Analysis)
	static uint32_t print_timer = 0;
	if (HAL_GetTick() - print_timer > 500) {
 80037ea:	f001 fbdf 	bl	8004fac <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	4b6a      	ldr	r3, [pc, #424]	@ (800399c <Task_Movement_Logic+0x304>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80037fa:	f240 8121 	bls.w	8003a40 <Task_Movement_Logic+0x3a8>
		print_timer = HAL_GetTick();
 80037fe:	f001 fbd5 	bl	8004fac <HAL_GetTick>
 8003802:	4603      	mov	r3, r0
 8003804:	4a65      	ldr	r2, [pc, #404]	@ (800399c <Task_Movement_Logic+0x304>)
 8003806:	6013      	str	r3, [r2, #0]
	    char status_msg[64] = "Waiting...";
 8003808:	4a65      	ldr	r2, [pc, #404]	@ (80039a0 <Task_Movement_Logic+0x308>)
 800380a:	463b      	mov	r3, r7
 800380c:	6810      	ldr	r0, [r2, #0]
 800380e:	6851      	ldr	r1, [r2, #4]
 8003810:	c303      	stmia	r3!, {r0, r1}
 8003812:	8911      	ldrh	r1, [r2, #8]
 8003814:	7a92      	ldrb	r2, [r2, #10]
 8003816:	8019      	strh	r1, [r3, #0]
 8003818:	709a      	strb	r2, [r3, #2]
 800381a:	f107 030b 	add.w	r3, r7, #11
 800381e:	2235      	movs	r2, #53	@ 0x35
 8003820:	2100      	movs	r1, #0
 8003822:	4618      	mov	r0, r3
 8003824:	f008 fb2c 	bl	800be80 <memset>

	    if (detected_zone == ZONE_NONE) {
 8003828:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800382c:	2b00      	cmp	r3, #0
 800382e:	d108      	bne.n	8003842 <Task_Movement_Logic+0x1aa>
	        sprintf(status_msg, "No Target");
 8003830:	463b      	mov	r3, r7
 8003832:	495c      	ldr	r1, [pc, #368]	@ (80039a4 <Task_Movement_Logic+0x30c>)
 8003834:	4618      	mov	r0, r3
 8003836:	f008 fa29 	bl	800bc8c <siprintf>
	        last_zone = ZONE_NONE; // 
 800383a:	4b5b      	ldr	r3, [pc, #364]	@ (80039a8 <Task_Movement_Logic+0x310>)
 800383c:	2200      	movs	r2, #0
 800383e:	701a      	strb	r2, [r3, #0]
 8003840:	e0d6      	b.n	80039f0 <Task_Movement_Logic+0x358>
	    }
	    else {
	        // ---  (Left <-> Right) ---
	        if (last_zone != ZONE_NONE && last_zone != detected_zone) {
 8003842:	4b59      	ldr	r3, [pc, #356]	@ (80039a8 <Task_Movement_Logic+0x310>)
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d044      	beq.n	80038d4 <Task_Movement_Logic+0x23c>
 800384a:	4b57      	ldr	r3, [pc, #348]	@ (80039a8 <Task_Movement_Logic+0x310>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8003852:	429a      	cmp	r2, r3
 8003854:	d03e      	beq.n	80038d4 <Task_Movement_Logic+0x23c>
	            if (last_zone == ZONE_LEFT && detected_zone == ZONE_CENTER) sprintf(status_msg, "Moving RIGHT (L->C) >>>");
 8003856:	4b54      	ldr	r3, [pc, #336]	@ (80039a8 <Task_Movement_Logic+0x310>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d109      	bne.n	8003872 <Task_Movement_Logic+0x1da>
 800385e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003862:	2b02      	cmp	r3, #2
 8003864:	d105      	bne.n	8003872 <Task_Movement_Logic+0x1da>
 8003866:	463b      	mov	r3, r7
 8003868:	4950      	ldr	r1, [pc, #320]	@ (80039ac <Task_Movement_Logic+0x314>)
 800386a:	4618      	mov	r0, r3
 800386c:	f008 fa0e 	bl	800bc8c <siprintf>
 8003870:	e02f      	b.n	80038d2 <Task_Movement_Logic+0x23a>
	            else if (last_zone == ZONE_CENTER && detected_zone == ZONE_RIGHT) sprintf(status_msg, "Moving RIGHT (C->R) >>>");
 8003872:	4b4d      	ldr	r3, [pc, #308]	@ (80039a8 <Task_Movement_Logic+0x310>)
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d109      	bne.n	800388e <Task_Movement_Logic+0x1f6>
 800387a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800387e:	2b03      	cmp	r3, #3
 8003880:	d105      	bne.n	800388e <Task_Movement_Logic+0x1f6>
 8003882:	463b      	mov	r3, r7
 8003884:	494a      	ldr	r1, [pc, #296]	@ (80039b0 <Task_Movement_Logic+0x318>)
 8003886:	4618      	mov	r0, r3
 8003888:	f008 fa00 	bl	800bc8c <siprintf>
 800388c:	e021      	b.n	80038d2 <Task_Movement_Logic+0x23a>
	            else if (last_zone == ZONE_RIGHT && detected_zone == ZONE_CENTER) sprintf(status_msg, "Moving LEFT (R->C) <<<");
 800388e:	4b46      	ldr	r3, [pc, #280]	@ (80039a8 <Task_Movement_Logic+0x310>)
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	2b03      	cmp	r3, #3
 8003894:	d109      	bne.n	80038aa <Task_Movement_Logic+0x212>
 8003896:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800389a:	2b02      	cmp	r3, #2
 800389c:	d105      	bne.n	80038aa <Task_Movement_Logic+0x212>
 800389e:	463b      	mov	r3, r7
 80038a0:	4944      	ldr	r1, [pc, #272]	@ (80039b4 <Task_Movement_Logic+0x31c>)
 80038a2:	4618      	mov	r0, r3
 80038a4:	f008 f9f2 	bl	800bc8c <siprintf>
 80038a8:	e013      	b.n	80038d2 <Task_Movement_Logic+0x23a>
	            else if (last_zone == ZONE_CENTER && detected_zone == ZONE_LEFT) sprintf(status_msg, "Moving LEFT (C->L) <<<");
 80038aa:	4b3f      	ldr	r3, [pc, #252]	@ (80039a8 <Task_Movement_Logic+0x310>)
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d109      	bne.n	80038c6 <Task_Movement_Logic+0x22e>
 80038b2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d105      	bne.n	80038c6 <Task_Movement_Logic+0x22e>
 80038ba:	463b      	mov	r3, r7
 80038bc:	493e      	ldr	r1, [pc, #248]	@ (80039b8 <Task_Movement_Logic+0x320>)
 80038be:	4618      	mov	r0, r3
 80038c0:	f008 f9e4 	bl	800bc8c <siprintf>
 80038c4:	e005      	b.n	80038d2 <Task_Movement_Logic+0x23a>
	            else sprintf(status_msg, "Position Changed"); //  L  R ()
 80038c6:	463b      	mov	r3, r7
 80038c8:	493c      	ldr	r1, [pc, #240]	@ (80039bc <Task_Movement_Logic+0x324>)
 80038ca:	4618      	mov	r0, r3
 80038cc:	f008 f9de 	bl	800bc8c <siprintf>
	            if (last_zone == ZONE_LEFT && detected_zone == ZONE_CENTER) sprintf(status_msg, "Moving RIGHT (L->C) >>>");
 80038d0:	e087      	b.n	80039e2 <Task_Movement_Logic+0x34a>
 80038d2:	e086      	b.n	80039e2 <Task_Movement_Logic+0x34a>
	        }
	        // ---  (/) ---
	        else if (last_zone == detected_zone) {
 80038d4:	4b34      	ldr	r3, [pc, #208]	@ (80039a8 <Task_Movement_Logic+0x310>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80038dc:	429a      	cmp	r2, r3
 80038de:	d17b      	bne.n	80039d8 <Task_Movement_Logic+0x340>
	            float diff = min_dist - last_min_distance;
 80038e0:	4b37      	ldr	r3, [pc, #220]	@ (80039c0 <Task_Movement_Logic+0x328>)
 80038e2:	edd3 7a00 	vldr	s15, [r3]
 80038e6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80038ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038ee:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

	            if (diff < -MOVE_HYSTERESIS) sprintf(status_msg, "Approaching (%.0fcm)", min_dist);
 80038f2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80038f6:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 80038fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003902:	d509      	bpl.n	8003918 <Task_Movement_Logic+0x280>
 8003904:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8003906:	f7fc fe1f 	bl	8000548 <__aeabi_f2d>
 800390a:	4602      	mov	r2, r0
 800390c:	460b      	mov	r3, r1
 800390e:	4638      	mov	r0, r7
 8003910:	492c      	ldr	r1, [pc, #176]	@ (80039c4 <Task_Movement_Logic+0x32c>)
 8003912:	f008 f9bb 	bl	800bc8c <siprintf>
 8003916:	e064      	b.n	80039e2 <Task_Movement_Logic+0x34a>
	            else if (diff > MOVE_HYSTERESIS) sprintf(status_msg, "Leaving (%.0fcm)", min_dist);
 8003918:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800391c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003928:	dd09      	ble.n	800393e <Task_Movement_Logic+0x2a6>
 800392a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800392c:	f7fc fe0c 	bl	8000548 <__aeabi_f2d>
 8003930:	4602      	mov	r2, r0
 8003932:	460b      	mov	r3, r1
 8003934:	4638      	mov	r0, r7
 8003936:	4924      	ldr	r1, [pc, #144]	@ (80039c8 <Task_Movement_Logic+0x330>)
 8003938:	f008 f9a8 	bl	800bc8c <siprintf>
 800393c:	e051      	b.n	80039e2 <Task_Movement_Logic+0x34a>
	            else {
	                 // 
	                 if(detected_zone == ZONE_LEFT) sprintf(status_msg, "Stationary [LEFT]");
 800393e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003942:	2b01      	cmp	r3, #1
 8003944:	d105      	bne.n	8003952 <Task_Movement_Logic+0x2ba>
 8003946:	463b      	mov	r3, r7
 8003948:	4920      	ldr	r1, [pc, #128]	@ (80039cc <Task_Movement_Logic+0x334>)
 800394a:	4618      	mov	r0, r3
 800394c:	f008 f99e 	bl	800bc8c <siprintf>
 8003950:	e047      	b.n	80039e2 <Task_Movement_Logic+0x34a>
	                 else if(detected_zone == ZONE_CENTER) sprintf(status_msg, "Stationary [CENTER]");
 8003952:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003956:	2b02      	cmp	r3, #2
 8003958:	d105      	bne.n	8003966 <Task_Movement_Logic+0x2ce>
 800395a:	463b      	mov	r3, r7
 800395c:	491c      	ldr	r1, [pc, #112]	@ (80039d0 <Task_Movement_Logic+0x338>)
 800395e:	4618      	mov	r0, r3
 8003960:	f008 f994 	bl	800bc8c <siprintf>
 8003964:	e03d      	b.n	80039e2 <Task_Movement_Logic+0x34a>
	                 else if(detected_zone == ZONE_RIGHT) sprintf(status_msg, "Stationary [RIGHT]");
 8003966:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800396a:	2b03      	cmp	r3, #3
 800396c:	d139      	bne.n	80039e2 <Task_Movement_Logic+0x34a>
 800396e:	463b      	mov	r3, r7
 8003970:	4918      	ldr	r1, [pc, #96]	@ (80039d4 <Task_Movement_Logic+0x33c>)
 8003972:	4618      	mov	r0, r3
 8003974:	f008 f98a 	bl	800bc8c <siprintf>
 8003978:	e033      	b.n	80039e2 <Task_Movement_Logic+0x34a>
 800397a:	bf00      	nop
 800397c:	20000a60 	.word	0x20000a60
 8003980:	20000a10 	.word	0x20000a10
 8003984:	20000a24 	.word	0x20000a24
 8003988:	20000a38 	.word	0x20000a38
 800398c:	4479c000 	.word	0x4479c000
 8003990:	20000a5c 	.word	0x20000a5c
 8003994:	20000a5d 	.word	0x20000a5d
 8003998:	0800e0ec 	.word	0x0800e0ec
 800399c:	20000a64 	.word	0x20000a64
 80039a0:	0800e248 	.word	0x0800e248
 80039a4:	0800e10c 	.word	0x0800e10c
 80039a8:	20000a54 	.word	0x20000a54
 80039ac:	0800e118 	.word	0x0800e118
 80039b0:	0800e130 	.word	0x0800e130
 80039b4:	0800e148 	.word	0x0800e148
 80039b8:	0800e160 	.word	0x0800e160
 80039bc:	0800e178 	.word	0x0800e178
 80039c0:	20000a58 	.word	0x20000a58
 80039c4:	0800e18c 	.word	0x0800e18c
 80039c8:	0800e1a4 	.word	0x0800e1a4
 80039cc:	0800e1b8 	.word	0x0800e1b8
 80039d0:	0800e1cc 	.word	0x0800e1cc
 80039d4:	0800e1e0 	.word	0x0800e1e0
	            }
	        }
	        else {
	             // 
	             sprintf(status_msg, "Target Detected!");
 80039d8:	463b      	mov	r3, r7
 80039da:	491b      	ldr	r1, [pc, #108]	@ (8003a48 <Task_Movement_Logic+0x3b0>)
 80039dc:	4618      	mov	r0, r3
 80039de:	f008 f955 	bl	800bc8c <siprintf>
	        }

	        // 
	        last_zone = detected_zone;
 80039e2:	4a1a      	ldr	r2, [pc, #104]	@ (8003a4c <Task_Movement_Logic+0x3b4>)
 80039e4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80039e8:	7013      	strb	r3, [r2, #0]
	        last_min_distance = min_dist;
 80039ea:	4a19      	ldr	r2, [pc, #100]	@ (8003a50 <Task_Movement_Logic+0x3b8>)
 80039ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039ee:	6013      	str	r3, [r2, #0]
	    }
	    printf("[L:%3.0f C:%3.0f R:%3.0f] -> %s\r\n", dL, dC, dR, status_msg);
 80039f0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80039f2:	f7fc fda9 	bl	8000548 <__aeabi_f2d>
 80039f6:	4680      	mov	r8, r0
 80039f8:	4689      	mov	r9, r1
 80039fa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80039fc:	f7fc fda4 	bl	8000548 <__aeabi_f2d>
 8003a00:	4604      	mov	r4, r0
 8003a02:	460d      	mov	r5, r1
 8003a04:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8003a06:	f7fc fd9f 	bl	8000548 <__aeabi_f2d>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	4639      	mov	r1, r7
 8003a10:	9104      	str	r1, [sp, #16]
 8003a12:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003a16:	e9cd 4500 	strd	r4, r5, [sp]
 8003a1a:	4642      	mov	r2, r8
 8003a1c:	464b      	mov	r3, r9
 8003a1e:	480d      	ldr	r0, [pc, #52]	@ (8003a54 <Task_Movement_Logic+0x3bc>)
 8003a20:	f008 f8c4 	bl	800bbac <iprintf>
	    if (sentry_mode_enabled == 1)
 8003a24:	4b0c      	ldr	r3, [pc, #48]	@ (8003a58 <Task_Movement_Logic+0x3c0>)
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d103      	bne.n	8003a36 <Task_Movement_Logic+0x39e>
	    	printf("Active !! \r\n");
 8003a2e:	480b      	ldr	r0, [pc, #44]	@ (8003a5c <Task_Movement_Logic+0x3c4>)
 8003a30:	f008 f924 	bl	800bc7c <puts>
 8003a34:	e004      	b.n	8003a40 <Task_Movement_Logic+0x3a8>
	    else
	    	printf("Inactive !! \r\n");
 8003a36:	480a      	ldr	r0, [pc, #40]	@ (8003a60 <Task_Movement_Logic+0x3c8>)
 8003a38:	f008 f920 	bl	800bc7c <puts>
 8003a3c:	e000      	b.n	8003a40 <Task_Movement_Logic+0x3a8>
    if (HAL_GetTick() - logic_timer < 400) return;
 8003a3e:	bf00      	nop
	}



}
 8003a40:	3758      	adds	r7, #88	@ 0x58
 8003a42:	46bd      	mov	sp, r7
 8003a44:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003a48:	0800e1f4 	.word	0x0800e1f4
 8003a4c:	20000a54 	.word	0x20000a54
 8003a50:	20000a58 	.word	0x20000a58
 8003a54:	0800e208 	.word	0x0800e208
 8003a58:	20000a5c 	.word	0x20000a5c
 8003a5c:	0800e22c 	.word	0x0800e22c
 8003a60:	0800e238 	.word	0x0800e238

08003a64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003a68:	f001 fa38 	bl	8004edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003a6c:	f000 f828 	bl	8003ac0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003a70:	f000 f9d2 	bl	8003e18 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 8003a74:	f000 f886 	bl	8003b84 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8003a78:	f000 f8bc 	bl	8003bf4 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8003a7c:	f000 f8fa 	bl	8003c74 <MX_QUADSPI_Init>
  MX_USART3_UART_Init();
 8003a80:	f000 f96c 	bl	8003d5c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8003a84:	f000 f99a 	bl	8003dbc <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 8003a88:	f000 f91a 	bl	8003cc0 <MX_TIM2_Init>
  MX_BlueNRG_MS_Init();
 8003a8c:	f7fd fa72 	bl	8000f74 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8003a90:	4808      	ldr	r0, [pc, #32]	@ (8003ab4 <main+0x50>)
 8003a92:	f004 fca1 	bl	80083d8 <HAL_TIM_Base_Start>
  printf("\r\n=== STM32 3-Way Ultrasonic System (Non-Blocking) ===\r\n");
 8003a96:	4808      	ldr	r0, [pc, #32]	@ (8003ab8 <main+0x54>)
 8003a98:	f008 f8f0 	bl	800bc7c <puts>
  printf("System Started.\r\n");
 8003a9c:	4807      	ldr	r0, [pc, #28]	@ (8003abc <main+0x58>)
 8003a9e:	f008 f8ed 	bl	800bc7c <puts>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_BlueNRG_MS_Process();
 8003aa2:	f7fd fb3f 	bl	8001124 <MX_BlueNRG_MS_Process>
  Task_Ultrasonic_Update();
 8003aa6:	f7ff fd2b 	bl	8003500 <Task_Ultrasonic_Update>
  Task_Movement_Logic();
 8003aaa:	f7ff fdf5 	bl	8003698 <Task_Movement_Logic>
  MX_BlueNRG_MS_Process();
 8003aae:	bf00      	nop
 8003ab0:	e7f7      	b.n	8003aa2 <main+0x3e>
 8003ab2:	bf00      	nop
 8003ab4:	20000458 	.word	0x20000458
 8003ab8:	0800e254 	.word	0x0800e254
 8003abc:	0800e28c 	.word	0x0800e28c

08003ac0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b096      	sub	sp, #88	@ 0x58
 8003ac4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ac6:	f107 0314 	add.w	r3, r7, #20
 8003aca:	2244      	movs	r2, #68	@ 0x44
 8003acc:	2100      	movs	r1, #0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f008 f9d6 	bl	800be80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003ad4:	463b      	mov	r3, r7
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	605a      	str	r2, [r3, #4]
 8003adc:	609a      	str	r2, [r3, #8]
 8003ade:	60da      	str	r2, [r3, #12]
 8003ae0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003ae2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003ae6:	f002 fad3 	bl	8006090 <HAL_PWREx_ControlVoltageScaling>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d001      	beq.n	8003af4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003af0:	f000 fb3e 	bl	8004170 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003af4:	f002 faae 	bl	8006054 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003af8:	4b21      	ldr	r3, [pc, #132]	@ (8003b80 <SystemClock_Config+0xc0>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	4a20      	ldr	r2, [pc, #128]	@ (8003b80 <SystemClock_Config+0xc0>)
 8003b00:	f023 0318 	bic.w	r3, r3, #24
 8003b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8003b08:	2314      	movs	r3, #20
 8003b0a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003b10:	2301      	movs	r3, #1
 8003b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003b14:	2300      	movs	r3, #0
 8003b16:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8003b18:	2360      	movs	r3, #96	@ 0x60
 8003b1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8003b20:	2301      	movs	r3, #1
 8003b22:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003b24:	2301      	movs	r3, #1
 8003b26:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8003b28:	2328      	movs	r3, #40	@ 0x28
 8003b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8003b2c:	2307      	movs	r3, #7
 8003b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003b30:	2302      	movs	r3, #2
 8003b32:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003b34:	2302      	movs	r3, #2
 8003b36:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003b38:	f107 0314 	add.w	r3, r7, #20
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f002 fbc9 	bl	80062d4 <HAL_RCC_OscConfig>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8003b48:	f000 fb12 	bl	8004170 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003b4c:	230f      	movs	r3, #15
 8003b4e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b50:	2303      	movs	r3, #3
 8003b52:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003b60:	463b      	mov	r3, r7
 8003b62:	2104      	movs	r1, #4
 8003b64:	4618      	mov	r0, r3
 8003b66:	f002 ff91 	bl	8006a8c <HAL_RCC_ClockConfig>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d001      	beq.n	8003b74 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8003b70:	f000 fafe 	bl	8004170 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8003b74:	f003 fc98 	bl	80074a8 <HAL_RCCEx_EnableMSIPLLMode>
}
 8003b78:	bf00      	nop
 8003b7a:	3758      	adds	r7, #88	@ 0x58
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000

08003b84 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8003b88:	4b18      	ldr	r3, [pc, #96]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003b8a:	4a19      	ldr	r2, [pc, #100]	@ (8003bf0 <MX_DFSDM1_Init+0x6c>)
 8003b8c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8003b8e:	4b17      	ldr	r3, [pc, #92]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003b90:	2201      	movs	r2, #1
 8003b92:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003b94:	4b15      	ldr	r3, [pc, #84]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8003b9a:	4b14      	ldr	r3, [pc, #80]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003ba0:	4b12      	ldr	r3, [pc, #72]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003ba6:	4b11      	ldr	r3, [pc, #68]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003bac:	4b0f      	ldr	r3, [pc, #60]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003bb2:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003bba:	4b0c      	ldr	r3, [pc, #48]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8003bc6:	4b09      	ldr	r3, [pc, #36]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bc8:	2201      	movs	r2, #1
 8003bca:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8003bcc:	4b07      	ldr	r3, [pc, #28]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8003bd2:	4b06      	ldr	r3, [pc, #24]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8003bd8:	4804      	ldr	r0, [pc, #16]	@ (8003bec <MX_DFSDM1_Init+0x68>)
 8003bda:	f001 fb29 	bl	8005230 <HAL_DFSDM_ChannelInit>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 8003be4:	f000 fac4 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8003be8:	bf00      	nop
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	20000388 	.word	0x20000388
 8003bf0:	40016020 	.word	0x40016020

08003bf4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003bfa:	4a1c      	ldr	r2, [pc, #112]	@ (8003c6c <MX_I2C2_Init+0x78>)
 8003bfc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8003bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c00:	4a1b      	ldr	r2, [pc, #108]	@ (8003c70 <MX_I2C2_Init+0x7c>)
 8003c02:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003c04:	4b18      	ldr	r3, [pc, #96]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c0a:	4b17      	ldr	r3, [pc, #92]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c10:	4b15      	ldr	r3, [pc, #84]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003c16:	4b14      	ldr	r3, [pc, #80]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003c1c:	4b12      	ldr	r3, [pc, #72]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c22:	4b11      	ldr	r3, [pc, #68]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c28:	4b0f      	ldr	r3, [pc, #60]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003c2e:	480e      	ldr	r0, [pc, #56]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c30:	f001 ffaa 	bl	8005b88 <HAL_I2C_Init>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003c3a:	f000 fa99 	bl	8004170 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003c3e:	2100      	movs	r1, #0
 8003c40:	4809      	ldr	r0, [pc, #36]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c42:	f002 f83c 	bl	8005cbe <HAL_I2CEx_ConfigAnalogFilter>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003c4c:	f000 fa90 	bl	8004170 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003c50:	2100      	movs	r1, #0
 8003c52:	4805      	ldr	r0, [pc, #20]	@ (8003c68 <MX_I2C2_Init+0x74>)
 8003c54:	f002 f87e 	bl	8005d54 <HAL_I2CEx_ConfigDigitalFilter>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d001      	beq.n	8003c62 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8003c5e:	f000 fa87 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003c62:	bf00      	nop
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	200003c0 	.word	0x200003c0
 8003c6c:	40005800 	.word	0x40005800
 8003c70:	10d19ce4 	.word	0x10d19ce4

08003c74 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8003c78:	4b0f      	ldr	r3, [pc, #60]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c7a:	4a10      	ldr	r2, [pc, #64]	@ (8003cbc <MX_QUADSPI_Init+0x48>)
 8003c7c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8003c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c80:	2202      	movs	r2, #2
 8003c82:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8003c84:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c86:	2204      	movs	r2, #4
 8003c88:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8003c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c8c:	2210      	movs	r2, #16
 8003c8e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8003c90:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c92:	2217      	movs	r2, #23
 8003c94:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8003c96:	4b08      	ldr	r3, [pc, #32]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003c9c:	4b06      	ldr	r3, [pc, #24]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003ca2:	4805      	ldr	r0, [pc, #20]	@ (8003cb8 <MX_QUADSPI_Init+0x44>)
 8003ca4:	f002 fa5a 	bl	800615c <HAL_QSPI_Init>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d001      	beq.n	8003cb2 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8003cae:	f000 fa5f 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003cb2:	bf00      	nop
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20000414 	.word	0x20000414
 8003cbc:	a0001000 	.word	0xa0001000

08003cc0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b088      	sub	sp, #32
 8003cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003cc6:	f107 0310 	add.w	r3, r7, #16
 8003cca:	2200      	movs	r2, #0
 8003ccc:	601a      	str	r2, [r3, #0]
 8003cce:	605a      	str	r2, [r3, #4]
 8003cd0:	609a      	str	r2, [r3, #8]
 8003cd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cd4:	1d3b      	adds	r3, r7, #4
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	601a      	str	r2, [r3, #0]
 8003cda:	605a      	str	r2, [r3, #4]
 8003cdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003cde:	4b1e      	ldr	r3, [pc, #120]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003ce0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003ce4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8003ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003ce8:	224f      	movs	r2, #79	@ 0x4f
 8003cea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cec:	4b1a      	ldr	r3, [pc, #104]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003cf2:	4b19      	ldr	r3, [pc, #100]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003cf4:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003cfa:	4b17      	ldr	r3, [pc, #92]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d00:	4b15      	ldr	r3, [pc, #84]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003d06:	4814      	ldr	r0, [pc, #80]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003d08:	f004 fb0e 	bl	8008328 <HAL_TIM_Base_Init>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8003d12:	f000 fa2d 	bl	8004170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003d16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003d1c:	f107 0310 	add.w	r3, r7, #16
 8003d20:	4619      	mov	r1, r3
 8003d22:	480d      	ldr	r0, [pc, #52]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003d24:	f004 fcc7 	bl	80086b6 <HAL_TIM_ConfigClockSource>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8003d2e:	f000 fa1f 	bl	8004170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d32:	2300      	movs	r3, #0
 8003d34:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d3a:	1d3b      	adds	r3, r7, #4
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	4806      	ldr	r0, [pc, #24]	@ (8003d58 <MX_TIM2_Init+0x98>)
 8003d40:	f004 ff26 	bl	8008b90 <HAL_TIMEx_MasterConfigSynchronization>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8003d4a:	f000 fa11 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003d4e:	bf00      	nop
 8003d50:	3720      	adds	r7, #32
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20000458 	.word	0x20000458

08003d5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003d60:	4b14      	ldr	r3, [pc, #80]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d62:	4a15      	ldr	r2, [pc, #84]	@ (8003db8 <MX_USART3_UART_Init+0x5c>)
 8003d64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003d66:	4b13      	ldr	r3, [pc, #76]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003d6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003d6e:	4b11      	ldr	r3, [pc, #68]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003d74:	4b0f      	ldr	r3, [pc, #60]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003d80:	4b0c      	ldr	r3, [pc, #48]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d82:	220c      	movs	r2, #12
 8003d84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d86:	4b0b      	ldr	r3, [pc, #44]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d8c:	4b09      	ldr	r3, [pc, #36]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003d92:	4b08      	ldr	r3, [pc, #32]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003d98:	4b06      	ldr	r3, [pc, #24]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003d9e:	4805      	ldr	r0, [pc, #20]	@ (8003db4 <MX_USART3_UART_Init+0x58>)
 8003da0:	f004 ff9c 	bl	8008cdc <HAL_UART_Init>
 8003da4:	4603      	mov	r3, r0
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d001      	beq.n	8003dae <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003daa:	f000 f9e1 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	200004a4 	.word	0x200004a4
 8003db8:	40004800 	.word	0x40004800

08003dbc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003dc0:	4b14      	ldr	r3, [pc, #80]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003dc2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003dc6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003dc8:	4b12      	ldr	r3, [pc, #72]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003dca:	2206      	movs	r2, #6
 8003dcc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003dce:	4b11      	ldr	r3, [pc, #68]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003dd4:	4b0f      	ldr	r3, [pc, #60]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003dda:	4b0e      	ldr	r3, [pc, #56]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003de0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003de2:	2200      	movs	r2, #0
 8003de4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003de6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003dec:	4b09      	ldr	r3, [pc, #36]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003dee:	2200      	movs	r2, #0
 8003df0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003df2:	4b08      	ldr	r3, [pc, #32]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003df8:	4b06      	ldr	r3, [pc, #24]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003dfe:	4805      	ldr	r0, [pc, #20]	@ (8003e14 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003e00:	f001 fff4 	bl	8005dec <HAL_PCD_Init>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003e0a:	f000 f9b1 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8003e0e:	bf00      	nop
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	2000052c 	.word	0x2000052c

08003e18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08a      	sub	sp, #40	@ 0x28
 8003e1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e1e:	f107 0314 	add.w	r3, r7, #20
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	609a      	str	r2, [r3, #8]
 8003e2a:	60da      	str	r2, [r3, #12]
 8003e2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e2e:	4bbf      	ldr	r3, [pc, #764]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e32:	4abe      	ldr	r2, [pc, #760]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e34:	f043 0310 	orr.w	r3, r3, #16
 8003e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e3a:	4bbc      	ldr	r3, [pc, #752]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	613b      	str	r3, [r7, #16]
 8003e44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e46:	4bb9      	ldr	r3, [pc, #740]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e4a:	4ab8      	ldr	r2, [pc, #736]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e4c:	f043 0304 	orr.w	r3, r3, #4
 8003e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e52:	4bb6      	ldr	r3, [pc, #728]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e56:	f003 0304 	and.w	r3, r3, #4
 8003e5a:	60fb      	str	r3, [r7, #12]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5e:	4bb3      	ldr	r3, [pc, #716]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e62:	4ab2      	ldr	r2, [pc, #712]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e64:	f043 0301 	orr.w	r3, r3, #1
 8003e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e6a:	4bb0      	ldr	r3, [pc, #704]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	60bb      	str	r3, [r7, #8]
 8003e74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e76:	4bad      	ldr	r3, [pc, #692]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e7a:	4aac      	ldr	r2, [pc, #688]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e7c:	f043 0302 	orr.w	r3, r3, #2
 8003e80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e82:	4baa      	ldr	r3, [pc, #680]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	607b      	str	r3, [r7, #4]
 8003e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003e8e:	4ba7      	ldr	r3, [pc, #668]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e92:	4aa6      	ldr	r2, [pc, #664]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e94:	f043 0308 	orr.w	r3, r3, #8
 8003e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e9a:	4ba4      	ldr	r3, [pc, #656]	@ (800412c <MX_GPIO_Init+0x314>)
 8003e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e9e:	f003 0308 	and.w	r3, r3, #8
 8003ea2:	603b      	str	r3, [r7, #0]
 8003ea4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8003eac:	48a0      	ldr	r0, [pc, #640]	@ (8004130 <MX_GPIO_Init+0x318>)
 8003eae:	f001 fe21 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|C_TRIG_Pin|BLE_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f248 110c 	movw	r1, #33036	@ 0x810c
 8003eb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003ebc:	f001 fe1a 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_TRIG_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin, GPIO_PIN_RESET);
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f24b 0102 	movw	r1, #45058	@ 0xb002
 8003ec6:	489b      	ldr	r0, [pc, #620]	@ (8004134 <MX_GPIO_Init+0x31c>)
 8003ec8:	f001 fe14 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|L_TRIG_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f245 0181 	movw	r1, #20609	@ 0x5081
 8003ed2:	4899      	ldr	r0, [pc, #612]	@ (8004138 <MX_GPIO_Init+0x320>)
 8003ed4:	f001 fe0e 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003ede:	4896      	ldr	r0, [pc, #600]	@ (8004138 <MX_GPIO_Init+0x320>)
 8003ee0:	f001 fe08 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8003eea:	4894      	ldr	r0, [pc, #592]	@ (800413c <MX_GPIO_Init+0x324>)
 8003eec:	f001 fe02 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	2120      	movs	r1, #32
 8003ef4:	488f      	ldr	r0, [pc, #572]	@ (8004134 <MX_GPIO_Init+0x31c>)
 8003ef6:	f001 fdfd 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8003efa:	2201      	movs	r2, #1
 8003efc:	2101      	movs	r1, #1
 8003efe:	488c      	ldr	r0, [pc, #560]	@ (8004130 <MX_GPIO_Init+0x318>)
 8003f00:	f001 fdf8 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8003f04:	f240 1315 	movw	r3, #277	@ 0x115
 8003f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f12:	2300      	movs	r3, #0
 8003f14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f16:	f107 0314 	add.w	r3, r7, #20
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4884      	ldr	r0, [pc, #528]	@ (8004130 <MX_GPIO_Init+0x318>)
 8003f1e:	f001 fb33 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin BLE_INT_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|BLE_INT_Pin|ISM43362_DRDY_EXTI1_Pin;
 8003f22:	236a      	movs	r3, #106	@ 0x6a
 8003f24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f26:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003f2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f30:	f107 0314 	add.w	r3, r7, #20
 8003f34:	4619      	mov	r1, r3
 8003f36:	487e      	ldr	r0, [pc, #504]	@ (8004130 <MX_GPIO_Init+0x318>)
 8003f38:	f001 fb26 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8003f3c:	233f      	movs	r3, #63	@ 0x3f
 8003f3e:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003f40:	230b      	movs	r3, #11
 8003f42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f44:	2300      	movs	r3, #0
 8003f46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f48:	f107 0314 	add.w	r3, r7, #20
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	487b      	ldr	r0, [pc, #492]	@ (800413c <MX_GPIO_Init+0x324>)
 8003f50:	f001 fb1a 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8003f54:	2303      	movs	r3, #3
 8003f56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f58:	2302      	movs	r3, #2
 8003f5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f60:	2303      	movs	r3, #3
 8003f62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003f64:	2308      	movs	r3, #8
 8003f66:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f68:	f107 0314 	add.w	r3, r7, #20
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f72:	f001 fb09 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin C_TRIG_Pin BLE_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|C_TRIG_Pin|BLE_RST_Pin|ARD_D9_Pin;
 8003f76:	f248 130c 	movw	r3, #33036	@ 0x810c
 8003f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f80:	2300      	movs	r3, #0
 8003f82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f84:	2300      	movs	r3, #0
 8003f86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f88:	f107 0314 	add.w	r3, r7, #20
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003f92:	f001 faf9 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8003f96:	2310      	movs	r3, #16
 8003f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003f9a:	230b      	movs	r3, #11
 8003f9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8003fa2:	f107 0314 	add.w	r3, r7, #20
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fac:	f001 faec 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8003fb0:	23e0      	movs	r3, #224	@ 0xe0
 8003fb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fb4:	2302      	movs	r3, #2
 8003fb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fbc:	2303      	movs	r3, #3
 8003fbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003fc0:	2305      	movs	r3, #5
 8003fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	4619      	mov	r1, r3
 8003fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fce:	f001 fadb 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : L_ECHO_Pin R_ECHO_Pin C_ECHO_Pin */
  GPIO_InitStruct.Pin = L_ECHO_Pin|R_ECHO_Pin|C_ECHO_Pin;
 8003fd2:	2315      	movs	r3, #21
 8003fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003fd6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003fdc:	2302      	movs	r3, #2
 8003fde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fe0:	f107 0314 	add.w	r3, r7, #20
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4853      	ldr	r0, [pc, #332]	@ (8004134 <MX_GPIO_Init+0x31c>)
 8003fe8:	f001 face 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_TRIG_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = R_TRIG_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8003fec:	f24b 0322 	movw	r3, #45090	@ 0xb022
 8003ff0:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ffe:	f107 0314 	add.w	r3, r7, #20
 8004002:	4619      	mov	r1, r3
 8004004:	484b      	ldr	r0, [pc, #300]	@ (8004134 <MX_GPIO_Init+0x31c>)
 8004006:	f001 fabf 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 800400a:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 800400e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004010:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800401a:	f107 0314 	add.w	r3, r7, #20
 800401e:	4619      	mov	r1, r3
 8004020:	4845      	ldr	r0, [pc, #276]	@ (8004138 <MX_GPIO_Init+0x320>)
 8004022:	f001 fab1 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin L_TRIG_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|L_TRIG_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8004026:	f245 0381 	movw	r3, #20609	@ 0x5081
 800402a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800402c:	2301      	movs	r3, #1
 800402e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004030:	2300      	movs	r3, #0
 8004032:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004034:	2300      	movs	r3, #0
 8004036:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004038:	f107 0314 	add.w	r3, r7, #20
 800403c:	4619      	mov	r1, r3
 800403e:	483e      	ldr	r0, [pc, #248]	@ (8004138 <MX_GPIO_Init+0x320>)
 8004040:	f001 faa2 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8004044:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800404a:	2301      	movs	r3, #1
 800404c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404e:	2300      	movs	r3, #0
 8004050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004052:	2302      	movs	r3, #2
 8004054:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8004056:	f107 0314 	add.w	r3, r7, #20
 800405a:	4619      	mov	r1, r3
 800405c:	4836      	ldr	r0, [pc, #216]	@ (8004138 <MX_GPIO_Init+0x320>)
 800405e:	f001 fa93 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8004062:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8004066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004068:	2301      	movs	r3, #1
 800406a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406c:	2300      	movs	r3, #0
 800406e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004070:	2300      	movs	r3, #0
 8004072:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004074:	f107 0314 	add.w	r3, r7, #20
 8004078:	4619      	mov	r1, r3
 800407a:	4830      	ldr	r0, [pc, #192]	@ (800413c <MX_GPIO_Init+0x324>)
 800407c:	f001 fa84 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8004080:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8004084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004086:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800408a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408c:	2300      	movs	r3, #0
 800408e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004090:	f107 0314 	add.w	r3, r7, #20
 8004094:	4619      	mov	r1, r3
 8004096:	4829      	ldr	r0, [pc, #164]	@ (800413c <MX_GPIO_Init+0x324>)
 8004098:	f001 fa76 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800409c:	2302      	movs	r3, #2
 800409e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a0:	2302      	movs	r3, #2
 80040a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a4:	2300      	movs	r3, #0
 80040a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040a8:	2303      	movs	r3, #3
 80040aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040ac:	2305      	movs	r3, #5
 80040ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80040b0:	f107 0314 	add.w	r3, r7, #20
 80040b4:	4619      	mov	r1, r3
 80040b6:	4820      	ldr	r0, [pc, #128]	@ (8004138 <MX_GPIO_Init+0x320>)
 80040b8:	f001 fa66 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80040bc:	2378      	movs	r3, #120	@ 0x78
 80040be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c0:	2302      	movs	r3, #2
 80040c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c4:	2300      	movs	r3, #0
 80040c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040c8:	2303      	movs	r3, #3
 80040ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80040cc:	2307      	movs	r3, #7
 80040ce:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040d0:	f107 0314 	add.w	r3, r7, #20
 80040d4:	4619      	mov	r1, r3
 80040d6:	4818      	ldr	r0, [pc, #96]	@ (8004138 <MX_GPIO_Init+0x320>)
 80040d8:	f001 fa56 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80040dc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80040e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040e2:	2312      	movs	r3, #18
 80040e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e6:	2300      	movs	r3, #0
 80040e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040ea:	2303      	movs	r3, #3
 80040ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040ee:	2304      	movs	r3, #4
 80040f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040f2:	f107 0314 	add.w	r3, r7, #20
 80040f6:	4619      	mov	r1, r3
 80040f8:	480e      	ldr	r0, [pc, #56]	@ (8004134 <MX_GPIO_Init+0x31c>)
 80040fa:	f001 fa45 	bl	8005588 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80040fe:	2200      	movs	r2, #0
 8004100:	2100      	movs	r1, #0
 8004102:	2006      	movs	r0, #6
 8004104:	f001 f85d 	bl	80051c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004108:	2006      	movs	r0, #6
 800410a:	f001 f876 	bl	80051fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800410e:	2200      	movs	r2, #0
 8004110:	2100      	movs	r1, #0
 8004112:	2008      	movs	r0, #8
 8004114:	f001 f855 	bl	80051c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8004118:	2008      	movs	r0, #8
 800411a:	f001 f86e 	bl	80051fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800411e:	2200      	movs	r2, #0
 8004120:	2100      	movs	r1, #0
 8004122:	200a      	movs	r0, #10
 8004124:	f001 f84d 	bl	80051c2 <HAL_NVIC_SetPriority>
 8004128:	e00a      	b.n	8004140 <MX_GPIO_Init+0x328>
 800412a:	bf00      	nop
 800412c:	40021000 	.word	0x40021000
 8004130:	48001000 	.word	0x48001000
 8004134:	48000400 	.word	0x48000400
 8004138:	48000c00 	.word	0x48000c00
 800413c:	48000800 	.word	0x48000800
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004140:	200a      	movs	r0, #10
 8004142:	f001 f85a 	bl	80051fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8004146:	2200      	movs	r2, #0
 8004148:	2100      	movs	r1, #0
 800414a:	2017      	movs	r0, #23
 800414c:	f001 f839 	bl	80051c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004150:	2017      	movs	r0, #23
 8004152:	f001 f852 	bl	80051fa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8004156:	2200      	movs	r2, #0
 8004158:	2100      	movs	r1, #0
 800415a:	2028      	movs	r0, #40	@ 0x28
 800415c:	f001 f831 	bl	80051c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004160:	2028      	movs	r0, #40	@ 0x28
 8004162:	f001 f84a 	bl	80051fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004166:	bf00      	nop
 8004168:	3728      	adds	r7, #40	@ 0x28
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop

08004170 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004170:	b480      	push	{r7}
 8004172:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004174:	b672      	cpsid	i
}
 8004176:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004178:	bf00      	nop
 800417a:	e7fd      	b.n	8004178 <Error_Handler+0x8>

0800417c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004182:	4b0f      	ldr	r3, [pc, #60]	@ (80041c0 <HAL_MspInit+0x44>)
 8004184:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004186:	4a0e      	ldr	r2, [pc, #56]	@ (80041c0 <HAL_MspInit+0x44>)
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	6613      	str	r3, [r2, #96]	@ 0x60
 800418e:	4b0c      	ldr	r3, [pc, #48]	@ (80041c0 <HAL_MspInit+0x44>)
 8004190:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	607b      	str	r3, [r7, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800419a:	4b09      	ldr	r3, [pc, #36]	@ (80041c0 <HAL_MspInit+0x44>)
 800419c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800419e:	4a08      	ldr	r2, [pc, #32]	@ (80041c0 <HAL_MspInit+0x44>)
 80041a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041a6:	4b06      	ldr	r3, [pc, #24]	@ (80041c0 <HAL_MspInit+0x44>)
 80041a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ae:	603b      	str	r3, [r7, #0]
 80041b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041b2:	bf00      	nop
 80041b4:	370c      	adds	r7, #12
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	40021000 	.word	0x40021000

080041c4 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b0ac      	sub	sp, #176	@ 0xb0
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041cc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80041d0:	2200      	movs	r2, #0
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	605a      	str	r2, [r3, #4]
 80041d6:	609a      	str	r2, [r3, #8]
 80041d8:	60da      	str	r2, [r3, #12]
 80041da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041dc:	f107 0314 	add.w	r3, r7, #20
 80041e0:	2288      	movs	r2, #136	@ 0x88
 80041e2:	2100      	movs	r1, #0
 80041e4:	4618      	mov	r0, r3
 80041e6:	f007 fe4b 	bl	800be80 <memset>
  if(DFSDM1_Init == 0)
 80041ea:	4b25      	ldr	r3, [pc, #148]	@ (8004280 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d142      	bne.n	8004278 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80041f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80041f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80041f8:	2300      	movs	r3, #0
 80041fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80041fe:	f107 0314 	add.w	r3, r7, #20
 8004202:	4618      	mov	r0, r3
 8004204:	f002 fe66 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 800420e:	f7ff ffaf 	bl	8004170 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8004212:	4b1c      	ldr	r3, [pc, #112]	@ (8004284 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004216:	4a1b      	ldr	r2, [pc, #108]	@ (8004284 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004218:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800421c:	6613      	str	r3, [r2, #96]	@ 0x60
 800421e:	4b19      	ldr	r3, [pc, #100]	@ (8004284 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004222:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004226:	613b      	str	r3, [r7, #16]
 8004228:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800422a:	4b16      	ldr	r3, [pc, #88]	@ (8004284 <HAL_DFSDM_ChannelMspInit+0xc0>)
 800422c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422e:	4a15      	ldr	r2, [pc, #84]	@ (8004284 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004230:	f043 0310 	orr.w	r3, r3, #16
 8004234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004236:	4b13      	ldr	r3, [pc, #76]	@ (8004284 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8004238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800423a:	f003 0310 	and.w	r3, r3, #16
 800423e:	60fb      	str	r3, [r7, #12]
 8004240:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8004242:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8004246:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800424a:	2302      	movs	r3, #2
 800424c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004250:	2300      	movs	r3, #0
 8004252:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004256:	2300      	movs	r3, #0
 8004258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800425c:	2306      	movs	r3, #6
 800425e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004262:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004266:	4619      	mov	r1, r3
 8004268:	4807      	ldr	r0, [pc, #28]	@ (8004288 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800426a:	f001 f98d 	bl	8005588 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800426e:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	3301      	adds	r3, #1
 8004274:	4a02      	ldr	r2, [pc, #8]	@ (8004280 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8004276:	6013      	str	r3, [r2, #0]
  }

}
 8004278:	bf00      	nop
 800427a:	37b0      	adds	r7, #176	@ 0xb0
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	20000a68 	.word	0x20000a68
 8004284:	40021000 	.word	0x40021000
 8004288:	48001000 	.word	0x48001000

0800428c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b0ac      	sub	sp, #176	@ 0xb0
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004294:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004298:	2200      	movs	r2, #0
 800429a:	601a      	str	r2, [r3, #0]
 800429c:	605a      	str	r2, [r3, #4]
 800429e:	609a      	str	r2, [r3, #8]
 80042a0:	60da      	str	r2, [r3, #12]
 80042a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042a4:	f107 0314 	add.w	r3, r7, #20
 80042a8:	2288      	movs	r2, #136	@ 0x88
 80042aa:	2100      	movs	r1, #0
 80042ac:	4618      	mov	r0, r3
 80042ae:	f007 fde7 	bl	800be80 <memset>
  if(hi2c->Instance==I2C2)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a21      	ldr	r2, [pc, #132]	@ (800433c <HAL_I2C_MspInit+0xb0>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d13b      	bne.n	8004334 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80042c0:	2300      	movs	r3, #0
 80042c2:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042c4:	f107 0314 	add.w	r3, r7, #20
 80042c8:	4618      	mov	r0, r3
 80042ca:	f002 fe03 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80042d4:	f7ff ff4c 	bl	8004170 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042d8:	4b19      	ldr	r3, [pc, #100]	@ (8004340 <HAL_I2C_MspInit+0xb4>)
 80042da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042dc:	4a18      	ldr	r2, [pc, #96]	@ (8004340 <HAL_I2C_MspInit+0xb4>)
 80042de:	f043 0302 	orr.w	r3, r3, #2
 80042e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042e4:	4b16      	ldr	r3, [pc, #88]	@ (8004340 <HAL_I2C_MspInit+0xb4>)
 80042e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	613b      	str	r3, [r7, #16]
 80042ee:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80042f0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80042f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042f8:	2312      	movs	r3, #18
 80042fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042fe:	2301      	movs	r3, #1
 8004300:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004304:	2303      	movs	r3, #3
 8004306:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800430a:	2304      	movs	r3, #4
 800430c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004310:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004314:	4619      	mov	r1, r3
 8004316:	480b      	ldr	r0, [pc, #44]	@ (8004344 <HAL_I2C_MspInit+0xb8>)
 8004318:	f001 f936 	bl	8005588 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800431c:	4b08      	ldr	r3, [pc, #32]	@ (8004340 <HAL_I2C_MspInit+0xb4>)
 800431e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004320:	4a07      	ldr	r2, [pc, #28]	@ (8004340 <HAL_I2C_MspInit+0xb4>)
 8004322:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004326:	6593      	str	r3, [r2, #88]	@ 0x58
 8004328:	4b05      	ldr	r3, [pc, #20]	@ (8004340 <HAL_I2C_MspInit+0xb4>)
 800432a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800432c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8004334:	bf00      	nop
 8004336:	37b0      	adds	r7, #176	@ 0xb0
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40005800 	.word	0x40005800
 8004340:	40021000 	.word	0x40021000
 8004344:	48000400 	.word	0x48000400

08004348 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b08a      	sub	sp, #40	@ 0x28
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004350:	f107 0314 	add.w	r3, r7, #20
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	605a      	str	r2, [r3, #4]
 800435a:	609a      	str	r2, [r3, #8]
 800435c:	60da      	str	r2, [r3, #12]
 800435e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a17      	ldr	r2, [pc, #92]	@ (80043c4 <HAL_QSPI_MspInit+0x7c>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d128      	bne.n	80043bc <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800436a:	4b17      	ldr	r3, [pc, #92]	@ (80043c8 <HAL_QSPI_MspInit+0x80>)
 800436c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800436e:	4a16      	ldr	r2, [pc, #88]	@ (80043c8 <HAL_QSPI_MspInit+0x80>)
 8004370:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004374:	6513      	str	r3, [r2, #80]	@ 0x50
 8004376:	4b14      	ldr	r3, [pc, #80]	@ (80043c8 <HAL_QSPI_MspInit+0x80>)
 8004378:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800437a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437e:	613b      	str	r3, [r7, #16]
 8004380:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004382:	4b11      	ldr	r3, [pc, #68]	@ (80043c8 <HAL_QSPI_MspInit+0x80>)
 8004384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004386:	4a10      	ldr	r2, [pc, #64]	@ (80043c8 <HAL_QSPI_MspInit+0x80>)
 8004388:	f043 0310 	orr.w	r3, r3, #16
 800438c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800438e:	4b0e      	ldr	r3, [pc, #56]	@ (80043c8 <HAL_QSPI_MspInit+0x80>)
 8004390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004392:	f003 0310 	and.w	r3, r3, #16
 8004396:	60fb      	str	r3, [r7, #12]
 8004398:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800439a:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800439e:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a0:	2302      	movs	r3, #2
 80043a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043a8:	2303      	movs	r3, #3
 80043aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80043ac:	230a      	movs	r3, #10
 80043ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043b0:	f107 0314 	add.w	r3, r7, #20
 80043b4:	4619      	mov	r1, r3
 80043b6:	4805      	ldr	r0, [pc, #20]	@ (80043cc <HAL_QSPI_MspInit+0x84>)
 80043b8:	f001 f8e6 	bl	8005588 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80043bc:	bf00      	nop
 80043be:	3728      	adds	r7, #40	@ 0x28
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}
 80043c4:	a0001000 	.word	0xa0001000
 80043c8:	40021000 	.word	0x40021000
 80043cc:	48001000 	.word	0x48001000

080043d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043e0:	d113      	bne.n	800440a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004414 <HAL_TIM_Base_MspInit+0x44>)
 80043e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e6:	4a0b      	ldr	r2, [pc, #44]	@ (8004414 <HAL_TIM_Base_MspInit+0x44>)
 80043e8:	f043 0301 	orr.w	r3, r3, #1
 80043ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80043ee:	4b09      	ldr	r3, [pc, #36]	@ (8004414 <HAL_TIM_Base_MspInit+0x44>)
 80043f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80043fa:	2200      	movs	r2, #0
 80043fc:	2100      	movs	r1, #0
 80043fe:	201c      	movs	r0, #28
 8004400:	f000 fedf 	bl	80051c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004404:	201c      	movs	r0, #28
 8004406:	f000 fef8 	bl	80051fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800440a:	bf00      	nop
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	40021000 	.word	0x40021000

08004418 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b0ac      	sub	sp, #176	@ 0xb0
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004420:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	60da      	str	r2, [r3, #12]
 800442e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004430:	f107 0314 	add.w	r3, r7, #20
 8004434:	2288      	movs	r2, #136	@ 0x88
 8004436:	2100      	movs	r1, #0
 8004438:	4618      	mov	r0, r3
 800443a:	f007 fd21 	bl	800be80 <memset>
  if(huart->Instance==USART3)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a21      	ldr	r2, [pc, #132]	@ (80044c8 <HAL_UART_MspInit+0xb0>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d13b      	bne.n	80044c0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004448:	2304      	movs	r3, #4
 800444a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800444c:	2300      	movs	r3, #0
 800444e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004450:	f107 0314 	add.w	r3, r7, #20
 8004454:	4618      	mov	r0, r3
 8004456:	f002 fd3d 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004460:	f7ff fe86 	bl	8004170 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004464:	4b19      	ldr	r3, [pc, #100]	@ (80044cc <HAL_UART_MspInit+0xb4>)
 8004466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004468:	4a18      	ldr	r2, [pc, #96]	@ (80044cc <HAL_UART_MspInit+0xb4>)
 800446a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800446e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004470:	4b16      	ldr	r3, [pc, #88]	@ (80044cc <HAL_UART_MspInit+0xb4>)
 8004472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004474:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004478:	613b      	str	r3, [r7, #16]
 800447a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800447c:	4b13      	ldr	r3, [pc, #76]	@ (80044cc <HAL_UART_MspInit+0xb4>)
 800447e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004480:	4a12      	ldr	r2, [pc, #72]	@ (80044cc <HAL_UART_MspInit+0xb4>)
 8004482:	f043 0308 	orr.w	r3, r3, #8
 8004486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004488:	4b10      	ldr	r3, [pc, #64]	@ (80044cc <HAL_UART_MspInit+0xb4>)
 800448a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448c:	f003 0308 	and.w	r3, r3, #8
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8004494:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004498:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800449c:	2302      	movs	r3, #2
 800449e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a2:	2300      	movs	r3, #0
 80044a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044a8:	2303      	movs	r3, #3
 80044aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80044ae:	2307      	movs	r3, #7
 80044b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80044b8:	4619      	mov	r1, r3
 80044ba:	4805      	ldr	r0, [pc, #20]	@ (80044d0 <HAL_UART_MspInit+0xb8>)
 80044bc:	f001 f864 	bl	8005588 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80044c0:	bf00      	nop
 80044c2:	37b0      	adds	r7, #176	@ 0xb0
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40004800 	.word	0x40004800
 80044cc:	40021000 	.word	0x40021000
 80044d0:	48000c00 	.word	0x48000c00

080044d4 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b0ac      	sub	sp, #176	@ 0xb0
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044dc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	605a      	str	r2, [r3, #4]
 80044e6:	609a      	str	r2, [r3, #8]
 80044e8:	60da      	str	r2, [r3, #12]
 80044ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044ec:	f107 0314 	add.w	r3, r7, #20
 80044f0:	2288      	movs	r2, #136	@ 0x88
 80044f2:	2100      	movs	r1, #0
 80044f4:	4618      	mov	r0, r3
 80044f6:	f007 fcc3 	bl	800be80 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004502:	d17c      	bne.n	80045fe <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004504:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004508:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800450a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800450e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8004512:	2301      	movs	r3, #1
 8004514:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004516:	2301      	movs	r3, #1
 8004518:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800451a:	2318      	movs	r3, #24
 800451c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800451e:	2307      	movs	r3, #7
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004522:	2302      	movs	r3, #2
 8004524:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004526:	2302      	movs	r3, #2
 8004528:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800452a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800452e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004530:	f107 0314 	add.w	r3, r7, #20
 8004534:	4618      	mov	r0, r3
 8004536:	f002 fccd 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8004540:	f7ff fe16 	bl	8004170 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004544:	4b30      	ldr	r3, [pc, #192]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 8004546:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004548:	4a2f      	ldr	r2, [pc, #188]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 800454a:	f043 0301 	orr.w	r3, r3, #1
 800454e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004550:	4b2d      	ldr	r3, [pc, #180]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 8004552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004554:	f003 0301 	and.w	r3, r3, #1
 8004558:	613b      	str	r3, [r7, #16]
 800455a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800455c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004560:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004564:	2300      	movs	r3, #0
 8004566:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456a:	2300      	movs	r3, #0
 800456c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004570:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004574:	4619      	mov	r1, r3
 8004576:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800457a:	f001 f805 	bl	8005588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800457e:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004582:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004586:	2302      	movs	r3, #2
 8004588:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800458c:	2300      	movs	r3, #0
 800458e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004592:	2303      	movs	r3, #3
 8004594:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8004598:	230a      	movs	r3, #10
 800459a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800459e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80045a2:	4619      	mov	r1, r3
 80045a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80045a8:	f000 ffee 	bl	8005588 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80045ac:	4b16      	ldr	r3, [pc, #88]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b0:	4a15      	ldr	r2, [pc, #84]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80045b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045b8:	4b13      	ldr	r3, [pc, #76]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045c0:	60fb      	str	r3, [r7, #12]
 80045c2:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045c4:	4b10      	ldr	r3, [pc, #64]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d114      	bne.n	80045fa <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045d4:	4a0c      	ldr	r2, [pc, #48]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045da:	6593      	str	r3, [r2, #88]	@ 0x58
 80045dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045e4:	60bb      	str	r3, [r7, #8]
 80045e6:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80045e8:	f001 fda8 	bl	800613c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80045ec:	4b06      	ldr	r3, [pc, #24]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f0:	4a05      	ldr	r2, [pc, #20]	@ (8004608 <HAL_PCD_MspInit+0x134>)
 80045f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045f6:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80045f8:	e001      	b.n	80045fe <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80045fa:	f001 fd9f 	bl	800613c <HAL_PWREx_EnableVddUSB>
}
 80045fe:	bf00      	nop
 8004600:	37b0      	adds	r7, #176	@ 0xb0
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	40021000 	.word	0x40021000

0800460c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800460c:	b480      	push	{r7}
 800460e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004610:	bf00      	nop
 8004612:	e7fd      	b.n	8004610 <NMI_Handler+0x4>

08004614 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004614:	b480      	push	{r7}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004618:	bf00      	nop
 800461a:	e7fd      	b.n	8004618 <HardFault_Handler+0x4>

0800461c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800461c:	b480      	push	{r7}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004620:	bf00      	nop
 8004622:	e7fd      	b.n	8004620 <MemManage_Handler+0x4>

08004624 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004628:	bf00      	nop
 800462a:	e7fd      	b.n	8004628 <BusFault_Handler+0x4>

0800462c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800462c:	b480      	push	{r7}
 800462e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004630:	bf00      	nop
 8004632:	e7fd      	b.n	8004630 <UsageFault_Handler+0x4>

08004634 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004638:	bf00      	nop
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004642:	b480      	push	{r7}
 8004644:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004646:	bf00      	nop
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004654:	bf00      	nop
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004662:	f000 fc8f 	bl	8004f84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}

0800466a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(L_ECHO_Pin);
 800466e:	2001      	movs	r0, #1
 8004670:	f001 fa72 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8004674:	bf00      	nop
 8004676:	bd80      	pop	{r7, pc}

08004678 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(R_ECHO_Pin);
 800467c:	2004      	movs	r0, #4
 800467e:	f001 fa6b 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004682:	bf00      	nop
 8004684:	bd80      	pop	{r7, pc}

08004686 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004686:	b580      	push	{r7, lr}
 8004688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C_ECHO_Pin);
 800468a:	2010      	movs	r0, #16
 800468c:	f001 fa64 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004690:	bf00      	nop
 8004692:	bd80      	pop	{r7, pc}

08004694 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8004698:	2020      	movs	r0, #32
 800469a:	f001 fa5d 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 800469e:	4806      	ldr	r0, [pc, #24]	@ (80046b8 <EXTI9_5_IRQHandler+0x24>)
 80046a0:	f000 ff42 	bl	8005528 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80046a4:	2080      	movs	r0, #128	@ 0x80
 80046a6:	f001 fa57 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80046aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80046ae:	f001 fa53 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	20000280 	.word	0x20000280

080046bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046c0:	4802      	ldr	r0, [pc, #8]	@ (80046cc <TIM2_IRQHandler+0x10>)
 80046c2:	f003 fef1 	bl	80084a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80046c6:	bf00      	nop
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	20000458 	.word	0x20000458

080046d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 80046d4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80046d8:	f001 fa3e 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80046dc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80046e0:	f001 fa3a 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_13);
 80046e4:	4804      	ldr	r0, [pc, #16]	@ (80046f8 <EXTI15_10_IRQHandler+0x28>)
 80046e6:	f000 ff1f 	bl	8005528 <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80046ea:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80046ee:	f001 fa33 	bl	8005b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80046f2:	bf00      	nop
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	20000010 	.word	0x20000010

080046fc <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8004700:	4802      	ldr	r0, [pc, #8]	@ (800470c <SPI3_IRQHandler+0x10>)
 8004702:	f003 fb7f 	bl	8007e04 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8004706:	bf00      	nop
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	20000af8 	.word	0x20000af8

08004710 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  return 1;
 8004714:	2301      	movs	r3, #1
}
 8004716:	4618      	mov	r0, r3
 8004718:	46bd      	mov	sp, r7
 800471a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471e:	4770      	bx	lr

08004720 <_kill>:

int _kill(int pid, int sig)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800472a:	f007 fbfb 	bl	800bf24 <__errno>
 800472e:	4603      	mov	r3, r0
 8004730:	2216      	movs	r2, #22
 8004732:	601a      	str	r2, [r3, #0]
  return -1;
 8004734:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004738:	4618      	mov	r0, r3
 800473a:	3708      	adds	r7, #8
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <_exit>:

void _exit (int status)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b082      	sub	sp, #8
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004748:	f04f 31ff 	mov.w	r1, #4294967295
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7ff ffe7 	bl	8004720 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004752:	bf00      	nop
 8004754:	e7fd      	b.n	8004752 <_exit+0x12>

08004756 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b086      	sub	sp, #24
 800475a:	af00      	add	r7, sp, #0
 800475c:	60f8      	str	r0, [r7, #12]
 800475e:	60b9      	str	r1, [r7, #8]
 8004760:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004762:	2300      	movs	r3, #0
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	e00a      	b.n	800477e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004768:	f3af 8000 	nop.w
 800476c:	4601      	mov	r1, r0
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	1c5a      	adds	r2, r3, #1
 8004772:	60ba      	str	r2, [r7, #8]
 8004774:	b2ca      	uxtb	r2, r1
 8004776:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	3301      	adds	r3, #1
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	429a      	cmp	r2, r3
 8004784:	dbf0      	blt.n	8004768 <_read+0x12>
  }

  return len;
 8004786:	687b      	ldr	r3, [r7, #4]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	e009      	b.n	80047b6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	1c5a      	adds	r2, r3, #1
 80047a6:	60ba      	str	r2, [r7, #8]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fe fdee 	bl	800338c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	3301      	adds	r3, #1
 80047b4:	617b      	str	r3, [r7, #20]
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	dbf1      	blt.n	80047a2 <_write+0x12>
  }
  return len;
 80047be:	687b      	ldr	r3, [r7, #4]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <_close>:

int _close(int file)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80047d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047de:	4770      	bx	lr

080047e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80047f0:	605a      	str	r2, [r3, #4]
  return 0;
 80047f2:	2300      	movs	r3, #0
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <_isatty>:

int _isatty(int file)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004808:	2301      	movs	r3, #1
}
 800480a:	4618      	mov	r0, r3
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004816:	b480      	push	{r7}
 8004818:	b085      	sub	sp, #20
 800481a:	af00      	add	r7, sp, #0
 800481c:	60f8      	str	r0, [r7, #12]
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004822:	2300      	movs	r3, #0
}
 8004824:	4618      	mov	r0, r3
 8004826:	3714      	adds	r7, #20
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr

08004830 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004838:	4a14      	ldr	r2, [pc, #80]	@ (800488c <_sbrk+0x5c>)
 800483a:	4b15      	ldr	r3, [pc, #84]	@ (8004890 <_sbrk+0x60>)
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004844:	4b13      	ldr	r3, [pc, #76]	@ (8004894 <_sbrk+0x64>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d102      	bne.n	8004852 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800484c:	4b11      	ldr	r3, [pc, #68]	@ (8004894 <_sbrk+0x64>)
 800484e:	4a12      	ldr	r2, [pc, #72]	@ (8004898 <_sbrk+0x68>)
 8004850:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004852:	4b10      	ldr	r3, [pc, #64]	@ (8004894 <_sbrk+0x64>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4413      	add	r3, r2
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	429a      	cmp	r2, r3
 800485e:	d207      	bcs.n	8004870 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004860:	f007 fb60 	bl	800bf24 <__errno>
 8004864:	4603      	mov	r3, r0
 8004866:	220c      	movs	r2, #12
 8004868:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800486a:	f04f 33ff 	mov.w	r3, #4294967295
 800486e:	e009      	b.n	8004884 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004870:	4b08      	ldr	r3, [pc, #32]	@ (8004894 <_sbrk+0x64>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004876:	4b07      	ldr	r3, [pc, #28]	@ (8004894 <_sbrk+0x64>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4413      	add	r3, r2
 800487e:	4a05      	ldr	r2, [pc, #20]	@ (8004894 <_sbrk+0x64>)
 8004880:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004882:	68fb      	ldr	r3, [r7, #12]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	20018000 	.word	0x20018000
 8004890:	00000400 	.word	0x00000400
 8004894:	20000a6c 	.word	0x20000a6c
 8004898:	20000fc0 	.word	0x20000fc0

0800489c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <SystemInit+0x20>)
 80048a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a6:	4a05      	ldr	r2, [pc, #20]	@ (80048bc <SystemInit+0x20>)
 80048a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80048ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80048b0:	bf00      	nop
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	e000ed00 	.word	0xe000ed00

080048c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80048c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80048f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80048c4:	f7ff ffea 	bl	800489c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80048c8:	480c      	ldr	r0, [pc, #48]	@ (80048fc <LoopForever+0x6>)
  ldr r1, =_edata
 80048ca:	490d      	ldr	r1, [pc, #52]	@ (8004900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80048cc:	4a0d      	ldr	r2, [pc, #52]	@ (8004904 <LoopForever+0xe>)
  movs r3, #0
 80048ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80048d0:	e002      	b.n	80048d8 <LoopCopyDataInit>

080048d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80048d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80048d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80048d6:	3304      	adds	r3, #4

080048d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80048d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80048da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80048dc:	d3f9      	bcc.n	80048d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80048de:	4a0a      	ldr	r2, [pc, #40]	@ (8004908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80048e0:	4c0a      	ldr	r4, [pc, #40]	@ (800490c <LoopForever+0x16>)
  movs r3, #0
 80048e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80048e4:	e001      	b.n	80048ea <LoopFillZerobss>

080048e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80048e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80048e8:	3204      	adds	r2, #4

080048ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80048ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80048ec:	d3fb      	bcc.n	80048e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80048ee:	f007 fb1f 	bl	800bf30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80048f2:	f7ff f8b7 	bl	8003a64 <main>

080048f6 <LoopForever>:

LoopForever:
    b LoopForever
 80048f6:	e7fe      	b.n	80048f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80048f8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80048fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004900:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004904:	0800e6dc 	.word	0x0800e6dc
  ldr r2, =_sbss
 8004908:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800490c:	20000fc0 	.word	0x20000fc0

08004910 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004910:	e7fe      	b.n	8004910 <ADC1_2_IRQHandler>
	...

08004914 <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	4603      	mov	r3, r0
 800491c:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	4a04      	ldr	r2, [pc, #16]	@ (8004934 <BSP_LED_Init+0x20>)
 8004922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004926:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	0800e2e8 	.word	0x0800e2e8

08004938 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004942:	79fb      	ldrb	r3, [r7, #7]
 8004944:	4a06      	ldr	r2, [pc, #24]	@ (8004960 <BSP_LED_Toggle+0x28>)
 8004946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800494a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800494e:	4611      	mov	r1, r2
 8004950:	4618      	mov	r0, r3
 8004952:	f001 f8e7 	bl	8005b24 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	20000008 	.word	0x20000008

08004964 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800496a:	4b1c      	ldr	r3, [pc, #112]	@ (80049dc <LED_USER_GPIO_Init+0x78>)
 800496c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496e:	4a1b      	ldr	r2, [pc, #108]	@ (80049dc <LED_USER_GPIO_Init+0x78>)
 8004970:	f043 0302 	orr.w	r3, r3, #2
 8004974:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004976:	4b19      	ldr	r3, [pc, #100]	@ (80049dc <LED_USER_GPIO_Init+0x78>)
 8004978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004982:	f107 030c 	add.w	r3, r7, #12
 8004986:	2200      	movs	r2, #0
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	605a      	str	r2, [r3, #4]
 800498c:	609a      	str	r2, [r3, #8]
 800498e:	60da      	str	r2, [r3, #12]
 8004990:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004992:	4b12      	ldr	r3, [pc, #72]	@ (80049dc <LED_USER_GPIO_Init+0x78>)
 8004994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004996:	4a11      	ldr	r2, [pc, #68]	@ (80049dc <LED_USER_GPIO_Init+0x78>)
 8004998:	f043 0302 	orr.w	r3, r3, #2
 800499c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800499e:	4b0f      	ldr	r3, [pc, #60]	@ (80049dc <LED_USER_GPIO_Init+0x78>)
 80049a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	607b      	str	r3, [r7, #4]
 80049a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 80049aa:	2200      	movs	r2, #0
 80049ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80049b0:	480b      	ldr	r0, [pc, #44]	@ (80049e0 <LED_USER_GPIO_Init+0x7c>)
 80049b2:	f001 f89f 	bl	8005af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 80049b6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80049ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049bc:	2301      	movs	r3, #1
 80049be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c0:	2300      	movs	r3, #0
 80049c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049c4:	2300      	movs	r3, #0
 80049c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 80049c8:	f107 030c 	add.w	r3, r7, #12
 80049cc:	4619      	mov	r1, r3
 80049ce:	4804      	ldr	r0, [pc, #16]	@ (80049e0 <LED_USER_GPIO_Init+0x7c>)
 80049d0:	f000 fdda 	bl	8005588 <HAL_GPIO_Init>

}
 80049d4:	bf00      	nop
 80049d6:	3720      	adds	r7, #32
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40021000 	.word	0x40021000
 80049e0:	48000400 	.word	0x48000400

080049e4 <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	4603      	mov	r3, r0
 80049ec:	460a      	mov	r2, r1
 80049ee:	71fb      	strb	r3, [r7, #7]
 80049f0:	4613      	mov	r3, r2
 80049f2:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80049f4:	2300      	movs	r3, #0
 80049f6:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 80049f8:	79fb      	ldrb	r3, [r7, #7]
 80049fa:	4a1f      	ldr	r2, [pc, #124]	@ (8004a78 <BSP_PB_Init+0x94>)
 80049fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a00:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 8004a02:	79bb      	ldrb	r3, [r7, #6]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d132      	bne.n	8004a6e <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8004a08:	79fb      	ldrb	r3, [r7, #7]
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8004a7c <BSP_PB_Init+0x98>)
 8004a0e:	441a      	add	r2, r3
 8004a10:	79fb      	ldrb	r3, [r7, #7]
 8004a12:	491b      	ldr	r1, [pc, #108]	@ (8004a80 <BSP_PB_Init+0x9c>)
 8004a14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4610      	mov	r0, r2
 8004a1c:	f000 fd6f 	bl	80054fe <HAL_EXTI_GetHandle>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004a26:	f06f 0303 	mvn.w	r3, #3
 8004a2a:	60fb      	str	r3, [r7, #12]
 8004a2c:	e01f      	b.n	8004a6e <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4a12      	ldr	r2, [pc, #72]	@ (8004a7c <BSP_PB_Init+0x98>)
 8004a34:	1898      	adds	r0, r3, r2
 8004a36:	79fb      	ldrb	r3, [r7, #7]
 8004a38:	4a12      	ldr	r2, [pc, #72]	@ (8004a84 <BSP_PB_Init+0xa0>)
 8004a3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	2100      	movs	r1, #0
 8004a42:	f000 fd42 	bl	80054ca <HAL_EXTI_RegisterCallback>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004a4c:	f06f 0303 	mvn.w	r3, #3
 8004a50:	60fb      	str	r3, [r7, #12]
 8004a52:	e00c      	b.n	8004a6e <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004a54:	2028      	movs	r0, #40	@ 0x28
 8004a56:	79fb      	ldrb	r3, [r7, #7]
 8004a58:	4a0b      	ldr	r2, [pc, #44]	@ (8004a88 <BSP_PB_Init+0xa4>)
 8004a5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	4619      	mov	r1, r3
 8004a62:	f000 fbae 	bl	80051c2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004a66:	2328      	movs	r3, #40	@ 0x28
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f000 fbc6 	bl	80051fa <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	0800e2ec 	.word	0x0800e2ec
 8004a7c:	20000010 	.word	0x20000010
 8004a80:	0800e2f0 	.word	0x0800e2f0
 8004a84:	0800e2f4 	.word	0x0800e2f4
 8004a88:	0800e2f8 	.word	0x0800e2f8

08004a8c <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	4603      	mov	r3, r0
 8004a94:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 8004a96:	79fb      	ldrb	r3, [r7, #7]
 8004a98:	4a09      	ldr	r2, [pc, #36]	@ (8004ac0 <BSP_PB_GetState+0x34>)
 8004a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004aa2:	4611      	mov	r1, r2
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f001 f80d 	bl	8005ac4 <HAL_GPIO_ReadPin>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	bf0c      	ite	eq
 8004ab0:	2301      	moveq	r3, #1
 8004ab2:	2300      	movne	r3, #0
 8004ab4:	b2db      	uxtb	r3, r3
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3708      	adds	r7, #8
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bd80      	pop	{r7, pc}
 8004abe:	bf00      	nop
 8004ac0:	2000000c 	.word	0x2000000c

08004ac4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8004ac8:	2000      	movs	r0, #0
 8004aca:	f7fd fd85 	bl	80025d8 <BSP_PB_Callback>
}
 8004ace:	bf00      	nop
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b088      	sub	sp, #32
 8004ad8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ada:	4b19      	ldr	r3, [pc, #100]	@ (8004b40 <BUTTON_USER_GPIO_Init+0x6c>)
 8004adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ade:	4a18      	ldr	r2, [pc, #96]	@ (8004b40 <BUTTON_USER_GPIO_Init+0x6c>)
 8004ae0:	f043 0304 	orr.w	r3, r3, #4
 8004ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ae6:	4b16      	ldr	r3, [pc, #88]	@ (8004b40 <BUTTON_USER_GPIO_Init+0x6c>)
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aea:	f003 0304 	and.w	r3, r3, #4
 8004aee:	60bb      	str	r3, [r7, #8]
 8004af0:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af2:	f107 030c 	add.w	r3, r7, #12
 8004af6:	2200      	movs	r2, #0
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	605a      	str	r2, [r3, #4]
 8004afc:	609a      	str	r2, [r3, #8]
 8004afe:	60da      	str	r2, [r3, #12]
 8004b00:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b02:	4b0f      	ldr	r3, [pc, #60]	@ (8004b40 <BUTTON_USER_GPIO_Init+0x6c>)
 8004b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b06:	4a0e      	ldr	r2, [pc, #56]	@ (8004b40 <BUTTON_USER_GPIO_Init+0x6c>)
 8004b08:	f043 0304 	orr.w	r3, r3, #4
 8004b0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8004b40 <BUTTON_USER_GPIO_Init+0x6c>)
 8004b10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	607b      	str	r3, [r7, #4]
 8004b18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 8004b1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004b20:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8004b24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b26:	2300      	movs	r3, #0
 8004b28:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 8004b2a:	f107 030c 	add.w	r3, r7, #12
 8004b2e:	4619      	mov	r1, r3
 8004b30:	4804      	ldr	r0, [pc, #16]	@ (8004b44 <BUTTON_USER_GPIO_Init+0x70>)
 8004b32:	f000 fd29 	bl	8005588 <HAL_GPIO_Init>

}
 8004b36:	bf00      	nop
 8004b38:	3720      	adds	r7, #32
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	40021000 	.word	0x40021000
 8004b44:	48000800 	.word	0x48000800

08004b48 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	4603      	mov	r3, r0
 8004b50:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004b52:	2300      	movs	r3, #0
 8004b54:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8004b56:	79fb      	ldrb	r3, [r7, #7]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d903      	bls.n	8004b64 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004b5c:	f06f 0301 	mvn.w	r3, #1
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	e025      	b.n	8004bb0 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 8004b64:	79fb      	ldrb	r3, [r7, #7]
 8004b66:	79fa      	ldrb	r2, [r7, #7]
 8004b68:	4914      	ldr	r1, [pc, #80]	@ (8004bbc <BSP_COM_Init+0x74>)
 8004b6a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004b6e:	4814      	ldr	r0, [pc, #80]	@ (8004bc0 <BSP_COM_Init+0x78>)
 8004b70:	4613      	mov	r3, r2
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	4413      	add	r3, r2
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	4403      	add	r3, r0
 8004b7a:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 8004b7c:	79fa      	ldrb	r2, [r7, #7]
 8004b7e:	4613      	mov	r3, r2
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	4413      	add	r3, r2
 8004b84:	00db      	lsls	r3, r3, #3
 8004b86:	4a0e      	ldr	r2, [pc, #56]	@ (8004bc0 <BSP_COM_Init+0x78>)
 8004b88:	4413      	add	r3, r2
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f000 f84e 	bl	8004c2c <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 8004b90:	79fa      	ldrb	r2, [r7, #7]
 8004b92:	4613      	mov	r3, r2
 8004b94:	011b      	lsls	r3, r3, #4
 8004b96:	4413      	add	r3, r2
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	4a09      	ldr	r2, [pc, #36]	@ (8004bc0 <BSP_COM_Init+0x78>)
 8004b9c:	4413      	add	r3, r2
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 f810 	bl	8004bc4 <MX_USART1_UART_Init>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004baa:	f06f 0303 	mvn.w	r3, #3
 8004bae:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000018 	.word	0x20000018
 8004bc0:	20000a70 	.word	0x20000a70

08004bc4 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a15      	ldr	r2, [pc, #84]	@ (8004c28 <MX_USART1_UART_Init+0x64>)
 8004bd4:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004bdc:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	220c      	movs	r2, #12
 8004bf4:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f004 f864 	bl	8008cdc <HAL_UART_Init>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004c1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c20:	4618      	mov	r0, r3
 8004c22:	3710      	adds	r7, #16
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}
 8004c28:	40013800 	.word	0x40013800

08004c2c <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b0ac      	sub	sp, #176	@ 0xb0
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c34:	f107 0314 	add.w	r3, r7, #20
 8004c38:	2288      	movs	r2, #136	@ 0x88
 8004c3a:	2100      	movs	r1, #0
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f007 f91f 	bl	800be80 <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004c42:	2301      	movs	r3, #1
 8004c44:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004c46:	2300      	movs	r3, #0
 8004c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8004c4a:	f107 0314 	add.w	r3, r7, #20
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f002 f940 	bl	8006ed4 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c54:	4b22      	ldr	r3, [pc, #136]	@ (8004ce0 <USART1_MspInit+0xb4>)
 8004c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c58:	4a21      	ldr	r2, [pc, #132]	@ (8004ce0 <USART1_MspInit+0xb4>)
 8004c5a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c5e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c60:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce0 <USART1_MspInit+0xb4>)
 8004c62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c68:	613b      	str	r3, [r7, #16]
 8004c6a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8004ce0 <USART1_MspInit+0xb4>)
 8004c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c70:	4a1b      	ldr	r2, [pc, #108]	@ (8004ce0 <USART1_MspInit+0xb4>)
 8004c72:	f043 0302 	orr.w	r3, r3, #2
 8004c76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c78:	4b19      	ldr	r3, [pc, #100]	@ (8004ce0 <USART1_MspInit+0xb4>)
 8004c7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	60fb      	str	r3, [r7, #12]
 8004c82:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8004c84:	2340      	movs	r3, #64	@ 0x40
 8004c86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c96:	2303      	movs	r3, #3
 8004c98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8004c9c:	2307      	movs	r3, #7
 8004c9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8004ca2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	480e      	ldr	r0, [pc, #56]	@ (8004ce4 <USART1_MspInit+0xb8>)
 8004caa:	f000 fc6d 	bl	8005588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8004cae:	2380      	movs	r3, #128	@ 0x80
 8004cb0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8004cc6:	2307      	movs	r3, #7
 8004cc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8004ccc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	4804      	ldr	r0, [pc, #16]	@ (8004ce4 <USART1_MspInit+0xb8>)
 8004cd4:	f000 fc58 	bl	8005588 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8004cd8:	bf00      	nop
 8004cda:	37b0      	adds	r7, #176	@ 0xb0
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	40021000 	.word	0x40021000
 8004ce4:	48000400 	.word	0x48000400

08004ce8 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8004cf2:	4b12      	ldr	r3, [pc, #72]	@ (8004d3c <BSP_SPI3_Init+0x54>)
 8004cf4:	4a12      	ldr	r2, [pc, #72]	@ (8004d40 <BSP_SPI3_Init+0x58>)
 8004cf6:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8004cf8:	4b12      	ldr	r3, [pc, #72]	@ (8004d44 <BSP_SPI3_Init+0x5c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	1c5a      	adds	r2, r3, #1
 8004cfe:	4911      	ldr	r1, [pc, #68]	@ (8004d44 <BSP_SPI3_Init+0x5c>)
 8004d00:	600a      	str	r2, [r1, #0]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d114      	bne.n	8004d30 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8004d06:	480d      	ldr	r0, [pc, #52]	@ (8004d3c <BSP_SPI3_Init+0x54>)
 8004d08:	f003 f986 	bl	8008018 <HAL_SPI_GetState>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d10e      	bne.n	8004d30 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8004d12:	480a      	ldr	r0, [pc, #40]	@ (8004d3c <BSP_SPI3_Init+0x54>)
 8004d14:	f000 f882 	bl	8004e1c <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d108      	bne.n	8004d30 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8004d1e:	4807      	ldr	r0, [pc, #28]	@ (8004d3c <BSP_SPI3_Init+0x54>)
 8004d20:	f000 f83a 	bl	8004d98 <MX_SPI3_Init>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8004d2a:	f06f 0307 	mvn.w	r3, #7
 8004d2e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8004d30:	687b      	ldr	r3, [r7, #4]
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	20000af8 	.word	0x20000af8
 8004d40:	40003c00 	.word	0x40003c00
 8004d44:	20000b5c 	.word	0x20000b5c

08004d48 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b088      	sub	sp, #32
 8004d4c:	af02      	add	r7, sp, #8
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	4613      	mov	r3, r2
 8004d54:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8004d56:	2300      	movs	r3, #0
 8004d58:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8004d5a:	88fb      	ldrh	r3, [r7, #6]
 8004d5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004d60:	9200      	str	r2, [sp, #0]
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	68f9      	ldr	r1, [r7, #12]
 8004d66:	4807      	ldr	r0, [pc, #28]	@ (8004d84 <BSP_SPI3_SendRecv+0x3c>)
 8004d68:	f002 fe2d 	bl	80079c6 <HAL_SPI_TransmitReceive>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8004d72:	f06f 0305 	mvn.w	r3, #5
 8004d76:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8004d78:	697b      	ldr	r3, [r7, #20]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3718      	adds	r7, #24
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20000af8 	.word	0x20000af8

08004d88 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8004d8c:	f000 f90e 	bl	8004fac <HAL_GetTick>
 8004d90:	4603      	mov	r3, r0
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	bd80      	pop	{r7, pc}
	...

08004d98 <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e18 <MX_SPI3_Init+0x80>)
 8004da8:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004db0:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2200      	movs	r2, #0
 8004db6:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004dbe:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dd2:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2218      	movs	r2, #24
 8004dd8:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2207      	movs	r2, #7
 8004df0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2208      	movs	r2, #8
 8004dfc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f002 fd34 	bl	800786c <HAL_SPI_Init>
 8004e04:	4603      	mov	r3, r0
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40003c00 	.word	0x40003c00

08004e1c <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b08a      	sub	sp, #40	@ 0x28
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004e24:	4b2b      	ldr	r3, [pc, #172]	@ (8004ed4 <SPI3_MspInit+0xb8>)
 8004e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e28:	4a2a      	ldr	r2, [pc, #168]	@ (8004ed4 <SPI3_MspInit+0xb8>)
 8004e2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e30:	4b28      	ldr	r3, [pc, #160]	@ (8004ed4 <SPI3_MspInit+0xb8>)
 8004e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e38:	613b      	str	r3, [r7, #16]
 8004e3a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e3c:	4b25      	ldr	r3, [pc, #148]	@ (8004ed4 <SPI3_MspInit+0xb8>)
 8004e3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e40:	4a24      	ldr	r2, [pc, #144]	@ (8004ed4 <SPI3_MspInit+0xb8>)
 8004e42:	f043 0304 	orr.w	r3, r3, #4
 8004e46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004e48:	4b22      	ldr	r3, [pc, #136]	@ (8004ed4 <SPI3_MspInit+0xb8>)
 8004e4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e4c:	f003 0304 	and.w	r3, r3, #4
 8004e50:	60fb      	str	r3, [r7, #12]
 8004e52:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8004e54:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e62:	2303      	movs	r3, #3
 8004e64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8004e66:	2306      	movs	r3, #6
 8004e68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8004e6a:	f107 0314 	add.w	r3, r7, #20
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4819      	ldr	r0, [pc, #100]	@ (8004ed8 <SPI3_MspInit+0xbc>)
 8004e72:	f000 fb89 	bl	8005588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8004e76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004e7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e84:	2303      	movs	r3, #3
 8004e86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8004e88:	2306      	movs	r3, #6
 8004e8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8004e8c:	f107 0314 	add.w	r3, r7, #20
 8004e90:	4619      	mov	r1, r3
 8004e92:	4811      	ldr	r0, [pc, #68]	@ (8004ed8 <SPI3_MspInit+0xbc>)
 8004e94:	f000 fb78 	bl	8005588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8004e98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9e:	2302      	movs	r3, #2
 8004ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8004eaa:	2306      	movs	r3, #6
 8004eac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8004eae:	f107 0314 	add.w	r3, r7, #20
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	4808      	ldr	r0, [pc, #32]	@ (8004ed8 <SPI3_MspInit+0xbc>)
 8004eb6:	f000 fb67 	bl	8005588 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8004eba:	2200      	movs	r2, #0
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	2033      	movs	r0, #51	@ 0x33
 8004ec0:	f000 f97f 	bl	80051c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8004ec4:	2033      	movs	r0, #51	@ 0x33
 8004ec6:	f000 f998 	bl	80051fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8004eca:	bf00      	nop
 8004ecc:	3728      	adds	r7, #40	@ 0x28
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	40021000 	.word	0x40021000
 8004ed8:	48000800 	.word	0x48000800

08004edc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ee6:	2003      	movs	r0, #3
 8004ee8:	f000 f960 	bl	80051ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004eec:	200f      	movs	r0, #15
 8004eee:	f000 f80d 	bl	8004f0c <HAL_InitTick>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d002      	beq.n	8004efe <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	71fb      	strb	r3, [r7, #7]
 8004efc:	e001      	b.n	8004f02 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004efe:	f7ff f93d 	bl	800417c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004f02:	79fb      	ldrb	r3, [r7, #7]
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}

08004f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004f14:	2300      	movs	r3, #0
 8004f16:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004f18:	4b17      	ldr	r3, [pc, #92]	@ (8004f78 <HAL_InitTick+0x6c>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d023      	beq.n	8004f68 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004f20:	4b16      	ldr	r3, [pc, #88]	@ (8004f7c <HAL_InitTick+0x70>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	4b14      	ldr	r3, [pc, #80]	@ (8004f78 <HAL_InitTick+0x6c>)
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004f2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f36:	4618      	mov	r0, r3
 8004f38:	f000 f96d 	bl	8005216 <HAL_SYSTICK_Config>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10f      	bne.n	8004f62 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b0f      	cmp	r3, #15
 8004f46:	d809      	bhi.n	8004f5c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f48:	2200      	movs	r2, #0
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f50:	f000 f937 	bl	80051c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004f54:	4a0a      	ldr	r2, [pc, #40]	@ (8004f80 <HAL_InitTick+0x74>)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6013      	str	r3, [r2, #0]
 8004f5a:	e007      	b.n	8004f6c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	73fb      	strb	r3, [r7, #15]
 8004f60:	e004      	b.n	8004f6c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	73fb      	strb	r3, [r7, #15]
 8004f66:	e001      	b.n	8004f6c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	20000020 	.word	0x20000020
 8004f7c:	20000004 	.word	0x20000004
 8004f80:	2000001c 	.word	0x2000001c

08004f84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004f88:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <HAL_IncTick+0x20>)
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	4b06      	ldr	r3, [pc, #24]	@ (8004fa8 <HAL_IncTick+0x24>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4413      	add	r3, r2
 8004f94:	4a04      	ldr	r2, [pc, #16]	@ (8004fa8 <HAL_IncTick+0x24>)
 8004f96:	6013      	str	r3, [r2, #0]
}
 8004f98:	bf00      	nop
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	20000020 	.word	0x20000020
 8004fa8:	20000b60 	.word	0x20000b60

08004fac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
  return uwTick;
 8004fb0:	4b03      	ldr	r3, [pc, #12]	@ (8004fc0 <HAL_GetTick+0x14>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	20000b60 	.word	0x20000b60

08004fc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004fcc:	f7ff ffee 	bl	8004fac <HAL_GetTick>
 8004fd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fdc:	d005      	beq.n	8004fea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004fde:	4b0a      	ldr	r3, [pc, #40]	@ (8005008 <HAL_Delay+0x44>)
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004fea:	bf00      	nop
 8004fec:	f7ff ffde 	bl	8004fac <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d8f7      	bhi.n	8004fec <HAL_Delay+0x28>
  {
  }
}
 8004ffc:	bf00      	nop
 8004ffe:	bf00      	nop
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20000020 	.word	0x20000020

0800500c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800501c:	4b0c      	ldr	r3, [pc, #48]	@ (8005050 <__NVIC_SetPriorityGrouping+0x44>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005028:	4013      	ands	r3, r2
 800502a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800503c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800503e:	4a04      	ldr	r2, [pc, #16]	@ (8005050 <__NVIC_SetPriorityGrouping+0x44>)
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	60d3      	str	r3, [r2, #12]
}
 8005044:	bf00      	nop
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	e000ed00 	.word	0xe000ed00

08005054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005054:	b480      	push	{r7}
 8005056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005058:	4b04      	ldr	r3, [pc, #16]	@ (800506c <__NVIC_GetPriorityGrouping+0x18>)
 800505a:	68db      	ldr	r3, [r3, #12]
 800505c:	0a1b      	lsrs	r3, r3, #8
 800505e:	f003 0307 	and.w	r3, r3, #7
}
 8005062:	4618      	mov	r0, r3
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	e000ed00 	.word	0xe000ed00

08005070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800507a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800507e:	2b00      	cmp	r3, #0
 8005080:	db0b      	blt.n	800509a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005082:	79fb      	ldrb	r3, [r7, #7]
 8005084:	f003 021f 	and.w	r2, r3, #31
 8005088:	4907      	ldr	r1, [pc, #28]	@ (80050a8 <__NVIC_EnableIRQ+0x38>)
 800508a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	2001      	movs	r0, #1
 8005092:	fa00 f202 	lsl.w	r2, r0, r2
 8005096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800509a:	bf00      	nop
 800509c:	370c      	adds	r7, #12
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	e000e100 	.word	0xe000e100

080050ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	4603      	mov	r3, r0
 80050b4:	6039      	str	r1, [r7, #0]
 80050b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	db0a      	blt.n	80050d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	490c      	ldr	r1, [pc, #48]	@ (80050f8 <__NVIC_SetPriority+0x4c>)
 80050c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ca:	0112      	lsls	r2, r2, #4
 80050cc:	b2d2      	uxtb	r2, r2
 80050ce:	440b      	add	r3, r1
 80050d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050d4:	e00a      	b.n	80050ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	b2da      	uxtb	r2, r3
 80050da:	4908      	ldr	r1, [pc, #32]	@ (80050fc <__NVIC_SetPriority+0x50>)
 80050dc:	79fb      	ldrb	r3, [r7, #7]
 80050de:	f003 030f 	and.w	r3, r3, #15
 80050e2:	3b04      	subs	r3, #4
 80050e4:	0112      	lsls	r2, r2, #4
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	440b      	add	r3, r1
 80050ea:	761a      	strb	r2, [r3, #24]
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr
 80050f8:	e000e100 	.word	0xe000e100
 80050fc:	e000ed00 	.word	0xe000ed00

08005100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005100:	b480      	push	{r7}
 8005102:	b089      	sub	sp, #36	@ 0x24
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	f1c3 0307 	rsb	r3, r3, #7
 800511a:	2b04      	cmp	r3, #4
 800511c:	bf28      	it	cs
 800511e:	2304      	movcs	r3, #4
 8005120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	3304      	adds	r3, #4
 8005126:	2b06      	cmp	r3, #6
 8005128:	d902      	bls.n	8005130 <NVIC_EncodePriority+0x30>
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	3b03      	subs	r3, #3
 800512e:	e000      	b.n	8005132 <NVIC_EncodePriority+0x32>
 8005130:	2300      	movs	r3, #0
 8005132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005134:	f04f 32ff 	mov.w	r2, #4294967295
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	fa02 f303 	lsl.w	r3, r2, r3
 800513e:	43da      	mvns	r2, r3
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	401a      	ands	r2, r3
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005148:	f04f 31ff 	mov.w	r1, #4294967295
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	fa01 f303 	lsl.w	r3, r1, r3
 8005152:	43d9      	mvns	r1, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005158:	4313      	orrs	r3, r2
         );
}
 800515a:	4618      	mov	r0, r3
 800515c:	3724      	adds	r7, #36	@ 0x24
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
	...

08005168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3b01      	subs	r3, #1
 8005174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005178:	d301      	bcc.n	800517e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800517a:	2301      	movs	r3, #1
 800517c:	e00f      	b.n	800519e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800517e:	4a0a      	ldr	r2, [pc, #40]	@ (80051a8 <SysTick_Config+0x40>)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	3b01      	subs	r3, #1
 8005184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005186:	210f      	movs	r1, #15
 8005188:	f04f 30ff 	mov.w	r0, #4294967295
 800518c:	f7ff ff8e 	bl	80050ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005190:	4b05      	ldr	r3, [pc, #20]	@ (80051a8 <SysTick_Config+0x40>)
 8005192:	2200      	movs	r2, #0
 8005194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005196:	4b04      	ldr	r3, [pc, #16]	@ (80051a8 <SysTick_Config+0x40>)
 8005198:	2207      	movs	r2, #7
 800519a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3708      	adds	r7, #8
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	e000e010 	.word	0xe000e010

080051ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f7ff ff29 	bl	800500c <__NVIC_SetPriorityGrouping>
}
 80051ba:	bf00      	nop
 80051bc:	3708      	adds	r7, #8
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051c2:	b580      	push	{r7, lr}
 80051c4:	b086      	sub	sp, #24
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	4603      	mov	r3, r0
 80051ca:	60b9      	str	r1, [r7, #8]
 80051cc:	607a      	str	r2, [r7, #4]
 80051ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80051d0:	2300      	movs	r3, #0
 80051d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051d4:	f7ff ff3e 	bl	8005054 <__NVIC_GetPriorityGrouping>
 80051d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051da:	687a      	ldr	r2, [r7, #4]
 80051dc:	68b9      	ldr	r1, [r7, #8]
 80051de:	6978      	ldr	r0, [r7, #20]
 80051e0:	f7ff ff8e 	bl	8005100 <NVIC_EncodePriority>
 80051e4:	4602      	mov	r2, r0
 80051e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051ea:	4611      	mov	r1, r2
 80051ec:	4618      	mov	r0, r3
 80051ee:	f7ff ff5d 	bl	80050ac <__NVIC_SetPriority>
}
 80051f2:	bf00      	nop
 80051f4:	3718      	adds	r7, #24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b082      	sub	sp, #8
 80051fe:	af00      	add	r7, sp, #0
 8005200:	4603      	mov	r3, r0
 8005202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005208:	4618      	mov	r0, r3
 800520a:	f7ff ff31 	bl	8005070 <__NVIC_EnableIRQ>
}
 800520e:	bf00      	nop
 8005210:	3708      	adds	r7, #8
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}

08005216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005216:	b580      	push	{r7, lr}
 8005218:	b082      	sub	sp, #8
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7ff ffa2 	bl	8005168 <SysTick_Config>
 8005224:	4603      	mov	r3, r0
}
 8005226:	4618      	mov	r0, r3
 8005228:	3708      	adds	r7, #8
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
	...

08005230 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e0ac      	b.n	800539c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4618      	mov	r0, r3
 8005248:	f000 f8b2 	bl	80053b0 <DFSDM_GetChannelFromInstance>
 800524c:	4603      	mov	r3, r0
 800524e:	4a55      	ldr	r2, [pc, #340]	@ (80053a4 <HAL_DFSDM_ChannelInit+0x174>)
 8005250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e09f      	b.n	800539c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7fe ffb1 	bl	80041c4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8005262:	4b51      	ldr	r3, [pc, #324]	@ (80053a8 <HAL_DFSDM_ChannelInit+0x178>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	3301      	adds	r3, #1
 8005268:	4a4f      	ldr	r2, [pc, #316]	@ (80053a8 <HAL_DFSDM_ChannelInit+0x178>)
 800526a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 800526c:	4b4e      	ldr	r3, [pc, #312]	@ (80053a8 <HAL_DFSDM_ChannelInit+0x178>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d125      	bne.n	80052c0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8005274:	4b4d      	ldr	r3, [pc, #308]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a4c      	ldr	r2, [pc, #304]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 800527a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800527e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8005280:	4b4a      	ldr	r3, [pc, #296]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 8005282:	681a      	ldr	r2, [r3, #0]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	4948      	ldr	r1, [pc, #288]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 800528a:	4313      	orrs	r3, r2
 800528c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800528e:	4b47      	ldr	r3, [pc, #284]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a46      	ldr	r2, [pc, #280]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 8005294:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8005298:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	791b      	ldrb	r3, [r3, #4]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d108      	bne.n	80052b4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80052a2:	4b42      	ldr	r3, [pc, #264]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	041b      	lsls	r3, r3, #16
 80052ae:	493f      	ldr	r1, [pc, #252]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 80052b0:	4313      	orrs	r3, r2
 80052b2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80052b4:	4b3d      	ldr	r3, [pc, #244]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a3c      	ldr	r2, [pc, #240]	@ (80053ac <HAL_DFSDM_ChannelInit+0x17c>)
 80052ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80052be:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 80052ce:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6819      	ldr	r1, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80052de:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80052e4:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f022 020f 	bic.w	r2, r2, #15
 80052fc:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6819      	ldr	r1, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800530c:	431a      	orrs	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	430a      	orrs	r2, r1
 8005314:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	689a      	ldr	r2, [r3, #8]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8005324:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6899      	ldr	r1, [r3, #8]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005334:	3b01      	subs	r3, #1
 8005336:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8005338:	431a      	orrs	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	430a      	orrs	r2, r1
 8005340:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f002 0207 	and.w	r2, r2, #7
 8005350:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6859      	ldr	r1, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005362:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	430a      	orrs	r2, r1
 800536c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800537c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2201      	movs	r2, #1
 8005382:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4618      	mov	r0, r3
 800538c:	f000 f810 	bl	80053b0 <DFSDM_GetChannelFromInstance>
 8005390:	4602      	mov	r2, r0
 8005392:	4904      	ldr	r1, [pc, #16]	@ (80053a4 <HAL_DFSDM_ChannelInit+0x174>)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20000b68 	.word	0x20000b68
 80053a8:	20000b64 	.word	0x20000b64
 80053ac:	40016000 	.word	0x40016000

080053b0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b085      	sub	sp, #20
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a1c      	ldr	r2, [pc, #112]	@ (800542c <DFSDM_GetChannelFromInstance+0x7c>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d102      	bne.n	80053c6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80053c0:	2300      	movs	r3, #0
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	e02b      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4a19      	ldr	r2, [pc, #100]	@ (8005430 <DFSDM_GetChannelFromInstance+0x80>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d102      	bne.n	80053d4 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80053ce:	2301      	movs	r3, #1
 80053d0:	60fb      	str	r3, [r7, #12]
 80053d2:	e024      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a17      	ldr	r2, [pc, #92]	@ (8005434 <DFSDM_GetChannelFromInstance+0x84>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d102      	bne.n	80053e2 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80053dc:	2302      	movs	r3, #2
 80053de:	60fb      	str	r3, [r7, #12]
 80053e0:	e01d      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a14      	ldr	r2, [pc, #80]	@ (8005438 <DFSDM_GetChannelFromInstance+0x88>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d102      	bne.n	80053f0 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80053ea:	2304      	movs	r3, #4
 80053ec:	60fb      	str	r3, [r7, #12]
 80053ee:	e016      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a12      	ldr	r2, [pc, #72]	@ (800543c <DFSDM_GetChannelFromInstance+0x8c>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d102      	bne.n	80053fe <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80053f8:	2305      	movs	r3, #5
 80053fa:	60fb      	str	r3, [r7, #12]
 80053fc:	e00f      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a0f      	ldr	r2, [pc, #60]	@ (8005440 <DFSDM_GetChannelFromInstance+0x90>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d102      	bne.n	800540c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8005406:	2306      	movs	r3, #6
 8005408:	60fb      	str	r3, [r7, #12]
 800540a:	e008      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a0d      	ldr	r2, [pc, #52]	@ (8005444 <DFSDM_GetChannelFromInstance+0x94>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d102      	bne.n	800541a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8005414:	2307      	movs	r3, #7
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	e001      	b.n	800541e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800541a:	2303      	movs	r3, #3
 800541c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 800541e:	68fb      	ldr	r3, [r7, #12]
}
 8005420:	4618      	mov	r0, r3
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr
 800542c:	40016000 	.word	0x40016000
 8005430:	40016020 	.word	0x40016020
 8005434:	40016040 	.word	0x40016040
 8005438:	40016080 	.word	0x40016080
 800543c:	400160a0 	.word	0x400160a0
 8005440:	400160c0 	.word	0x400160c0
 8005444:	400160e0 	.word	0x400160e0

08005448 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005450:	2300      	movs	r3, #0
 8005452:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d005      	beq.n	800546c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2204      	movs	r2, #4
 8005464:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	73fb      	strb	r3, [r7, #15]
 800546a:	e029      	b.n	80054c0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0201 	bic.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f022 020e 	bic.w	r2, r2, #14
 800548a:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005490:	f003 021c 	and.w	r2, r3, #28
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005498:	2101      	movs	r1, #1
 800549a:	fa01 f202 	lsl.w	r2, r1, r2
 800549e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	4798      	blx	r3
    }
  }
  return status;
 80054c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}

080054ca <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80054ca:	b480      	push	{r7}
 80054cc:	b087      	sub	sp, #28
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	60f8      	str	r0, [r7, #12]
 80054d2:	460b      	mov	r3, r1
 80054d4:	607a      	str	r2, [r7, #4]
 80054d6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80054d8:	2300      	movs	r3, #0
 80054da:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80054dc:	7afb      	ldrb	r3, [r7, #11]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d103      	bne.n	80054ea <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	605a      	str	r2, [r3, #4]
      break;
 80054e8:	e002      	b.n	80054f0 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	75fb      	strb	r3, [r7, #23]
      break;
 80054ee:	bf00      	nop
  }

  return status;
 80054f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	371c      	adds	r7, #28
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80054fe:	b480      	push	{r7}
 8005500:	b083      	sub	sp, #12
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
 8005506:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2b00      	cmp	r3, #0
 800550c:	d101      	bne.n	8005512 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e003      	b.n	800551a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005518:	2300      	movs	r3, #0
  }
}
 800551a:	4618      	mov	r0, r3
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
	...

08005528 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	0c1b      	lsrs	r3, r3, #16
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 031f 	and.w	r3, r3, #31
 8005544:	2201      	movs	r2, #1
 8005546:	fa02 f303 	lsl.w	r3, r2, r3
 800554a:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	015a      	lsls	r2, r3, #5
 8005550:	4b0c      	ldr	r3, [pc, #48]	@ (8005584 <HAL_EXTI_IRQHandler+0x5c>)
 8005552:	4413      	add	r3, r2
 8005554:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4013      	ands	r3, r2
 800555e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d009      	beq.n	800557a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	693a      	ldr	r2, [r7, #16]
 800556a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d002      	beq.n	800557a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	4798      	blx	r3
    }
  }
}
 800557a:	bf00      	nop
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40010414 	.word	0x40010414

08005588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005588:	b480      	push	{r7}
 800558a:	b087      	sub	sp, #28
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005592:	2300      	movs	r3, #0
 8005594:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005596:	e17f      	b.n	8005898 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	2101      	movs	r1, #1
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	fa01 f303 	lsl.w	r3, r1, r3
 80055a4:	4013      	ands	r3, r2
 80055a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	f000 8171 	beq.w	8005892 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	f003 0303 	and.w	r3, r3, #3
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d005      	beq.n	80055c8 <HAL_GPIO_Init+0x40>
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	f003 0303 	and.w	r3, r3, #3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d130      	bne.n	800562a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	005b      	lsls	r3, r3, #1
 80055d2:	2203      	movs	r2, #3
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	43db      	mvns	r3, r3
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	4013      	ands	r3, r2
 80055de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	68da      	ldr	r2, [r3, #12]
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	fa02 f303 	lsl.w	r3, r2, r3
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80055fe:	2201      	movs	r2, #1
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	fa02 f303 	lsl.w	r3, r2, r3
 8005606:	43db      	mvns	r3, r3
 8005608:	693a      	ldr	r2, [r7, #16]
 800560a:	4013      	ands	r3, r2
 800560c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	091b      	lsrs	r3, r3, #4
 8005614:	f003 0201 	and.w	r2, r3, #1
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	fa02 f303 	lsl.w	r3, r2, r3
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4313      	orrs	r3, r2
 8005622:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	693a      	ldr	r2, [r7, #16]
 8005628:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f003 0303 	and.w	r3, r3, #3
 8005632:	2b03      	cmp	r3, #3
 8005634:	d118      	bne.n	8005668 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800563c:	2201      	movs	r2, #1
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	fa02 f303 	lsl.w	r3, r2, r3
 8005644:	43db      	mvns	r3, r3
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	4013      	ands	r3, r2
 800564a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	08db      	lsrs	r3, r3, #3
 8005652:	f003 0201 	and.w	r2, r3, #1
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	693a      	ldr	r2, [r7, #16]
 800565e:	4313      	orrs	r3, r2
 8005660:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	693a      	ldr	r2, [r7, #16]
 8005666:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f003 0303 	and.w	r3, r3, #3
 8005670:	2b03      	cmp	r3, #3
 8005672:	d017      	beq.n	80056a4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	2203      	movs	r2, #3
 8005680:	fa02 f303 	lsl.w	r3, r2, r3
 8005684:	43db      	mvns	r3, r3
 8005686:	693a      	ldr	r2, [r7, #16]
 8005688:	4013      	ands	r3, r2
 800568a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	689a      	ldr	r2, [r3, #8]
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	005b      	lsls	r3, r3, #1
 8005694:	fa02 f303 	lsl.w	r3, r2, r3
 8005698:	693a      	ldr	r2, [r7, #16]
 800569a:	4313      	orrs	r3, r2
 800569c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f003 0303 	and.w	r3, r3, #3
 80056ac:	2b02      	cmp	r3, #2
 80056ae:	d123      	bne.n	80056f8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	08da      	lsrs	r2, r3, #3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	3208      	adds	r2, #8
 80056b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f003 0307 	and.w	r3, r3, #7
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	220f      	movs	r2, #15
 80056c8:	fa02 f303 	lsl.w	r3, r2, r3
 80056cc:	43db      	mvns	r3, r3
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	4013      	ands	r3, r2
 80056d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	691a      	ldr	r2, [r3, #16]
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	fa02 f303 	lsl.w	r3, r2, r3
 80056e4:	693a      	ldr	r2, [r7, #16]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	08da      	lsrs	r2, r3, #3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	3208      	adds	r2, #8
 80056f2:	6939      	ldr	r1, [r7, #16]
 80056f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	2203      	movs	r2, #3
 8005704:	fa02 f303 	lsl.w	r3, r2, r3
 8005708:	43db      	mvns	r3, r3
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	4013      	ands	r3, r2
 800570e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f003 0203 	and.w	r2, r3, #3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	fa02 f303 	lsl.w	r3, r2, r3
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 80ac 	beq.w	8005892 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800573a:	4b5f      	ldr	r3, [pc, #380]	@ (80058b8 <HAL_GPIO_Init+0x330>)
 800573c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800573e:	4a5e      	ldr	r2, [pc, #376]	@ (80058b8 <HAL_GPIO_Init+0x330>)
 8005740:	f043 0301 	orr.w	r3, r3, #1
 8005744:	6613      	str	r3, [r2, #96]	@ 0x60
 8005746:	4b5c      	ldr	r3, [pc, #368]	@ (80058b8 <HAL_GPIO_Init+0x330>)
 8005748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	60bb      	str	r3, [r7, #8]
 8005750:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005752:	4a5a      	ldr	r2, [pc, #360]	@ (80058bc <HAL_GPIO_Init+0x334>)
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	089b      	lsrs	r3, r3, #2
 8005758:	3302      	adds	r3, #2
 800575a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800575e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	f003 0303 	and.w	r3, r3, #3
 8005766:	009b      	lsls	r3, r3, #2
 8005768:	220f      	movs	r2, #15
 800576a:	fa02 f303 	lsl.w	r3, r2, r3
 800576e:	43db      	mvns	r3, r3
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	4013      	ands	r3, r2
 8005774:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800577c:	d025      	beq.n	80057ca <HAL_GPIO_Init+0x242>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a4f      	ldr	r2, [pc, #316]	@ (80058c0 <HAL_GPIO_Init+0x338>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d01f      	beq.n	80057c6 <HAL_GPIO_Init+0x23e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a4e      	ldr	r2, [pc, #312]	@ (80058c4 <HAL_GPIO_Init+0x33c>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d019      	beq.n	80057c2 <HAL_GPIO_Init+0x23a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a4d      	ldr	r2, [pc, #308]	@ (80058c8 <HAL_GPIO_Init+0x340>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d013      	beq.n	80057be <HAL_GPIO_Init+0x236>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a4c      	ldr	r2, [pc, #304]	@ (80058cc <HAL_GPIO_Init+0x344>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d00d      	beq.n	80057ba <HAL_GPIO_Init+0x232>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4a4b      	ldr	r2, [pc, #300]	@ (80058d0 <HAL_GPIO_Init+0x348>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d007      	beq.n	80057b6 <HAL_GPIO_Init+0x22e>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a4a      	ldr	r2, [pc, #296]	@ (80058d4 <HAL_GPIO_Init+0x34c>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d101      	bne.n	80057b2 <HAL_GPIO_Init+0x22a>
 80057ae:	2306      	movs	r3, #6
 80057b0:	e00c      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057b2:	2307      	movs	r3, #7
 80057b4:	e00a      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057b6:	2305      	movs	r3, #5
 80057b8:	e008      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057ba:	2304      	movs	r3, #4
 80057bc:	e006      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057be:	2303      	movs	r3, #3
 80057c0:	e004      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057c2:	2302      	movs	r3, #2
 80057c4:	e002      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057c6:	2301      	movs	r3, #1
 80057c8:	e000      	b.n	80057cc <HAL_GPIO_Init+0x244>
 80057ca:	2300      	movs	r3, #0
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	f002 0203 	and.w	r2, r2, #3
 80057d2:	0092      	lsls	r2, r2, #2
 80057d4:	4093      	lsls	r3, r2
 80057d6:	693a      	ldr	r2, [r7, #16]
 80057d8:	4313      	orrs	r3, r2
 80057da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80057dc:	4937      	ldr	r1, [pc, #220]	@ (80058bc <HAL_GPIO_Init+0x334>)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	089b      	lsrs	r3, r3, #2
 80057e2:	3302      	adds	r3, #2
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80057ea:	4b3b      	ldr	r3, [pc, #236]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	43db      	mvns	r3, r3
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4013      	ands	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800580e:	4a32      	ldr	r2, [pc, #200]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005814:	4b30      	ldr	r3, [pc, #192]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	43db      	mvns	r3, r3
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4013      	ands	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005830:	693a      	ldr	r2, [r7, #16]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	4313      	orrs	r3, r2
 8005836:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005838:	4a27      	ldr	r2, [pc, #156]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800583e:	4b26      	ldr	r3, [pc, #152]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	43db      	mvns	r3, r3
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4013      	ands	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d003      	beq.n	8005862 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800585a:	693a      	ldr	r2, [r7, #16]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	4313      	orrs	r3, r2
 8005860:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005862:	4a1d      	ldr	r2, [pc, #116]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005868:	4b1b      	ldr	r3, [pc, #108]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	43db      	mvns	r3, r3
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	4013      	ands	r3, r2
 8005876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4313      	orrs	r3, r2
 800588a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800588c:	4a12      	ldr	r2, [pc, #72]	@ (80058d8 <HAL_GPIO_Init+0x350>)
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	3301      	adds	r3, #1
 8005896:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	fa22 f303 	lsr.w	r3, r2, r3
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f47f ae78 	bne.w	8005598 <HAL_GPIO_Init+0x10>
  }
}
 80058a8:	bf00      	nop
 80058aa:	bf00      	nop
 80058ac:	371c      	adds	r7, #28
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
 80058b6:	bf00      	nop
 80058b8:	40021000 	.word	0x40021000
 80058bc:	40010000 	.word	0x40010000
 80058c0:	48000400 	.word	0x48000400
 80058c4:	48000800 	.word	0x48000800
 80058c8:	48000c00 	.word	0x48000c00
 80058cc:	48001000 	.word	0x48001000
 80058d0:	48001400 	.word	0x48001400
 80058d4:	48001800 	.word	0x48001800
 80058d8:	40010400 	.word	0x40010400

080058dc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80058dc:	b480      	push	{r7}
 80058de:	b087      	sub	sp, #28
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80058e6:	2300      	movs	r3, #0
 80058e8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80058ea:	e0cd      	b.n	8005a88 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80058ec:	2201      	movs	r2, #1
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	683a      	ldr	r2, [r7, #0]
 80058f6:	4013      	ands	r3, r2
 80058f8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f000 80c0 	beq.w	8005a82 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005902:	4a68      	ldr	r2, [pc, #416]	@ (8005aa4 <HAL_GPIO_DeInit+0x1c8>)
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	089b      	lsrs	r3, r3, #2
 8005908:	3302      	adds	r3, #2
 800590a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800590e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	f003 0303 	and.w	r3, r3, #3
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	220f      	movs	r2, #15
 800591a:	fa02 f303 	lsl.w	r3, r2, r3
 800591e:	68fa      	ldr	r2, [r7, #12]
 8005920:	4013      	ands	r3, r2
 8005922:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800592a:	d025      	beq.n	8005978 <HAL_GPIO_DeInit+0x9c>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a5e      	ldr	r2, [pc, #376]	@ (8005aa8 <HAL_GPIO_DeInit+0x1cc>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d01f      	beq.n	8005974 <HAL_GPIO_DeInit+0x98>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a5d      	ldr	r2, [pc, #372]	@ (8005aac <HAL_GPIO_DeInit+0x1d0>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d019      	beq.n	8005970 <HAL_GPIO_DeInit+0x94>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a5c      	ldr	r2, [pc, #368]	@ (8005ab0 <HAL_GPIO_DeInit+0x1d4>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d013      	beq.n	800596c <HAL_GPIO_DeInit+0x90>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	4a5b      	ldr	r2, [pc, #364]	@ (8005ab4 <HAL_GPIO_DeInit+0x1d8>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d00d      	beq.n	8005968 <HAL_GPIO_DeInit+0x8c>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	4a5a      	ldr	r2, [pc, #360]	@ (8005ab8 <HAL_GPIO_DeInit+0x1dc>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d007      	beq.n	8005964 <HAL_GPIO_DeInit+0x88>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	4a59      	ldr	r2, [pc, #356]	@ (8005abc <HAL_GPIO_DeInit+0x1e0>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d101      	bne.n	8005960 <HAL_GPIO_DeInit+0x84>
 800595c:	2306      	movs	r3, #6
 800595e:	e00c      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 8005960:	2307      	movs	r3, #7
 8005962:	e00a      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 8005964:	2305      	movs	r3, #5
 8005966:	e008      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 8005968:	2304      	movs	r3, #4
 800596a:	e006      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 800596c:	2303      	movs	r3, #3
 800596e:	e004      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 8005970:	2302      	movs	r3, #2
 8005972:	e002      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 8005974:	2301      	movs	r3, #1
 8005976:	e000      	b.n	800597a <HAL_GPIO_DeInit+0x9e>
 8005978:	2300      	movs	r3, #0
 800597a:	697a      	ldr	r2, [r7, #20]
 800597c:	f002 0203 	and.w	r2, r2, #3
 8005980:	0092      	lsls	r2, r2, #2
 8005982:	4093      	lsls	r3, r2
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	429a      	cmp	r2, r3
 8005988:	d132      	bne.n	80059f0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800598a:	4b4d      	ldr	r3, [pc, #308]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	43db      	mvns	r3, r3
 8005992:	494b      	ldr	r1, [pc, #300]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 8005994:	4013      	ands	r3, r2
 8005996:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005998:	4b49      	ldr	r3, [pc, #292]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 800599a:	685a      	ldr	r2, [r3, #4]
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	43db      	mvns	r3, r3
 80059a0:	4947      	ldr	r1, [pc, #284]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 80059a2:	4013      	ands	r3, r2
 80059a4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80059a6:	4b46      	ldr	r3, [pc, #280]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 80059a8:	68da      	ldr	r2, [r3, #12]
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	43db      	mvns	r3, r3
 80059ae:	4944      	ldr	r1, [pc, #272]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 80059b0:	4013      	ands	r3, r2
 80059b2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80059b4:	4b42      	ldr	r3, [pc, #264]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	43db      	mvns	r3, r3
 80059bc:	4940      	ldr	r1, [pc, #256]	@ (8005ac0 <HAL_GPIO_DeInit+0x1e4>)
 80059be:	4013      	ands	r3, r2
 80059c0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	220f      	movs	r2, #15
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80059d2:	4a34      	ldr	r2, [pc, #208]	@ (8005aa4 <HAL_GPIO_DeInit+0x1c8>)
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	089b      	lsrs	r3, r3, #2
 80059d8:	3302      	adds	r3, #2
 80059da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	43da      	mvns	r2, r3
 80059e2:	4830      	ldr	r0, [pc, #192]	@ (8005aa4 <HAL_GPIO_DeInit+0x1c8>)
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	089b      	lsrs	r3, r3, #2
 80059e8:	400a      	ands	r2, r1
 80059ea:	3302      	adds	r3, #2
 80059ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	005b      	lsls	r3, r3, #1
 80059f8:	2103      	movs	r1, #3
 80059fa:	fa01 f303 	lsl.w	r3, r1, r3
 80059fe:	431a      	orrs	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	08da      	lsrs	r2, r3, #3
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3208      	adds	r2, #8
 8005a0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	009b      	lsls	r3, r3, #2
 8005a18:	220f      	movs	r2, #15
 8005a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1e:	43db      	mvns	r3, r3
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	08d2      	lsrs	r2, r2, #3
 8005a24:	4019      	ands	r1, r3
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	3208      	adds	r2, #8
 8005a2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689a      	ldr	r2, [r3, #8]
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	005b      	lsls	r3, r3, #1
 8005a36:	2103      	movs	r1, #3
 8005a38:	fa01 f303 	lsl.w	r3, r1, r3
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	401a      	ands	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	2101      	movs	r1, #1
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a50:	43db      	mvns	r3, r3
 8005a52:	401a      	ands	r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68da      	ldr	r2, [r3, #12]
 8005a5c:	697b      	ldr	r3, [r7, #20]
 8005a5e:	005b      	lsls	r3, r3, #1
 8005a60:	2103      	movs	r1, #3
 8005a62:	fa01 f303 	lsl.w	r3, r1, r3
 8005a66:	43db      	mvns	r3, r3
 8005a68:	401a      	ands	r2, r3
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a72:	2101      	movs	r1, #1
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	fa01 f303 	lsl.w	r3, r1, r3
 8005a7a:	43db      	mvns	r3, r3
 8005a7c:	401a      	ands	r2, r3
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	3301      	adds	r3, #1
 8005a86:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f47f af2b 	bne.w	80058ec <HAL_GPIO_DeInit+0x10>
  }
}
 8005a96:	bf00      	nop
 8005a98:	bf00      	nop
 8005a9a:	371c      	adds	r7, #28
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr
 8005aa4:	40010000 	.word	0x40010000
 8005aa8:	48000400 	.word	0x48000400
 8005aac:	48000800 	.word	0x48000800
 8005ab0:	48000c00 	.word	0x48000c00
 8005ab4:	48001000 	.word	0x48001000
 8005ab8:	48001400 	.word	0x48001400
 8005abc:	48001800 	.word	0x48001800
 8005ac0:	40010400 	.word	0x40010400

08005ac4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
 8005acc:	460b      	mov	r3, r1
 8005ace:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	887b      	ldrh	r3, [r7, #2]
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d002      	beq.n	8005ae2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005adc:	2301      	movs	r3, #1
 8005ade:	73fb      	strb	r3, [r7, #15]
 8005ae0:	e001      	b.n	8005ae6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3714      	adds	r7, #20
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	460b      	mov	r3, r1
 8005afe:	807b      	strh	r3, [r7, #2]
 8005b00:	4613      	mov	r3, r2
 8005b02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b04:	787b      	ldrb	r3, [r7, #1]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b0a:	887a      	ldrh	r2, [r7, #2]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b10:	e002      	b.n	8005b18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b18:	bf00      	nop
 8005b1a:	370c      	adds	r7, #12
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b22:	4770      	bx	lr

08005b24 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b36:	887a      	ldrh	r2, [r7, #2]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	041a      	lsls	r2, r3, #16
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	43d9      	mvns	r1, r3
 8005b42:	887b      	ldrh	r3, [r7, #2]
 8005b44:	400b      	ands	r3, r1
 8005b46:	431a      	orrs	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	619a      	str	r2, [r3, #24]
}
 8005b4c:	bf00      	nop
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	4603      	mov	r3, r0
 8005b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b62:	4b08      	ldr	r3, [pc, #32]	@ (8005b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b64:	695a      	ldr	r2, [r3, #20]
 8005b66:	88fb      	ldrh	r3, [r7, #6]
 8005b68:	4013      	ands	r3, r2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d006      	beq.n	8005b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b6e:	4a05      	ldr	r2, [pc, #20]	@ (8005b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b70:	88fb      	ldrh	r3, [r7, #6]
 8005b72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b74:	88fb      	ldrh	r3, [r7, #6]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fd fc4e 	bl	8003418 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b7c:	bf00      	nop
 8005b7e:	3708      	adds	r7, #8
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	40010400 	.word	0x40010400

08005b88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b082      	sub	sp, #8
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e08d      	b.n	8005cb6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d106      	bne.n	8005bb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7fe fb6c 	bl	800428c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2224      	movs	r2, #36	@ 0x24
 8005bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0201 	bic.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005bd8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005be8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	d107      	bne.n	8005c02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	689a      	ldr	r2, [r3, #8]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bfe:	609a      	str	r2, [r3, #8]
 8005c00:	e006      	b.n	8005c10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	689a      	ldr	r2, [r3, #8]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005c0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d108      	bne.n	8005c2a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c26:	605a      	str	r2, [r3, #4]
 8005c28:	e007      	b.n	8005c3a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6812      	ldr	r2, [r2, #0]
 8005c44:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c4c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	68da      	ldr	r2, [r3, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c5c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	691a      	ldr	r2, [r3, #16]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	695b      	ldr	r3, [r3, #20]
 8005c66:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	430a      	orrs	r2, r1
 8005c76:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	69d9      	ldr	r1, [r3, #28]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a1a      	ldr	r2, [r3, #32]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	430a      	orrs	r2, r1
 8005c86:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 0201 	orr.w	r2, r2, #1
 8005c96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	3708      	adds	r7, #8
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bd80      	pop	{r7, pc}

08005cbe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b083      	sub	sp, #12
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
 8005cc6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b20      	cmp	r3, #32
 8005cd2:	d138      	bne.n	8005d46 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d101      	bne.n	8005ce2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005cde:	2302      	movs	r3, #2
 8005ce0:	e032      	b.n	8005d48 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2224      	movs	r2, #36	@ 0x24
 8005cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f022 0201 	bic.w	r2, r2, #1
 8005d00:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d10:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	6819      	ldr	r1, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f042 0201 	orr.w	r2, r2, #1
 8005d30:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d42:	2300      	movs	r3, #0
 8005d44:	e000      	b.n	8005d48 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d46:	2302      	movs	r3, #2
  }
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d52:	4770      	bx	lr

08005d54 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b20      	cmp	r3, #32
 8005d68:	d139      	bne.n	8005dde <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d101      	bne.n	8005d78 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e033      	b.n	8005de0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2224      	movs	r2, #36	@ 0x24
 8005d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f022 0201 	bic.w	r2, r2, #1
 8005d96:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005da6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	021b      	lsls	r3, r3, #8
 8005dac:	68fa      	ldr	r2, [r7, #12]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68fa      	ldr	r2, [r7, #12]
 8005db8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f042 0201 	orr.w	r2, r2, #1
 8005dc8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2220      	movs	r2, #32
 8005dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	e000      	b.n	8005de0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005dde:	2302      	movs	r3, #2
  }
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3714      	adds	r7, #20
 8005de4:	46bd      	mov	sp, r7
 8005de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dea:	4770      	bx	lr

08005dec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b086      	sub	sp, #24
 8005df0:	af02      	add	r7, sp, #8
 8005df2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d101      	bne.n	8005dfe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e101      	b.n	8006002 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d106      	bne.n	8005e18 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fe fb5e 	bl	80044d4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2203      	movs	r2, #3
 8005e1c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f003 fd38 	bl	80098a0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6818      	ldr	r0, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	7c1a      	ldrb	r2, [r3, #16]
 8005e38:	f88d 2000 	strb.w	r2, [sp]
 8005e3c:	3304      	adds	r3, #4
 8005e3e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e40:	f003 fd01 	bl	8009846 <USB_CoreInit>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d005      	beq.n	8005e56 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2202      	movs	r2, #2
 8005e4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e0d5      	b.n	8006002 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f003 fd30 	bl	80098c2 <USB_SetCurrentMode>
 8005e62:	4603      	mov	r3, r0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d005      	beq.n	8005e74 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e0c6      	b.n	8006002 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e74:	2300      	movs	r3, #0
 8005e76:	73fb      	strb	r3, [r7, #15]
 8005e78:	e04a      	b.n	8005f10 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e7a:	7bfa      	ldrb	r2, [r7, #15]
 8005e7c:	6879      	ldr	r1, [r7, #4]
 8005e7e:	4613      	mov	r3, r2
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	440b      	add	r3, r1
 8005e88:	3315      	adds	r3, #21
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005e8e:	7bfa      	ldrb	r2, [r7, #15]
 8005e90:	6879      	ldr	r1, [r7, #4]
 8005e92:	4613      	mov	r3, r2
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	4413      	add	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	440b      	add	r3, r1
 8005e9c:	3314      	adds	r3, #20
 8005e9e:	7bfa      	ldrb	r2, [r7, #15]
 8005ea0:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005ea2:	7bfa      	ldrb	r2, [r7, #15]
 8005ea4:	7bfb      	ldrb	r3, [r7, #15]
 8005ea6:	b298      	uxth	r0, r3
 8005ea8:	6879      	ldr	r1, [r7, #4]
 8005eaa:	4613      	mov	r3, r2
 8005eac:	00db      	lsls	r3, r3, #3
 8005eae:	4413      	add	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	440b      	add	r3, r1
 8005eb4:	332e      	adds	r3, #46	@ 0x2e
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005eba:	7bfa      	ldrb	r2, [r7, #15]
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	4613      	mov	r3, r2
 8005ec0:	00db      	lsls	r3, r3, #3
 8005ec2:	4413      	add	r3, r2
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	440b      	add	r3, r1
 8005ec8:	3318      	adds	r3, #24
 8005eca:	2200      	movs	r2, #0
 8005ecc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005ece:	7bfa      	ldrb	r2, [r7, #15]
 8005ed0:	6879      	ldr	r1, [r7, #4]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	00db      	lsls	r3, r3, #3
 8005ed6:	4413      	add	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	440b      	add	r3, r1
 8005edc:	331c      	adds	r3, #28
 8005ede:	2200      	movs	r2, #0
 8005ee0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005ee2:	7bfa      	ldrb	r2, [r7, #15]
 8005ee4:	6879      	ldr	r1, [r7, #4]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4413      	add	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	440b      	add	r3, r1
 8005ef0:	3320      	adds	r3, #32
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005ef6:	7bfa      	ldrb	r2, [r7, #15]
 8005ef8:	6879      	ldr	r1, [r7, #4]
 8005efa:	4613      	mov	r3, r2
 8005efc:	00db      	lsls	r3, r3, #3
 8005efe:	4413      	add	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	440b      	add	r3, r1
 8005f04:	3324      	adds	r3, #36	@ 0x24
 8005f06:	2200      	movs	r2, #0
 8005f08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	73fb      	strb	r3, [r7, #15]
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	791b      	ldrb	r3, [r3, #4]
 8005f14:	7bfa      	ldrb	r2, [r7, #15]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d3af      	bcc.n	8005e7a <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	73fb      	strb	r3, [r7, #15]
 8005f1e:	e044      	b.n	8005faa <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f20:	7bfa      	ldrb	r2, [r7, #15]
 8005f22:	6879      	ldr	r1, [r7, #4]
 8005f24:	4613      	mov	r3, r2
 8005f26:	00db      	lsls	r3, r3, #3
 8005f28:	4413      	add	r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	440b      	add	r3, r1
 8005f2e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005f32:	2200      	movs	r2, #0
 8005f34:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f36:	7bfa      	ldrb	r2, [r7, #15]
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	00db      	lsls	r3, r3, #3
 8005f3e:	4413      	add	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	440b      	add	r3, r1
 8005f44:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005f48:	7bfa      	ldrb	r2, [r7, #15]
 8005f4a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f4c:	7bfa      	ldrb	r2, [r7, #15]
 8005f4e:	6879      	ldr	r1, [r7, #4]
 8005f50:	4613      	mov	r3, r2
 8005f52:	00db      	lsls	r3, r3, #3
 8005f54:	4413      	add	r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	440b      	add	r3, r1
 8005f5a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005f5e:	2200      	movs	r2, #0
 8005f60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f62:	7bfa      	ldrb	r2, [r7, #15]
 8005f64:	6879      	ldr	r1, [r7, #4]
 8005f66:	4613      	mov	r3, r2
 8005f68:	00db      	lsls	r3, r3, #3
 8005f6a:	4413      	add	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	440b      	add	r3, r1
 8005f70:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8005f74:	2200      	movs	r2, #0
 8005f76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f78:	7bfa      	ldrb	r2, [r7, #15]
 8005f7a:	6879      	ldr	r1, [r7, #4]
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	00db      	lsls	r3, r3, #3
 8005f80:	4413      	add	r3, r2
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	440b      	add	r3, r1
 8005f86:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005f8e:	7bfa      	ldrb	r2, [r7, #15]
 8005f90:	6879      	ldr	r1, [r7, #4]
 8005f92:	4613      	mov	r3, r2
 8005f94:	00db      	lsls	r3, r3, #3
 8005f96:	4413      	add	r3, r2
 8005f98:	009b      	lsls	r3, r3, #2
 8005f9a:	440b      	add	r3, r1
 8005f9c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fa4:	7bfb      	ldrb	r3, [r7, #15]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	73fb      	strb	r3, [r7, #15]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	791b      	ldrb	r3, [r3, #4]
 8005fae:	7bfa      	ldrb	r2, [r7, #15]
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d3b5      	bcc.n	8005f20 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6818      	ldr	r0, [r3, #0]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	7c1a      	ldrb	r2, [r3, #16]
 8005fbc:	f88d 2000 	strb.w	r2, [sp]
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fc4:	f003 fcca 	bl	800995c <USB_DevInit>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d005      	beq.n	8005fda <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2202      	movs	r2, #2
 8005fd2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e013      	b.n	8006002 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	7b1b      	ldrb	r3, [r3, #12]
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d102      	bne.n	8005ff6 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f80a 	bl	800600a <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f003 fe6f 	bl	8009cde <USB_DevDisconnect>

  return HAL_OK;
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}

0800600a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800600a:	b480      	push	{r7}
 800600c:	b085      	sub	sp, #20
 800600e:	af00      	add	r7, sp, #0
 8006010:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	699b      	ldr	r3, [r3, #24]
 800602c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800603c:	f043 0303 	orr.w	r3, r3, #3
 8006040:	68fa      	ldr	r2, [r7, #12]
 8006042:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3714      	adds	r7, #20
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr
	...

08006054 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006058:	4b05      	ldr	r3, [pc, #20]	@ (8006070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a04      	ldr	r2, [pc, #16]	@ (8006070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800605e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006062:	6013      	str	r3, [r2, #0]
}
 8006064:	bf00      	nop
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40007000 	.word	0x40007000

08006074 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006078:	4b04      	ldr	r3, [pc, #16]	@ (800608c <HAL_PWREx_GetVoltageRange+0x18>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006080:	4618      	mov	r0, r3
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	40007000 	.word	0x40007000

08006090 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800609e:	d130      	bne.n	8006102 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80060a0:	4b23      	ldr	r3, [pc, #140]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80060a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060ac:	d038      	beq.n	8006120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80060ae:	4b20      	ldr	r3, [pc, #128]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80060b6:	4a1e      	ldr	r2, [pc, #120]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80060bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80060be:	4b1d      	ldr	r3, [pc, #116]	@ (8006134 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2232      	movs	r2, #50	@ 0x32
 80060c4:	fb02 f303 	mul.w	r3, r2, r3
 80060c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006138 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80060ca:	fba2 2303 	umull	r2, r3, r2, r3
 80060ce:	0c9b      	lsrs	r3, r3, #18
 80060d0:	3301      	adds	r3, #1
 80060d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80060d4:	e002      	b.n	80060dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	3b01      	subs	r3, #1
 80060da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80060dc:	4b14      	ldr	r3, [pc, #80]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060e8:	d102      	bne.n	80060f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1f2      	bne.n	80060d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80060f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80060f2:	695b      	ldr	r3, [r3, #20]
 80060f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060fc:	d110      	bne.n	8006120 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e00f      	b.n	8006122 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006102:	4b0b      	ldr	r3, [pc, #44]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800610a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800610e:	d007      	beq.n	8006120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006110:	4b07      	ldr	r3, [pc, #28]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006118:	4a05      	ldr	r2, [pc, #20]	@ (8006130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800611a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800611e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	40007000 	.word	0x40007000
 8006134:	20000004 	.word	0x20000004
 8006138:	431bde83 	.word	0x431bde83

0800613c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800613c:	b480      	push	{r7}
 800613e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006140:	4b05      	ldr	r3, [pc, #20]	@ (8006158 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	4a04      	ldr	r2, [pc, #16]	@ (8006158 <HAL_PWREx_EnableVddUSB+0x1c>)
 8006146:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800614a:	6053      	str	r3, [r2, #4]
}
 800614c:	bf00      	nop
 800614e:	46bd      	mov	sp, r7
 8006150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006154:	4770      	bx	lr
 8006156:	bf00      	nop
 8006158:	40007000 	.word	0x40007000

0800615c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800615c:	b580      	push	{r7, lr}
 800615e:	b086      	sub	sp, #24
 8006160:	af02      	add	r7, sp, #8
 8006162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8006164:	f7fe ff22 	bl	8004fac <HAL_GetTick>
 8006168:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d101      	bne.n	8006174 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e063      	b.n	800623c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800617a:	b2db      	uxtb	r3, r3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10b      	bne.n	8006198 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7fe f8dd 	bl	8004348 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800618e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 f858 	bl	8006248 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	689b      	ldr	r3, [r3, #8]
 80061a6:	3b01      	subs	r3, #1
 80061a8:	021a      	lsls	r2, r3, #8
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	430a      	orrs	r2, r1
 80061b0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061b6:	9300      	str	r3, [sp, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	2120      	movs	r1, #32
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f850 	bl	8006264 <QSPI_WaitFlagStateUntilTimeout>
 80061c4:	4603      	mov	r3, r0
 80061c6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80061c8:	7afb      	ldrb	r3, [r7, #11]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d131      	bne.n	8006232 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80061d8:	f023 0310 	bic.w	r3, r3, #16
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6852      	ldr	r2, [r2, #4]
 80061e0:	0611      	lsls	r1, r2, #24
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	68d2      	ldr	r2, [r2, #12]
 80061e6:	4311      	orrs	r1, r2
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6812      	ldr	r2, [r2, #0]
 80061ec:	430b      	orrs	r3, r1
 80061ee:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	4b13      	ldr	r3, [pc, #76]	@ (8006244 <HAL_QSPI_Init+0xe8>)
 80061f8:	4013      	ands	r3, r2
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6912      	ldr	r2, [r2, #16]
 80061fe:	0411      	lsls	r1, r2, #16
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6952      	ldr	r2, [r2, #20]
 8006204:	4311      	orrs	r1, r2
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6992      	ldr	r2, [r2, #24]
 800620a:	4311      	orrs	r1, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6812      	ldr	r2, [r2, #0]
 8006210:	430b      	orrs	r3, r1
 8006212:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f042 0201 	orr.w	r2, r2, #1
 8006222:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800623a:	7afb      	ldrb	r3, [r7, #11]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3710      	adds	r7, #16
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}
 8006244:	ffe0f8fe 	.word	0xffe0f8fe

08006248 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	683a      	ldr	r2, [r7, #0]
 8006256:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b084      	sub	sp, #16
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	603b      	str	r3, [r7, #0]
 8006270:	4613      	mov	r3, r2
 8006272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006274:	e01a      	b.n	80062ac <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006276:	69bb      	ldr	r3, [r7, #24]
 8006278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800627c:	d016      	beq.n	80062ac <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800627e:	f7fe fe95 	bl	8004fac <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	429a      	cmp	r2, r3
 800628c:	d302      	bcc.n	8006294 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d10b      	bne.n	80062ac <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2204      	movs	r2, #4
 8006298:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a0:	f043 0201 	orr.w	r2, r3, #1
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e00e      	b.n	80062ca <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	689a      	ldr	r2, [r3, #8]
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	4013      	ands	r3, r2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	bf14      	ite	ne
 80062ba:	2301      	movne	r3, #1
 80062bc:	2300      	moveq	r3, #0
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d1d6      	bne.n	8006276 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}
	...

080062d4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b088      	sub	sp, #32
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d101      	bne.n	80062e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e3ca      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062e6:	4b97      	ldr	r3, [pc, #604]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f003 030c 	and.w	r3, r3, #12
 80062ee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062f0:	4b94      	ldr	r3, [pc, #592]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	f003 0303 	and.w	r3, r3, #3
 80062f8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0310 	and.w	r3, r3, #16
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 80e4 	beq.w	80064d0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d007      	beq.n	800631e <HAL_RCC_OscConfig+0x4a>
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	2b0c      	cmp	r3, #12
 8006312:	f040 808b 	bne.w	800642c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	2b01      	cmp	r3, #1
 800631a:	f040 8087 	bne.w	800642c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800631e:	4b89      	ldr	r3, [pc, #548]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d005      	beq.n	8006336 <HAL_RCC_OscConfig+0x62>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e3a2      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a1a      	ldr	r2, [r3, #32]
 800633a:	4b82      	ldr	r3, [pc, #520]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0308 	and.w	r3, r3, #8
 8006342:	2b00      	cmp	r3, #0
 8006344:	d004      	beq.n	8006350 <HAL_RCC_OscConfig+0x7c>
 8006346:	4b7f      	ldr	r3, [pc, #508]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800634e:	e005      	b.n	800635c <HAL_RCC_OscConfig+0x88>
 8006350:	4b7c      	ldr	r3, [pc, #496]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006352:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006356:	091b      	lsrs	r3, r3, #4
 8006358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800635c:	4293      	cmp	r3, r2
 800635e:	d223      	bcs.n	80063a8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a1b      	ldr	r3, [r3, #32]
 8006364:	4618      	mov	r0, r3
 8006366:	f000 fd55 	bl	8006e14 <RCC_SetFlashLatencyFromMSIRange>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006370:	2301      	movs	r3, #1
 8006372:	e383      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006374:	4b73      	ldr	r3, [pc, #460]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a72      	ldr	r2, [pc, #456]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800637a:	f043 0308 	orr.w	r3, r3, #8
 800637e:	6013      	str	r3, [r2, #0]
 8006380:	4b70      	ldr	r3, [pc, #448]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a1b      	ldr	r3, [r3, #32]
 800638c:	496d      	ldr	r1, [pc, #436]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800638e:	4313      	orrs	r3, r2
 8006390:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006392:	4b6c      	ldr	r3, [pc, #432]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	69db      	ldr	r3, [r3, #28]
 800639e:	021b      	lsls	r3, r3, #8
 80063a0:	4968      	ldr	r1, [pc, #416]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063a2:	4313      	orrs	r3, r2
 80063a4:	604b      	str	r3, [r1, #4]
 80063a6:	e025      	b.n	80063f4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80063a8:	4b66      	ldr	r3, [pc, #408]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a65      	ldr	r2, [pc, #404]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063ae:	f043 0308 	orr.w	r3, r3, #8
 80063b2:	6013      	str	r3, [r2, #0]
 80063b4:	4b63      	ldr	r3, [pc, #396]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a1b      	ldr	r3, [r3, #32]
 80063c0:	4960      	ldr	r1, [pc, #384]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063c2:	4313      	orrs	r3, r2
 80063c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80063c6:	4b5f      	ldr	r3, [pc, #380]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	69db      	ldr	r3, [r3, #28]
 80063d2:	021b      	lsls	r3, r3, #8
 80063d4:	495b      	ldr	r1, [pc, #364]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d109      	bne.n	80063f4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a1b      	ldr	r3, [r3, #32]
 80063e4:	4618      	mov	r0, r3
 80063e6:	f000 fd15 	bl	8006e14 <RCC_SetFlashLatencyFromMSIRange>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e343      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80063f4:	f000 fc4a 	bl	8006c8c <HAL_RCC_GetSysClockFreq>
 80063f8:	4602      	mov	r2, r0
 80063fa:	4b52      	ldr	r3, [pc, #328]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	091b      	lsrs	r3, r3, #4
 8006400:	f003 030f 	and.w	r3, r3, #15
 8006404:	4950      	ldr	r1, [pc, #320]	@ (8006548 <HAL_RCC_OscConfig+0x274>)
 8006406:	5ccb      	ldrb	r3, [r1, r3]
 8006408:	f003 031f 	and.w	r3, r3, #31
 800640c:	fa22 f303 	lsr.w	r3, r2, r3
 8006410:	4a4e      	ldr	r2, [pc, #312]	@ (800654c <HAL_RCC_OscConfig+0x278>)
 8006412:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006414:	4b4e      	ldr	r3, [pc, #312]	@ (8006550 <HAL_RCC_OscConfig+0x27c>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4618      	mov	r0, r3
 800641a:	f7fe fd77 	bl	8004f0c <HAL_InitTick>
 800641e:	4603      	mov	r3, r0
 8006420:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006422:	7bfb      	ldrb	r3, [r7, #15]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d052      	beq.n	80064ce <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006428:	7bfb      	ldrb	r3, [r7, #15]
 800642a:	e327      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	699b      	ldr	r3, [r3, #24]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d032      	beq.n	800649a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006434:	4b43      	ldr	r3, [pc, #268]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a42      	ldr	r2, [pc, #264]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800643a:	f043 0301 	orr.w	r3, r3, #1
 800643e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006440:	f7fe fdb4 	bl	8004fac <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006448:	f7fe fdb0 	bl	8004fac <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e310      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800645a:	4b3a      	ldr	r3, [pc, #232]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0f0      	beq.n	8006448 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006466:	4b37      	ldr	r3, [pc, #220]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a36      	ldr	r2, [pc, #216]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800646c:	f043 0308 	orr.w	r3, r3, #8
 8006470:	6013      	str	r3, [r2, #0]
 8006472:	4b34      	ldr	r3, [pc, #208]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a1b      	ldr	r3, [r3, #32]
 800647e:	4931      	ldr	r1, [pc, #196]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006480:	4313      	orrs	r3, r2
 8006482:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006484:	4b2f      	ldr	r3, [pc, #188]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	021b      	lsls	r3, r3, #8
 8006492:	492c      	ldr	r1, [pc, #176]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006494:	4313      	orrs	r3, r2
 8006496:	604b      	str	r3, [r1, #4]
 8006498:	e01a      	b.n	80064d0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800649a:	4b2a      	ldr	r3, [pc, #168]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a29      	ldr	r2, [pc, #164]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80064a0:	f023 0301 	bic.w	r3, r3, #1
 80064a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80064a6:	f7fe fd81 	bl	8004fac <HAL_GetTick>
 80064aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80064ac:	e008      	b.n	80064c0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80064ae:	f7fe fd7d 	bl	8004fac <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d901      	bls.n	80064c0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e2dd      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80064c0:	4b20      	ldr	r3, [pc, #128]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0302 	and.w	r3, r3, #2
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1f0      	bne.n	80064ae <HAL_RCC_OscConfig+0x1da>
 80064cc:	e000      	b.n	80064d0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80064ce:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d074      	beq.n	80065c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	2b08      	cmp	r3, #8
 80064e0:	d005      	beq.n	80064ee <HAL_RCC_OscConfig+0x21a>
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	2b0c      	cmp	r3, #12
 80064e6:	d10e      	bne.n	8006506 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	2b03      	cmp	r3, #3
 80064ec:	d10b      	bne.n	8006506 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064ee:	4b15      	ldr	r3, [pc, #84]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d064      	beq.n	80065c4 <HAL_RCC_OscConfig+0x2f0>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d160      	bne.n	80065c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e2ba      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800650e:	d106      	bne.n	800651e <HAL_RCC_OscConfig+0x24a>
 8006510:	4b0c      	ldr	r3, [pc, #48]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a0b      	ldr	r2, [pc, #44]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800651a:	6013      	str	r3, [r2, #0]
 800651c:	e026      	b.n	800656c <HAL_RCC_OscConfig+0x298>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006526:	d115      	bne.n	8006554 <HAL_RCC_OscConfig+0x280>
 8006528:	4b06      	ldr	r3, [pc, #24]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a05      	ldr	r2, [pc, #20]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800652e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006532:	6013      	str	r3, [r2, #0]
 8006534:	4b03      	ldr	r3, [pc, #12]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a02      	ldr	r2, [pc, #8]	@ (8006544 <HAL_RCC_OscConfig+0x270>)
 800653a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800653e:	6013      	str	r3, [r2, #0]
 8006540:	e014      	b.n	800656c <HAL_RCC_OscConfig+0x298>
 8006542:	bf00      	nop
 8006544:	40021000 	.word	0x40021000
 8006548:	0800e2a0 	.word	0x0800e2a0
 800654c:	20000004 	.word	0x20000004
 8006550:	2000001c 	.word	0x2000001c
 8006554:	4ba0      	ldr	r3, [pc, #640]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a9f      	ldr	r2, [pc, #636]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800655a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	4b9d      	ldr	r3, [pc, #628]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a9c      	ldr	r2, [pc, #624]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006566:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800656a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d013      	beq.n	800659c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006574:	f7fe fd1a 	bl	8004fac <HAL_GetTick>
 8006578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800657a:	e008      	b.n	800658e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800657c:	f7fe fd16 	bl	8004fac <HAL_GetTick>
 8006580:	4602      	mov	r2, r0
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	1ad3      	subs	r3, r2, r3
 8006586:	2b64      	cmp	r3, #100	@ 0x64
 8006588:	d901      	bls.n	800658e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800658a:	2303      	movs	r3, #3
 800658c:	e276      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800658e:	4b92      	ldr	r3, [pc, #584]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006596:	2b00      	cmp	r3, #0
 8006598:	d0f0      	beq.n	800657c <HAL_RCC_OscConfig+0x2a8>
 800659a:	e014      	b.n	80065c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800659c:	f7fe fd06 	bl	8004fac <HAL_GetTick>
 80065a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065a2:	e008      	b.n	80065b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065a4:	f7fe fd02 	bl	8004fac <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	2b64      	cmp	r3, #100	@ 0x64
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e262      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065b6:	4b88      	ldr	r3, [pc, #544]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1f0      	bne.n	80065a4 <HAL_RCC_OscConfig+0x2d0>
 80065c2:	e000      	b.n	80065c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f003 0302 	and.w	r3, r3, #2
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d060      	beq.n	8006694 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	2b04      	cmp	r3, #4
 80065d6:	d005      	beq.n	80065e4 <HAL_RCC_OscConfig+0x310>
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	2b0c      	cmp	r3, #12
 80065dc:	d119      	bne.n	8006612 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2b02      	cmp	r3, #2
 80065e2:	d116      	bne.n	8006612 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065e4:	4b7c      	ldr	r3, [pc, #496]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d005      	beq.n	80065fc <HAL_RCC_OscConfig+0x328>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d101      	bne.n	80065fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e23f      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065fc:	4b76      	ldr	r3, [pc, #472]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	691b      	ldr	r3, [r3, #16]
 8006608:	061b      	lsls	r3, r3, #24
 800660a:	4973      	ldr	r1, [pc, #460]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800660c:	4313      	orrs	r3, r2
 800660e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006610:	e040      	b.n	8006694 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d023      	beq.n	8006662 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800661a:	4b6f      	ldr	r3, [pc, #444]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a6e      	ldr	r2, [pc, #440]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006620:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006624:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006626:	f7fe fcc1 	bl	8004fac <HAL_GetTick>
 800662a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800662c:	e008      	b.n	8006640 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800662e:	f7fe fcbd 	bl	8004fac <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	2b02      	cmp	r3, #2
 800663a:	d901      	bls.n	8006640 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800663c:	2303      	movs	r3, #3
 800663e:	e21d      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006640:	4b65      	ldr	r3, [pc, #404]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006648:	2b00      	cmp	r3, #0
 800664a:	d0f0      	beq.n	800662e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800664c:	4b62      	ldr	r3, [pc, #392]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	061b      	lsls	r3, r3, #24
 800665a:	495f      	ldr	r1, [pc, #380]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800665c:	4313      	orrs	r3, r2
 800665e:	604b      	str	r3, [r1, #4]
 8006660:	e018      	b.n	8006694 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006662:	4b5d      	ldr	r3, [pc, #372]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a5c      	ldr	r2, [pc, #368]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800666c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666e:	f7fe fc9d 	bl	8004fac <HAL_GetTick>
 8006672:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006674:	e008      	b.n	8006688 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006676:	f7fe fc99 	bl	8004fac <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	2b02      	cmp	r3, #2
 8006682:	d901      	bls.n	8006688 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e1f9      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006688:	4b53      	ldr	r3, [pc, #332]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1f0      	bne.n	8006676 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0308 	and.w	r3, r3, #8
 800669c:	2b00      	cmp	r3, #0
 800669e:	d03c      	beq.n	800671a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	695b      	ldr	r3, [r3, #20]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d01c      	beq.n	80066e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066a8:	4b4b      	ldr	r3, [pc, #300]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80066aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066ae:	4a4a      	ldr	r2, [pc, #296]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80066b0:	f043 0301 	orr.w	r3, r3, #1
 80066b4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b8:	f7fe fc78 	bl	8004fac <HAL_GetTick>
 80066bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066be:	e008      	b.n	80066d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066c0:	f7fe fc74 	bl	8004fac <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d901      	bls.n	80066d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e1d4      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066d2:	4b41      	ldr	r3, [pc, #260]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80066d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066d8:	f003 0302 	and.w	r3, r3, #2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d0ef      	beq.n	80066c0 <HAL_RCC_OscConfig+0x3ec>
 80066e0:	e01b      	b.n	800671a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066e2:	4b3d      	ldr	r3, [pc, #244]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80066e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80066e8:	4a3b      	ldr	r2, [pc, #236]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80066ea:	f023 0301 	bic.w	r3, r3, #1
 80066ee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f2:	f7fe fc5b 	bl	8004fac <HAL_GetTick>
 80066f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066f8:	e008      	b.n	800670c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066fa:	f7fe fc57 	bl	8004fac <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d901      	bls.n	800670c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e1b7      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800670c:	4b32      	ldr	r3, [pc, #200]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800670e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d1ef      	bne.n	80066fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f003 0304 	and.w	r3, r3, #4
 8006722:	2b00      	cmp	r3, #0
 8006724:	f000 80a6 	beq.w	8006874 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006728:	2300      	movs	r3, #0
 800672a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800672c:	4b2a      	ldr	r3, [pc, #168]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800672e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006734:	2b00      	cmp	r3, #0
 8006736:	d10d      	bne.n	8006754 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006738:	4b27      	ldr	r3, [pc, #156]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800673a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800673c:	4a26      	ldr	r2, [pc, #152]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800673e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006742:	6593      	str	r3, [r2, #88]	@ 0x58
 8006744:	4b24      	ldr	r3, [pc, #144]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 8006746:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800674c:	60bb      	str	r3, [r7, #8]
 800674e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006750:	2301      	movs	r3, #1
 8006752:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006754:	4b21      	ldr	r3, [pc, #132]	@ (80067dc <HAL_RCC_OscConfig+0x508>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675c:	2b00      	cmp	r3, #0
 800675e:	d118      	bne.n	8006792 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006760:	4b1e      	ldr	r3, [pc, #120]	@ (80067dc <HAL_RCC_OscConfig+0x508>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a1d      	ldr	r2, [pc, #116]	@ (80067dc <HAL_RCC_OscConfig+0x508>)
 8006766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800676a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800676c:	f7fe fc1e 	bl	8004fac <HAL_GetTick>
 8006770:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006772:	e008      	b.n	8006786 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006774:	f7fe fc1a 	bl	8004fac <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d901      	bls.n	8006786 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e17a      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006786:	4b15      	ldr	r3, [pc, #84]	@ (80067dc <HAL_RCC_OscConfig+0x508>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0f0      	beq.n	8006774 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d108      	bne.n	80067ac <HAL_RCC_OscConfig+0x4d8>
 800679a:	4b0f      	ldr	r3, [pc, #60]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 800679c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067a0:	4a0d      	ldr	r2, [pc, #52]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80067a2:	f043 0301 	orr.w	r3, r3, #1
 80067a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80067aa:	e029      	b.n	8006800 <HAL_RCC_OscConfig+0x52c>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	2b05      	cmp	r3, #5
 80067b2:	d115      	bne.n	80067e0 <HAL_RCC_OscConfig+0x50c>
 80067b4:	4b08      	ldr	r3, [pc, #32]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80067b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ba:	4a07      	ldr	r2, [pc, #28]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80067bc:	f043 0304 	orr.w	r3, r3, #4
 80067c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80067c4:	4b04      	ldr	r3, [pc, #16]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80067c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067ca:	4a03      	ldr	r2, [pc, #12]	@ (80067d8 <HAL_RCC_OscConfig+0x504>)
 80067cc:	f043 0301 	orr.w	r3, r3, #1
 80067d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80067d4:	e014      	b.n	8006800 <HAL_RCC_OscConfig+0x52c>
 80067d6:	bf00      	nop
 80067d8:	40021000 	.word	0x40021000
 80067dc:	40007000 	.word	0x40007000
 80067e0:	4b9c      	ldr	r3, [pc, #624]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80067e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e6:	4a9b      	ldr	r2, [pc, #620]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80067e8:	f023 0301 	bic.w	r3, r3, #1
 80067ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80067f0:	4b98      	ldr	r3, [pc, #608]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80067f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067f6:	4a97      	ldr	r2, [pc, #604]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80067f8:	f023 0304 	bic.w	r3, r3, #4
 80067fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d016      	beq.n	8006836 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006808:	f7fe fbd0 	bl	8004fac <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800680e:	e00a      	b.n	8006826 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006810:	f7fe fbcc 	bl	8004fac <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800681e:	4293      	cmp	r3, r2
 8006820:	d901      	bls.n	8006826 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e12a      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006826:	4b8b      	ldr	r3, [pc, #556]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800682c:	f003 0302 	and.w	r3, r3, #2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d0ed      	beq.n	8006810 <HAL_RCC_OscConfig+0x53c>
 8006834:	e015      	b.n	8006862 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006836:	f7fe fbb9 	bl	8004fac <HAL_GetTick>
 800683a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800683c:	e00a      	b.n	8006854 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800683e:	f7fe fbb5 	bl	8004fac <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800684c:	4293      	cmp	r3, r2
 800684e:	d901      	bls.n	8006854 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006850:	2303      	movs	r3, #3
 8006852:	e113      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006854:	4b7f      	ldr	r3, [pc, #508]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d1ed      	bne.n	800683e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006862:	7ffb      	ldrb	r3, [r7, #31]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d105      	bne.n	8006874 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006868:	4b7a      	ldr	r3, [pc, #488]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 800686a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800686c:	4a79      	ldr	r2, [pc, #484]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 800686e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006872:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 80fe 	beq.w	8006a7a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006882:	2b02      	cmp	r3, #2
 8006884:	f040 80d0 	bne.w	8006a28 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006888:	4b72      	ldr	r3, [pc, #456]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800688e:	697b      	ldr	r3, [r7, #20]
 8006890:	f003 0203 	and.w	r2, r3, #3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006898:	429a      	cmp	r2, r3
 800689a:	d130      	bne.n	80068fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068a6:	3b01      	subs	r3, #1
 80068a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d127      	bne.n	80068fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d11f      	bne.n	80068fe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80068c8:	2a07      	cmp	r2, #7
 80068ca:	bf14      	ite	ne
 80068cc:	2201      	movne	r2, #1
 80068ce:	2200      	moveq	r2, #0
 80068d0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d113      	bne.n	80068fe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068e0:	085b      	lsrs	r3, r3, #1
 80068e2:	3b01      	subs	r3, #1
 80068e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d109      	bne.n	80068fe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f4:	085b      	lsrs	r3, r3, #1
 80068f6:	3b01      	subs	r3, #1
 80068f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d06e      	beq.n	80069dc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	2b0c      	cmp	r3, #12
 8006902:	d069      	beq.n	80069d8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006904:	4b53      	ldr	r3, [pc, #332]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d105      	bne.n	800691c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006910:	4b50      	ldr	r3, [pc, #320]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e0ad      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006920:	4b4c      	ldr	r3, [pc, #304]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a4b      	ldr	r2, [pc, #300]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006926:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800692a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800692c:	f7fe fb3e 	bl	8004fac <HAL_GetTick>
 8006930:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006934:	f7fe fb3a 	bl	8004fac <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b02      	cmp	r3, #2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e09a      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006946:	4b43      	ldr	r3, [pc, #268]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1f0      	bne.n	8006934 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006952:	4b40      	ldr	r3, [pc, #256]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	4b40      	ldr	r3, [pc, #256]	@ (8006a58 <HAL_RCC_OscConfig+0x784>)
 8006958:	4013      	ands	r3, r2
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006962:	3a01      	subs	r2, #1
 8006964:	0112      	lsls	r2, r2, #4
 8006966:	4311      	orrs	r1, r2
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800696c:	0212      	lsls	r2, r2, #8
 800696e:	4311      	orrs	r1, r2
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006974:	0852      	lsrs	r2, r2, #1
 8006976:	3a01      	subs	r2, #1
 8006978:	0552      	lsls	r2, r2, #21
 800697a:	4311      	orrs	r1, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006980:	0852      	lsrs	r2, r2, #1
 8006982:	3a01      	subs	r2, #1
 8006984:	0652      	lsls	r2, r2, #25
 8006986:	4311      	orrs	r1, r2
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800698c:	0912      	lsrs	r2, r2, #4
 800698e:	0452      	lsls	r2, r2, #17
 8006990:	430a      	orrs	r2, r1
 8006992:	4930      	ldr	r1, [pc, #192]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006994:	4313      	orrs	r3, r2
 8006996:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006998:	4b2e      	ldr	r3, [pc, #184]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a2d      	ldr	r2, [pc, #180]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 800699e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069a2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069a4:	4b2b      	ldr	r3, [pc, #172]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069a6:	68db      	ldr	r3, [r3, #12]
 80069a8:	4a2a      	ldr	r2, [pc, #168]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80069b0:	f7fe fafc 	bl	8004fac <HAL_GetTick>
 80069b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069b8:	f7fe faf8 	bl	8004fac <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e058      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069ca:	4b22      	ldr	r3, [pc, #136]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d0f0      	beq.n	80069b8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80069d6:	e050      	b.n	8006a7a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e04f      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069dc:	4b1d      	ldr	r3, [pc, #116]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d148      	bne.n	8006a7a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80069e8:	4b1a      	ldr	r3, [pc, #104]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a19      	ldr	r2, [pc, #100]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069f4:	4b17      	ldr	r3, [pc, #92]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	4a16      	ldr	r2, [pc, #88]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 80069fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80069fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006a00:	f7fe fad4 	bl	8004fac <HAL_GetTick>
 8006a04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a06:	e008      	b.n	8006a1a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a08:	f7fe fad0 	bl	8004fac <HAL_GetTick>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	1ad3      	subs	r3, r2, r3
 8006a12:	2b02      	cmp	r3, #2
 8006a14:	d901      	bls.n	8006a1a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006a16:	2303      	movs	r3, #3
 8006a18:	e030      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d0f0      	beq.n	8006a08 <HAL_RCC_OscConfig+0x734>
 8006a26:	e028      	b.n	8006a7a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	2b0c      	cmp	r3, #12
 8006a2c:	d023      	beq.n	8006a76 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a2e:	4b09      	ldr	r3, [pc, #36]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	4a08      	ldr	r2, [pc, #32]	@ (8006a54 <HAL_RCC_OscConfig+0x780>)
 8006a34:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a3a:	f7fe fab7 	bl	8004fac <HAL_GetTick>
 8006a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a40:	e00c      	b.n	8006a5c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a42:	f7fe fab3 	bl	8004fac <HAL_GetTick>
 8006a46:	4602      	mov	r2, r0
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	1ad3      	subs	r3, r2, r3
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d905      	bls.n	8006a5c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	e013      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
 8006a54:	40021000 	.word	0x40021000
 8006a58:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a5c:	4b09      	ldr	r3, [pc, #36]	@ (8006a84 <HAL_RCC_OscConfig+0x7b0>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d1ec      	bne.n	8006a42 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006a68:	4b06      	ldr	r3, [pc, #24]	@ (8006a84 <HAL_RCC_OscConfig+0x7b0>)
 8006a6a:	68da      	ldr	r2, [r3, #12]
 8006a6c:	4905      	ldr	r1, [pc, #20]	@ (8006a84 <HAL_RCC_OscConfig+0x7b0>)
 8006a6e:	4b06      	ldr	r3, [pc, #24]	@ (8006a88 <HAL_RCC_OscConfig+0x7b4>)
 8006a70:	4013      	ands	r3, r2
 8006a72:	60cb      	str	r3, [r1, #12]
 8006a74:	e001      	b.n	8006a7a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e000      	b.n	8006a7c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3720      	adds	r7, #32
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	40021000 	.word	0x40021000
 8006a88:	feeefffc 	.word	0xfeeefffc

08006a8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b084      	sub	sp, #16
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
 8006a94:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e0e7      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006aa0:	4b75      	ldr	r3, [pc, #468]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0307 	and.w	r3, r3, #7
 8006aa8:	683a      	ldr	r2, [r7, #0]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d910      	bls.n	8006ad0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aae:	4b72      	ldr	r3, [pc, #456]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f023 0207 	bic.w	r2, r3, #7
 8006ab6:	4970      	ldr	r1, [pc, #448]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006abe:	4b6e      	ldr	r3, [pc, #440]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	683a      	ldr	r2, [r7, #0]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d001      	beq.n	8006ad0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e0cf      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f003 0302 	and.w	r3, r3, #2
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d010      	beq.n	8006afe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	689a      	ldr	r2, [r3, #8]
 8006ae0:	4b66      	ldr	r3, [pc, #408]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d908      	bls.n	8006afe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006aec:	4b63      	ldr	r3, [pc, #396]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	4960      	ldr	r1, [pc, #384]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006afa:	4313      	orrs	r3, r2
 8006afc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0301 	and.w	r3, r3, #1
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d04c      	beq.n	8006ba4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d107      	bne.n	8006b22 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b12:	4b5a      	ldr	r3, [pc, #360]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d121      	bne.n	8006b62 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e0a6      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d107      	bne.n	8006b3a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b2a:	4b54      	ldr	r3, [pc, #336]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d115      	bne.n	8006b62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b36:	2301      	movs	r3, #1
 8006b38:	e09a      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d107      	bne.n	8006b52 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b42:	4b4e      	ldr	r3, [pc, #312]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d109      	bne.n	8006b62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e08e      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b52:	4b4a      	ldr	r3, [pc, #296]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	e086      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b62:	4b46      	ldr	r3, [pc, #280]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f023 0203 	bic.w	r2, r3, #3
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	685b      	ldr	r3, [r3, #4]
 8006b6e:	4943      	ldr	r1, [pc, #268]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b74:	f7fe fa1a 	bl	8004fac <HAL_GetTick>
 8006b78:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b7a:	e00a      	b.n	8006b92 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b7c:	f7fe fa16 	bl	8004fac <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d901      	bls.n	8006b92 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e06e      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b92:	4b3a      	ldr	r3, [pc, #232]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f003 020c 	and.w	r2, r3, #12
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d1eb      	bne.n	8006b7c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0302 	and.w	r3, r3, #2
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d010      	beq.n	8006bd2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	689a      	ldr	r2, [r3, #8]
 8006bb4:	4b31      	ldr	r3, [pc, #196]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d208      	bcs.n	8006bd2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	492b      	ldr	r1, [pc, #172]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006bd2:	4b29      	ldr	r3, [pc, #164]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 0307 	and.w	r3, r3, #7
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d210      	bcs.n	8006c02 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006be0:	4b25      	ldr	r3, [pc, #148]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f023 0207 	bic.w	r2, r3, #7
 8006be8:	4923      	ldr	r1, [pc, #140]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bf0:	4b21      	ldr	r3, [pc, #132]	@ (8006c78 <HAL_RCC_ClockConfig+0x1ec>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0307 	and.w	r3, r3, #7
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d001      	beq.n	8006c02 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e036      	b.n	8006c70 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d008      	beq.n	8006c20 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	68db      	ldr	r3, [r3, #12]
 8006c1a:	4918      	ldr	r1, [pc, #96]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0308 	and.w	r3, r3, #8
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d009      	beq.n	8006c40 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c2c:	4b13      	ldr	r3, [pc, #76]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	00db      	lsls	r3, r3, #3
 8006c3a:	4910      	ldr	r1, [pc, #64]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006c40:	f000 f824 	bl	8006c8c <HAL_RCC_GetSysClockFreq>
 8006c44:	4602      	mov	r2, r0
 8006c46:	4b0d      	ldr	r3, [pc, #52]	@ (8006c7c <HAL_RCC_ClockConfig+0x1f0>)
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	091b      	lsrs	r3, r3, #4
 8006c4c:	f003 030f 	and.w	r3, r3, #15
 8006c50:	490b      	ldr	r1, [pc, #44]	@ (8006c80 <HAL_RCC_ClockConfig+0x1f4>)
 8006c52:	5ccb      	ldrb	r3, [r1, r3]
 8006c54:	f003 031f 	and.w	r3, r3, #31
 8006c58:	fa22 f303 	lsr.w	r3, r2, r3
 8006c5c:	4a09      	ldr	r2, [pc, #36]	@ (8006c84 <HAL_RCC_ClockConfig+0x1f8>)
 8006c5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006c60:	4b09      	ldr	r3, [pc, #36]	@ (8006c88 <HAL_RCC_ClockConfig+0x1fc>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4618      	mov	r0, r3
 8006c66:	f7fe f951 	bl	8004f0c <HAL_InitTick>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	72fb      	strb	r3, [r7, #11]

  return status;
 8006c6e:	7afb      	ldrb	r3, [r7, #11]
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3710      	adds	r7, #16
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}
 8006c78:	40022000 	.word	0x40022000
 8006c7c:	40021000 	.word	0x40021000
 8006c80:	0800e2a0 	.word	0x0800e2a0
 8006c84:	20000004 	.word	0x20000004
 8006c88:	2000001c 	.word	0x2000001c

08006c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b089      	sub	sp, #36	@ 0x24
 8006c90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	61fb      	str	r3, [r7, #28]
 8006c96:	2300      	movs	r3, #0
 8006c98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c9a:	4b3e      	ldr	r3, [pc, #248]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f003 030c 	and.w	r3, r3, #12
 8006ca2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006ca4:	4b3b      	ldr	r3, [pc, #236]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006ca6:	68db      	ldr	r3, [r3, #12]
 8006ca8:	f003 0303 	and.w	r3, r3, #3
 8006cac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d005      	beq.n	8006cc0 <HAL_RCC_GetSysClockFreq+0x34>
 8006cb4:	693b      	ldr	r3, [r7, #16]
 8006cb6:	2b0c      	cmp	r3, #12
 8006cb8:	d121      	bne.n	8006cfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2b01      	cmp	r3, #1
 8006cbe:	d11e      	bne.n	8006cfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006cc0:	4b34      	ldr	r3, [pc, #208]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0308 	and.w	r3, r3, #8
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d107      	bne.n	8006cdc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006ccc:	4b31      	ldr	r3, [pc, #196]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cd2:	0a1b      	lsrs	r3, r3, #8
 8006cd4:	f003 030f 	and.w	r3, r3, #15
 8006cd8:	61fb      	str	r3, [r7, #28]
 8006cda:	e005      	b.n	8006ce8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	091b      	lsrs	r3, r3, #4
 8006ce2:	f003 030f 	and.w	r3, r3, #15
 8006ce6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006ce8:	4a2b      	ldr	r2, [pc, #172]	@ (8006d98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cf0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d10d      	bne.n	8006d14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cfc:	e00a      	b.n	8006d14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	2b04      	cmp	r3, #4
 8006d02:	d102      	bne.n	8006d0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d04:	4b25      	ldr	r3, [pc, #148]	@ (8006d9c <HAL_RCC_GetSysClockFreq+0x110>)
 8006d06:	61bb      	str	r3, [r7, #24]
 8006d08:	e004      	b.n	8006d14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	2b08      	cmp	r3, #8
 8006d0e:	d101      	bne.n	8006d14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d10:	4b23      	ldr	r3, [pc, #140]	@ (8006da0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006d12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	2b0c      	cmp	r3, #12
 8006d18:	d134      	bne.n	8006d84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d1c:	68db      	ldr	r3, [r3, #12]
 8006d1e:	f003 0303 	and.w	r3, r3, #3
 8006d22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	d003      	beq.n	8006d32 <HAL_RCC_GetSysClockFreq+0xa6>
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2b03      	cmp	r3, #3
 8006d2e:	d003      	beq.n	8006d38 <HAL_RCC_GetSysClockFreq+0xac>
 8006d30:	e005      	b.n	8006d3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006d32:	4b1a      	ldr	r3, [pc, #104]	@ (8006d9c <HAL_RCC_GetSysClockFreq+0x110>)
 8006d34:	617b      	str	r3, [r7, #20]
      break;
 8006d36:	e005      	b.n	8006d44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006d38:	4b19      	ldr	r3, [pc, #100]	@ (8006da0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006d3a:	617b      	str	r3, [r7, #20]
      break;
 8006d3c:	e002      	b.n	8006d44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	617b      	str	r3, [r7, #20]
      break;
 8006d42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d44:	4b13      	ldr	r3, [pc, #76]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	091b      	lsrs	r3, r3, #4
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	3301      	adds	r3, #1
 8006d50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006d52:	4b10      	ldr	r3, [pc, #64]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	0a1b      	lsrs	r3, r3, #8
 8006d58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	fb03 f202 	mul.w	r2, r3, r2
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	0e5b      	lsrs	r3, r3, #25
 8006d70:	f003 0303 	and.w	r3, r3, #3
 8006d74:	3301      	adds	r3, #1
 8006d76:	005b      	lsls	r3, r3, #1
 8006d78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006d7a:	697a      	ldr	r2, [r7, #20]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006d84:	69bb      	ldr	r3, [r7, #24]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3724      	adds	r7, #36	@ 0x24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40021000 	.word	0x40021000
 8006d98:	0800e2b8 	.word	0x0800e2b8
 8006d9c:	00f42400 	.word	0x00f42400
 8006da0:	007a1200 	.word	0x007a1200

08006da4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006da8:	4b03      	ldr	r3, [pc, #12]	@ (8006db8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006daa:	681b      	ldr	r3, [r3, #0]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	46bd      	mov	sp, r7
 8006db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	20000004 	.word	0x20000004

08006dbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006dc0:	f7ff fff0 	bl	8006da4 <HAL_RCC_GetHCLKFreq>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	4b06      	ldr	r3, [pc, #24]	@ (8006de0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	0a1b      	lsrs	r3, r3, #8
 8006dcc:	f003 0307 	and.w	r3, r3, #7
 8006dd0:	4904      	ldr	r1, [pc, #16]	@ (8006de4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006dd2:	5ccb      	ldrb	r3, [r1, r3]
 8006dd4:	f003 031f 	and.w	r3, r3, #31
 8006dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	40021000 	.word	0x40021000
 8006de4:	0800e2b0 	.word	0x0800e2b0

08006de8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006dec:	f7ff ffda 	bl	8006da4 <HAL_RCC_GetHCLKFreq>
 8006df0:	4602      	mov	r2, r0
 8006df2:	4b06      	ldr	r3, [pc, #24]	@ (8006e0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	0adb      	lsrs	r3, r3, #11
 8006df8:	f003 0307 	and.w	r3, r3, #7
 8006dfc:	4904      	ldr	r1, [pc, #16]	@ (8006e10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006dfe:	5ccb      	ldrb	r3, [r1, r3]
 8006e00:	f003 031f 	and.w	r3, r3, #31
 8006e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	0800e2b0 	.word	0x0800e2b0

08006e14 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006e20:	4b2a      	ldr	r3, [pc, #168]	@ (8006ecc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d003      	beq.n	8006e34 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006e2c:	f7ff f922 	bl	8006074 <HAL_PWREx_GetVoltageRange>
 8006e30:	6178      	str	r0, [r7, #20]
 8006e32:	e014      	b.n	8006e5e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e34:	4b25      	ldr	r3, [pc, #148]	@ (8006ecc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e38:	4a24      	ldr	r2, [pc, #144]	@ (8006ecc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e3e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e40:	4b22      	ldr	r3, [pc, #136]	@ (8006ecc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e48:	60fb      	str	r3, [r7, #12]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006e4c:	f7ff f912 	bl	8006074 <HAL_PWREx_GetVoltageRange>
 8006e50:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006e52:	4b1e      	ldr	r3, [pc, #120]	@ (8006ecc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e56:	4a1d      	ldr	r2, [pc, #116]	@ (8006ecc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e58:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e64:	d10b      	bne.n	8006e7e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2b80      	cmp	r3, #128	@ 0x80
 8006e6a:	d919      	bls.n	8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006e70:	d902      	bls.n	8006e78 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e72:	2302      	movs	r3, #2
 8006e74:	613b      	str	r3, [r7, #16]
 8006e76:	e013      	b.n	8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e78:	2301      	movs	r3, #1
 8006e7a:	613b      	str	r3, [r7, #16]
 8006e7c:	e010      	b.n	8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2b80      	cmp	r3, #128	@ 0x80
 8006e82:	d902      	bls.n	8006e8a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006e84:	2303      	movs	r3, #3
 8006e86:	613b      	str	r3, [r7, #16]
 8006e88:	e00a      	b.n	8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2b80      	cmp	r3, #128	@ 0x80
 8006e8e:	d102      	bne.n	8006e96 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e90:	2302      	movs	r3, #2
 8006e92:	613b      	str	r3, [r7, #16]
 8006e94:	e004      	b.n	8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b70      	cmp	r3, #112	@ 0x70
 8006e9a:	d101      	bne.n	8006ea0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8006ed0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f023 0207 	bic.w	r2, r3, #7
 8006ea8:	4909      	ldr	r1, [pc, #36]	@ (8006ed0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006eb0:	4b07      	ldr	r3, [pc, #28]	@ (8006ed0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f003 0307 	and.w	r3, r3, #7
 8006eb8:	693a      	ldr	r2, [r7, #16]
 8006eba:	429a      	cmp	r2, r3
 8006ebc:	d001      	beq.n	8006ec2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e000      	b.n	8006ec4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3718      	adds	r7, #24
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40021000 	.word	0x40021000
 8006ed0:	40022000 	.word	0x40022000

08006ed4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006edc:	2300      	movs	r3, #0
 8006ede:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d041      	beq.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006ef4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ef8:	d02a      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006efa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006efe:	d824      	bhi.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006f00:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f04:	d008      	beq.n	8006f18 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006f06:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006f0a:	d81e      	bhi.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00a      	beq.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006f10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006f14:	d010      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006f16:	e018      	b.n	8006f4a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006f18:	4b86      	ldr	r3, [pc, #536]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	4a85      	ldr	r2, [pc, #532]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f22:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f24:	e015      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	3304      	adds	r3, #4
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f000 facb 	bl	80074c8 <RCCEx_PLLSAI1_Config>
 8006f32:	4603      	mov	r3, r0
 8006f34:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f36:	e00c      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	3320      	adds	r3, #32
 8006f3c:	2100      	movs	r1, #0
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f000 fbb6 	bl	80076b0 <RCCEx_PLLSAI2_Config>
 8006f44:	4603      	mov	r3, r0
 8006f46:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f48:	e003      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	74fb      	strb	r3, [r7, #19]
      break;
 8006f4e:	e000      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006f50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f52:	7cfb      	ldrb	r3, [r7, #19]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10b      	bne.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f58:	4b76      	ldr	r3, [pc, #472]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f5e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f66:	4973      	ldr	r1, [pc, #460]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006f6e:	e001      	b.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f70:	7cfb      	ldrb	r3, [r7, #19]
 8006f72:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d041      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f88:	d02a      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8006f8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006f8e:	d824      	bhi.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006f90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f94:	d008      	beq.n	8006fa8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006f96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f9a:	d81e      	bhi.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d00a      	beq.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fa4:	d010      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006fa6:	e018      	b.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006fa8:	4b62      	ldr	r3, [pc, #392]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	4a61      	ldr	r2, [pc, #388]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fb2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006fb4:	e015      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	3304      	adds	r3, #4
 8006fba:	2100      	movs	r1, #0
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f000 fa83 	bl	80074c8 <RCCEx_PLLSAI1_Config>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006fc6:	e00c      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	3320      	adds	r3, #32
 8006fcc:	2100      	movs	r1, #0
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 fb6e 	bl	80076b0 <RCCEx_PLLSAI2_Config>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006fd8:	e003      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	74fb      	strb	r3, [r7, #19]
      break;
 8006fde:	e000      	b.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006fe0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fe2:	7cfb      	ldrb	r3, [r7, #19]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10b      	bne.n	8007000 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006fe8:	4b52      	ldr	r3, [pc, #328]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006ff6:	494f      	ldr	r1, [pc, #316]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8006ffe:	e001      	b.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007000:	7cfb      	ldrb	r3, [r7, #19]
 8007002:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 80a0 	beq.w	8007152 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007012:	2300      	movs	r3, #0
 8007014:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007016:	4b47      	ldr	r3, [pc, #284]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800701a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800701e:	2b00      	cmp	r3, #0
 8007020:	d101      	bne.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007022:	2301      	movs	r3, #1
 8007024:	e000      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007026:	2300      	movs	r3, #0
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00d      	beq.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800702c:	4b41      	ldr	r3, [pc, #260]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800702e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007030:	4a40      	ldr	r2, [pc, #256]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007032:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007036:	6593      	str	r3, [r2, #88]	@ 0x58
 8007038:	4b3e      	ldr	r3, [pc, #248]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800703a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800703c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007040:	60bb      	str	r3, [r7, #8]
 8007042:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007044:	2301      	movs	r3, #1
 8007046:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007048:	4b3b      	ldr	r3, [pc, #236]	@ (8007138 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	4a3a      	ldr	r2, [pc, #232]	@ (8007138 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800704e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007052:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007054:	f7fd ffaa 	bl	8004fac <HAL_GetTick>
 8007058:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800705a:	e009      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800705c:	f7fd ffa6 	bl	8004fac <HAL_GetTick>
 8007060:	4602      	mov	r2, r0
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	1ad3      	subs	r3, r2, r3
 8007066:	2b02      	cmp	r3, #2
 8007068:	d902      	bls.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	74fb      	strb	r3, [r7, #19]
        break;
 800706e:	e005      	b.n	800707c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007070:	4b31      	ldr	r3, [pc, #196]	@ (8007138 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007078:	2b00      	cmp	r3, #0
 800707a:	d0ef      	beq.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800707c:	7cfb      	ldrb	r3, [r7, #19]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d15c      	bne.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007082:	4b2c      	ldr	r3, [pc, #176]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007088:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800708c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d01f      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800709a:	697a      	ldr	r2, [r7, #20]
 800709c:	429a      	cmp	r2, r3
 800709e:	d019      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070a0:	4b24      	ldr	r3, [pc, #144]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070aa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80070ac:	4b21      	ldr	r3, [pc, #132]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b2:	4a20      	ldr	r2, [pc, #128]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80070cc:	4a19      	ldr	r2, [pc, #100]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80070ce:	697b      	ldr	r3, [r7, #20]
 80070d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	f003 0301 	and.w	r3, r3, #1
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d016      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070de:	f7fd ff65 	bl	8004fac <HAL_GetTick>
 80070e2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070e4:	e00b      	b.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070e6:	f7fd ff61 	bl	8004fac <HAL_GetTick>
 80070ea:	4602      	mov	r2, r0
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	1ad3      	subs	r3, r2, r3
 80070f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d902      	bls.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	74fb      	strb	r3, [r7, #19]
            break;
 80070fc:	e006      	b.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070fe:	4b0d      	ldr	r3, [pc, #52]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007104:	f003 0302 	and.w	r3, r3, #2
 8007108:	2b00      	cmp	r3, #0
 800710a:	d0ec      	beq.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800710c:	7cfb      	ldrb	r3, [r7, #19]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d10c      	bne.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007112:	4b08      	ldr	r3, [pc, #32]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007118:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007122:	4904      	ldr	r1, [pc, #16]	@ (8007134 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007124:	4313      	orrs	r3, r2
 8007126:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800712a:	e009      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800712c:	7cfb      	ldrb	r3, [r7, #19]
 800712e:	74bb      	strb	r3, [r7, #18]
 8007130:	e006      	b.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007132:	bf00      	nop
 8007134:	40021000 	.word	0x40021000
 8007138:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800713c:	7cfb      	ldrb	r3, [r7, #19]
 800713e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007140:	7c7b      	ldrb	r3, [r7, #17]
 8007142:	2b01      	cmp	r3, #1
 8007144:	d105      	bne.n	8007152 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007146:	4b9e      	ldr	r3, [pc, #632]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800714a:	4a9d      	ldr	r2, [pc, #628]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800714c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007150:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00a      	beq.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800715e:	4b98      	ldr	r3, [pc, #608]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007164:	f023 0203 	bic.w	r2, r3, #3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716c:	4994      	ldr	r1, [pc, #592]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800716e:	4313      	orrs	r3, r2
 8007170:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 0302 	and.w	r3, r3, #2
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00a      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007180:	4b8f      	ldr	r3, [pc, #572]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007186:	f023 020c 	bic.w	r2, r3, #12
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800718e:	498c      	ldr	r1, [pc, #560]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007190:	4313      	orrs	r3, r2
 8007192:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0304 	and.w	r3, r3, #4
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00a      	beq.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80071a2:	4b87      	ldr	r3, [pc, #540]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b0:	4983      	ldr	r1, [pc, #524]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071b2:	4313      	orrs	r3, r2
 80071b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f003 0308 	and.w	r3, r3, #8
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d00a      	beq.n	80071da <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80071c4:	4b7e      	ldr	r3, [pc, #504]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ca:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071d2:	497b      	ldr	r1, [pc, #492]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071d4:	4313      	orrs	r3, r2
 80071d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f003 0310 	and.w	r3, r3, #16
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00a      	beq.n	80071fc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80071e6:	4b76      	ldr	r3, [pc, #472]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071f4:	4972      	ldr	r1, [pc, #456]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80071f6:	4313      	orrs	r3, r2
 80071f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0320 	and.w	r3, r3, #32
 8007204:	2b00      	cmp	r3, #0
 8007206:	d00a      	beq.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007208:	4b6d      	ldr	r3, [pc, #436]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800720a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800720e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007216:	496a      	ldr	r1, [pc, #424]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007218:	4313      	orrs	r3, r2
 800721a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007226:	2b00      	cmp	r3, #0
 8007228:	d00a      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800722a:	4b65      	ldr	r3, [pc, #404]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800722c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007230:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007238:	4961      	ldr	r1, [pc, #388]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800723a:	4313      	orrs	r3, r2
 800723c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00a      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800724c:	4b5c      	ldr	r3, [pc, #368]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800724e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007252:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800725a:	4959      	ldr	r1, [pc, #356]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800725c:	4313      	orrs	r3, r2
 800725e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00a      	beq.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800726e:	4b54      	ldr	r3, [pc, #336]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007270:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007274:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800727c:	4950      	ldr	r1, [pc, #320]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800727e:	4313      	orrs	r3, r2
 8007280:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00a      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007290:	4b4b      	ldr	r3, [pc, #300]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007296:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800729e:	4948      	ldr	r1, [pc, #288]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072a0:	4313      	orrs	r3, r2
 80072a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00a      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80072b2:	4b43      	ldr	r3, [pc, #268]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80072c0:	493f      	ldr	r1, [pc, #252]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072c2:	4313      	orrs	r3, r2
 80072c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d028      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80072d4:	4b3a      	ldr	r3, [pc, #232]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072e2:	4937      	ldr	r1, [pc, #220]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072f2:	d106      	bne.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072f4:	4b32      	ldr	r3, [pc, #200]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	4a31      	ldr	r2, [pc, #196]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80072fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072fe:	60d3      	str	r3, [r2, #12]
 8007300:	e011      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007306:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800730a:	d10c      	bne.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	3304      	adds	r3, #4
 8007310:	2101      	movs	r1, #1
 8007312:	4618      	mov	r0, r3
 8007314:	f000 f8d8 	bl	80074c8 <RCCEx_PLLSAI1_Config>
 8007318:	4603      	mov	r3, r0
 800731a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800731c:	7cfb      	ldrb	r3, [r7, #19]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007322:	7cfb      	ldrb	r3, [r7, #19]
 8007324:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d028      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007332:	4b23      	ldr	r3, [pc, #140]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007338:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007340:	491f      	ldr	r1, [pc, #124]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007342:	4313      	orrs	r3, r2
 8007344:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800734c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007350:	d106      	bne.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007352:	4b1b      	ldr	r3, [pc, #108]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	4a1a      	ldr	r2, [pc, #104]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007358:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800735c:	60d3      	str	r3, [r2, #12]
 800735e:	e011      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007364:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007368:	d10c      	bne.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	3304      	adds	r3, #4
 800736e:	2101      	movs	r1, #1
 8007370:	4618      	mov	r0, r3
 8007372:	f000 f8a9 	bl	80074c8 <RCCEx_PLLSAI1_Config>
 8007376:	4603      	mov	r3, r0
 8007378:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800737a:	7cfb      	ldrb	r3, [r7, #19]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d001      	beq.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007380:	7cfb      	ldrb	r3, [r7, #19]
 8007382:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d02b      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007390:	4b0b      	ldr	r3, [pc, #44]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007396:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800739e:	4908      	ldr	r1, [pc, #32]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073a0:	4313      	orrs	r3, r2
 80073a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073ae:	d109      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073b0:	4b03      	ldr	r3, [pc, #12]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	4a02      	ldr	r2, [pc, #8]	@ (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80073b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073ba:	60d3      	str	r3, [r2, #12]
 80073bc:	e014      	b.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80073be:	bf00      	nop
 80073c0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073cc:	d10c      	bne.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	3304      	adds	r3, #4
 80073d2:	2101      	movs	r1, #1
 80073d4:	4618      	mov	r0, r3
 80073d6:	f000 f877 	bl	80074c8 <RCCEx_PLLSAI1_Config>
 80073da:	4603      	mov	r3, r0
 80073dc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80073de:	7cfb      	ldrb	r3, [r7, #19]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d001      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80073e4:	7cfb      	ldrb	r3, [r7, #19]
 80073e6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d02f      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80073f4:	4b2b      	ldr	r3, [pc, #172]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80073f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073fa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007402:	4928      	ldr	r1, [pc, #160]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007404:	4313      	orrs	r3, r2
 8007406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800740e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007412:	d10d      	bne.n	8007430 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	3304      	adds	r3, #4
 8007418:	2102      	movs	r1, #2
 800741a:	4618      	mov	r0, r3
 800741c:	f000 f854 	bl	80074c8 <RCCEx_PLLSAI1_Config>
 8007420:	4603      	mov	r3, r0
 8007422:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007424:	7cfb      	ldrb	r3, [r7, #19]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d014      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800742a:	7cfb      	ldrb	r3, [r7, #19]
 800742c:	74bb      	strb	r3, [r7, #18]
 800742e:	e011      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007434:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007438:	d10c      	bne.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	3320      	adds	r3, #32
 800743e:	2102      	movs	r1, #2
 8007440:	4618      	mov	r0, r3
 8007442:	f000 f935 	bl	80076b0 <RCCEx_PLLSAI2_Config>
 8007446:	4603      	mov	r3, r0
 8007448:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800744a:	7cfb      	ldrb	r3, [r7, #19]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d001      	beq.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007450:	7cfb      	ldrb	r3, [r7, #19]
 8007452:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00a      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007460:	4b10      	ldr	r3, [pc, #64]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007466:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800746e:	490d      	ldr	r1, [pc, #52]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007470:	4313      	orrs	r3, r2
 8007472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00b      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007482:	4b08      	ldr	r3, [pc, #32]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007488:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007492:	4904      	ldr	r1, [pc, #16]	@ (80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007494:	4313      	orrs	r3, r2
 8007496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800749a:	7cbb      	ldrb	r3, [r7, #18]
}
 800749c:	4618      	mov	r0, r3
 800749e:	3718      	adds	r7, #24
 80074a0:	46bd      	mov	sp, r7
 80074a2:	bd80      	pop	{r7, pc}
 80074a4:	40021000 	.word	0x40021000

080074a8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80074a8:	b480      	push	{r7}
 80074aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80074ac:	4b05      	ldr	r3, [pc, #20]	@ (80074c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a04      	ldr	r2, [pc, #16]	@ (80074c4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80074b2:	f043 0304 	orr.w	r3, r3, #4
 80074b6:	6013      	str	r3, [r2, #0]
}
 80074b8:	bf00      	nop
 80074ba:	46bd      	mov	sp, r7
 80074bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c0:	4770      	bx	lr
 80074c2:	bf00      	nop
 80074c4:	40021000 	.word	0x40021000

080074c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80074d2:	2300      	movs	r3, #0
 80074d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80074d6:	4b75      	ldr	r3, [pc, #468]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	f003 0303 	and.w	r3, r3, #3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d018      	beq.n	8007514 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80074e2:	4b72      	ldr	r3, [pc, #456]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f003 0203 	and.w	r2, r3, #3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d10d      	bne.n	800750e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
       ||
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d009      	beq.n	800750e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80074fa:	4b6c      	ldr	r3, [pc, #432]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	091b      	lsrs	r3, r3, #4
 8007500:	f003 0307 	and.w	r3, r3, #7
 8007504:	1c5a      	adds	r2, r3, #1
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
       ||
 800750a:	429a      	cmp	r2, r3
 800750c:	d047      	beq.n	800759e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800750e:	2301      	movs	r3, #1
 8007510:	73fb      	strb	r3, [r7, #15]
 8007512:	e044      	b.n	800759e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2b03      	cmp	r3, #3
 800751a:	d018      	beq.n	800754e <RCCEx_PLLSAI1_Config+0x86>
 800751c:	2b03      	cmp	r3, #3
 800751e:	d825      	bhi.n	800756c <RCCEx_PLLSAI1_Config+0xa4>
 8007520:	2b01      	cmp	r3, #1
 8007522:	d002      	beq.n	800752a <RCCEx_PLLSAI1_Config+0x62>
 8007524:	2b02      	cmp	r3, #2
 8007526:	d009      	beq.n	800753c <RCCEx_PLLSAI1_Config+0x74>
 8007528:	e020      	b.n	800756c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800752a:	4b60      	ldr	r3, [pc, #384]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f003 0302 	and.w	r3, r3, #2
 8007532:	2b00      	cmp	r3, #0
 8007534:	d11d      	bne.n	8007572 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800753a:	e01a      	b.n	8007572 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800753c:	4b5b      	ldr	r3, [pc, #364]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007544:	2b00      	cmp	r3, #0
 8007546:	d116      	bne.n	8007576 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800754c:	e013      	b.n	8007576 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800754e:	4b57      	ldr	r3, [pc, #348]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10f      	bne.n	800757a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800755a:	4b54      	ldr	r3, [pc, #336]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007562:	2b00      	cmp	r3, #0
 8007564:	d109      	bne.n	800757a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800756a:	e006      	b.n	800757a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	73fb      	strb	r3, [r7, #15]
      break;
 8007570:	e004      	b.n	800757c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007572:	bf00      	nop
 8007574:	e002      	b.n	800757c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007576:	bf00      	nop
 8007578:	e000      	b.n	800757c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800757a:	bf00      	nop
    }

    if(status == HAL_OK)
 800757c:	7bfb      	ldrb	r3, [r7, #15]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d10d      	bne.n	800759e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007582:	4b4a      	ldr	r3, [pc, #296]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6819      	ldr	r1, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	3b01      	subs	r3, #1
 8007594:	011b      	lsls	r3, r3, #4
 8007596:	430b      	orrs	r3, r1
 8007598:	4944      	ldr	r1, [pc, #272]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800759a:	4313      	orrs	r3, r2
 800759c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800759e:	7bfb      	ldrb	r3, [r7, #15]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d17d      	bne.n	80076a0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80075a4:	4b41      	ldr	r3, [pc, #260]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a40      	ldr	r2, [pc, #256]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80075aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80075ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075b0:	f7fd fcfc 	bl	8004fac <HAL_GetTick>
 80075b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80075b6:	e009      	b.n	80075cc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075b8:	f7fd fcf8 	bl	8004fac <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d902      	bls.n	80075cc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	73fb      	strb	r3, [r7, #15]
        break;
 80075ca:	e005      	b.n	80075d8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80075cc:	4b37      	ldr	r3, [pc, #220]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d1ef      	bne.n	80075b8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d160      	bne.n	80076a0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d111      	bne.n	8007608 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80075e4:	4b31      	ldr	r3, [pc, #196]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80075e6:	691b      	ldr	r3, [r3, #16]
 80075e8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80075ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075f0:	687a      	ldr	r2, [r7, #4]
 80075f2:	6892      	ldr	r2, [r2, #8]
 80075f4:	0211      	lsls	r1, r2, #8
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	68d2      	ldr	r2, [r2, #12]
 80075fa:	0912      	lsrs	r2, r2, #4
 80075fc:	0452      	lsls	r2, r2, #17
 80075fe:	430a      	orrs	r2, r1
 8007600:	492a      	ldr	r1, [pc, #168]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007602:	4313      	orrs	r3, r2
 8007604:	610b      	str	r3, [r1, #16]
 8007606:	e027      	b.n	8007658 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	2b01      	cmp	r3, #1
 800760c:	d112      	bne.n	8007634 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800760e:	4b27      	ldr	r3, [pc, #156]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007610:	691b      	ldr	r3, [r3, #16]
 8007612:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8007616:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	6892      	ldr	r2, [r2, #8]
 800761e:	0211      	lsls	r1, r2, #8
 8007620:	687a      	ldr	r2, [r7, #4]
 8007622:	6912      	ldr	r2, [r2, #16]
 8007624:	0852      	lsrs	r2, r2, #1
 8007626:	3a01      	subs	r2, #1
 8007628:	0552      	lsls	r2, r2, #21
 800762a:	430a      	orrs	r2, r1
 800762c:	491f      	ldr	r1, [pc, #124]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800762e:	4313      	orrs	r3, r2
 8007630:	610b      	str	r3, [r1, #16]
 8007632:	e011      	b.n	8007658 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007634:	4b1d      	ldr	r3, [pc, #116]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800763c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8007640:	687a      	ldr	r2, [r7, #4]
 8007642:	6892      	ldr	r2, [r2, #8]
 8007644:	0211      	lsls	r1, r2, #8
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	6952      	ldr	r2, [r2, #20]
 800764a:	0852      	lsrs	r2, r2, #1
 800764c:	3a01      	subs	r2, #1
 800764e:	0652      	lsls	r2, r2, #25
 8007650:	430a      	orrs	r2, r1
 8007652:	4916      	ldr	r1, [pc, #88]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007654:	4313      	orrs	r3, r2
 8007656:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007658:	4b14      	ldr	r3, [pc, #80]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a13      	ldr	r2, [pc, #76]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800765e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007662:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007664:	f7fd fca2 	bl	8004fac <HAL_GetTick>
 8007668:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800766a:	e009      	b.n	8007680 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800766c:	f7fd fc9e 	bl	8004fac <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	2b02      	cmp	r3, #2
 8007678:	d902      	bls.n	8007680 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800767a:	2303      	movs	r3, #3
 800767c:	73fb      	strb	r3, [r7, #15]
          break;
 800767e:	e005      	b.n	800768c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007680:	4b0a      	ldr	r3, [pc, #40]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007688:	2b00      	cmp	r3, #0
 800768a:	d0ef      	beq.n	800766c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800768c:	7bfb      	ldrb	r3, [r7, #15]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007692:	4b06      	ldr	r3, [pc, #24]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8007694:	691a      	ldr	r2, [r3, #16]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	4904      	ldr	r1, [pc, #16]	@ (80076ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800769c:	4313      	orrs	r3, r2
 800769e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80076a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	40021000 	.word	0x40021000

080076b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80076be:	4b6a      	ldr	r3, [pc, #424]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076c0:	68db      	ldr	r3, [r3, #12]
 80076c2:	f003 0303 	and.w	r3, r3, #3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d018      	beq.n	80076fc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80076ca:	4b67      	ldr	r3, [pc, #412]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	f003 0203 	and.w	r2, r3, #3
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d10d      	bne.n	80076f6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
       ||
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d009      	beq.n	80076f6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80076e2:	4b61      	ldr	r3, [pc, #388]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	091b      	lsrs	r3, r3, #4
 80076e8:	f003 0307 	and.w	r3, r3, #7
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	685b      	ldr	r3, [r3, #4]
       ||
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d047      	beq.n	8007786 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	73fb      	strb	r3, [r7, #15]
 80076fa:	e044      	b.n	8007786 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b03      	cmp	r3, #3
 8007702:	d018      	beq.n	8007736 <RCCEx_PLLSAI2_Config+0x86>
 8007704:	2b03      	cmp	r3, #3
 8007706:	d825      	bhi.n	8007754 <RCCEx_PLLSAI2_Config+0xa4>
 8007708:	2b01      	cmp	r3, #1
 800770a:	d002      	beq.n	8007712 <RCCEx_PLLSAI2_Config+0x62>
 800770c:	2b02      	cmp	r3, #2
 800770e:	d009      	beq.n	8007724 <RCCEx_PLLSAI2_Config+0x74>
 8007710:	e020      	b.n	8007754 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007712:	4b55      	ldr	r3, [pc, #340]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 0302 	and.w	r3, r3, #2
 800771a:	2b00      	cmp	r3, #0
 800771c:	d11d      	bne.n	800775a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007722:	e01a      	b.n	800775a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007724:	4b50      	ldr	r3, [pc, #320]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800772c:	2b00      	cmp	r3, #0
 800772e:	d116      	bne.n	800775e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007734:	e013      	b.n	800775e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007736:	4b4c      	ldr	r3, [pc, #304]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10f      	bne.n	8007762 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007742:	4b49      	ldr	r3, [pc, #292]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d109      	bne.n	8007762 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007752:	e006      	b.n	8007762 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007754:	2301      	movs	r3, #1
 8007756:	73fb      	strb	r3, [r7, #15]
      break;
 8007758:	e004      	b.n	8007764 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800775a:	bf00      	nop
 800775c:	e002      	b.n	8007764 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800775e:	bf00      	nop
 8007760:	e000      	b.n	8007764 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007762:	bf00      	nop
    }

    if(status == HAL_OK)
 8007764:	7bfb      	ldrb	r3, [r7, #15]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10d      	bne.n	8007786 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800776a:	4b3f      	ldr	r3, [pc, #252]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6819      	ldr	r1, [r3, #0]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	685b      	ldr	r3, [r3, #4]
 800777a:	3b01      	subs	r3, #1
 800777c:	011b      	lsls	r3, r3, #4
 800777e:	430b      	orrs	r3, r1
 8007780:	4939      	ldr	r1, [pc, #228]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007782:	4313      	orrs	r3, r2
 8007784:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007786:	7bfb      	ldrb	r3, [r7, #15]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d167      	bne.n	800785c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800778c:	4b36      	ldr	r3, [pc, #216]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a35      	ldr	r2, [pc, #212]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007792:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007796:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007798:	f7fd fc08 	bl	8004fac <HAL_GetTick>
 800779c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800779e:	e009      	b.n	80077b4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80077a0:	f7fd fc04 	bl	8004fac <HAL_GetTick>
 80077a4:	4602      	mov	r2, r0
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	1ad3      	subs	r3, r2, r3
 80077aa:	2b02      	cmp	r3, #2
 80077ac:	d902      	bls.n	80077b4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80077ae:	2303      	movs	r3, #3
 80077b0:	73fb      	strb	r3, [r7, #15]
        break;
 80077b2:	e005      	b.n	80077c0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80077b4:	4b2c      	ldr	r3, [pc, #176]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d1ef      	bne.n	80077a0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80077c0:	7bfb      	ldrb	r3, [r7, #15]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d14a      	bne.n	800785c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d111      	bne.n	80077f0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80077cc:	4b26      	ldr	r3, [pc, #152]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80077d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80077d8:	687a      	ldr	r2, [r7, #4]
 80077da:	6892      	ldr	r2, [r2, #8]
 80077dc:	0211      	lsls	r1, r2, #8
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	68d2      	ldr	r2, [r2, #12]
 80077e2:	0912      	lsrs	r2, r2, #4
 80077e4:	0452      	lsls	r2, r2, #17
 80077e6:	430a      	orrs	r2, r1
 80077e8:	491f      	ldr	r1, [pc, #124]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077ea:	4313      	orrs	r3, r2
 80077ec:	614b      	str	r3, [r1, #20]
 80077ee:	e011      	b.n	8007814 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80077f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 80077f2:	695b      	ldr	r3, [r3, #20]
 80077f4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80077f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80077fc:	687a      	ldr	r2, [r7, #4]
 80077fe:	6892      	ldr	r2, [r2, #8]
 8007800:	0211      	lsls	r1, r2, #8
 8007802:	687a      	ldr	r2, [r7, #4]
 8007804:	6912      	ldr	r2, [r2, #16]
 8007806:	0852      	lsrs	r2, r2, #1
 8007808:	3a01      	subs	r2, #1
 800780a:	0652      	lsls	r2, r2, #25
 800780c:	430a      	orrs	r2, r1
 800780e:	4916      	ldr	r1, [pc, #88]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007810:	4313      	orrs	r3, r2
 8007812:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007814:	4b14      	ldr	r3, [pc, #80]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a13      	ldr	r2, [pc, #76]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 800781a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800781e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007820:	f7fd fbc4 	bl	8004fac <HAL_GetTick>
 8007824:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007826:	e009      	b.n	800783c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007828:	f7fd fbc0 	bl	8004fac <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	2b02      	cmp	r3, #2
 8007834:	d902      	bls.n	800783c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	73fb      	strb	r3, [r7, #15]
          break;
 800783a:	e005      	b.n	8007848 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800783c:	4b0a      	ldr	r3, [pc, #40]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d0ef      	beq.n	8007828 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007848:	7bfb      	ldrb	r3, [r7, #15]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d106      	bne.n	800785c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800784e:	4b06      	ldr	r3, [pc, #24]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007850:	695a      	ldr	r2, [r3, #20]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	4904      	ldr	r1, [pc, #16]	@ (8007868 <RCCEx_PLLSAI2_Config+0x1b8>)
 8007858:	4313      	orrs	r3, r2
 800785a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800785c:	7bfb      	ldrb	r3, [r7, #15]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	40021000 	.word	0x40021000

0800786c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b084      	sub	sp, #16
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e095      	b.n	80079aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007882:	2b00      	cmp	r3, #0
 8007884:	d108      	bne.n	8007898 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800788e:	d009      	beq.n	80078a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	61da      	str	r2, [r3, #28]
 8007896:	e005      	b.n	80078a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d106      	bne.n	80078c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f877 	bl	80079b2 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2202      	movs	r2, #2
 80078c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68db      	ldr	r3, [r3, #12]
 80078e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078e4:	d902      	bls.n	80078ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80078e6:	2300      	movs	r3, #0
 80078e8:	60fb      	str	r3, [r7, #12]
 80078ea:	e002      	b.n	80078f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80078ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80078f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80078fa:	d007      	beq.n	800790c <HAL_SPI_Init+0xa0>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	68db      	ldr	r3, [r3, #12]
 8007900:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007904:	d002      	beq.n	800790c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	685b      	ldr	r3, [r3, #4]
 8007910:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800791c:	431a      	orrs	r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	f003 0302 	and.w	r3, r3, #2
 8007926:	431a      	orrs	r2, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	f003 0301 	and.w	r3, r3, #1
 8007930:	431a      	orrs	r2, r3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	699b      	ldr	r3, [r3, #24]
 8007936:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800793a:	431a      	orrs	r2, r3
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	69db      	ldr	r3, [r3, #28]
 8007940:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007944:	431a      	orrs	r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800794e:	ea42 0103 	orr.w	r1, r2, r3
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007956:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	430a      	orrs	r2, r1
 8007960:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	0c1b      	lsrs	r3, r3, #16
 8007968:	f003 0204 	and.w	r2, r3, #4
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007970:	f003 0310 	and.w	r3, r3, #16
 8007974:	431a      	orrs	r2, r3
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800797a:	f003 0308 	and.w	r3, r3, #8
 800797e:	431a      	orrs	r2, r3
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007988:	ea42 0103 	orr.w	r1, r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	430a      	orrs	r2, r1
 8007998:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b083      	sub	sp, #12
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80079ba:	bf00      	nop
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b08a      	sub	sp, #40	@ 0x28
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	607a      	str	r2, [r7, #4]
 80079d2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079d4:	2301      	movs	r3, #1
 80079d6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079d8:	f7fd fae8 	bl	8004fac <HAL_GetTick>
 80079dc:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80079e4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80079ec:	887b      	ldrh	r3, [r7, #2]
 80079ee:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80079f0:	887b      	ldrh	r3, [r7, #2]
 80079f2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80079f4:	7ffb      	ldrb	r3, [r7, #31]
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d00c      	beq.n	8007a14 <HAL_SPI_TransmitReceive+0x4e>
 80079fa:	69bb      	ldr	r3, [r7, #24]
 80079fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a00:	d106      	bne.n	8007a10 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d102      	bne.n	8007a10 <HAL_SPI_TransmitReceive+0x4a>
 8007a0a:	7ffb      	ldrb	r3, [r7, #31]
 8007a0c:	2b04      	cmp	r3, #4
 8007a0e:	d001      	beq.n	8007a14 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007a10:	2302      	movs	r3, #2
 8007a12:	e1f3      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d005      	beq.n	8007a26 <HAL_SPI_TransmitReceive+0x60>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d002      	beq.n	8007a26 <HAL_SPI_TransmitReceive+0x60>
 8007a20:	887b      	ldrh	r3, [r7, #2]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e1e8      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d101      	bne.n	8007a38 <HAL_SPI_TransmitReceive+0x72>
 8007a34:	2302      	movs	r3, #2
 8007a36:	e1e1      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	2b04      	cmp	r3, #4
 8007a4a:	d003      	beq.n	8007a54 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2205      	movs	r2, #5
 8007a50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2200      	movs	r2, #0
 8007a58:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	687a      	ldr	r2, [r7, #4]
 8007a5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	887a      	ldrh	r2, [r7, #2]
 8007a64:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	887a      	ldrh	r2, [r7, #2]
 8007a6c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	68ba      	ldr	r2, [r7, #8]
 8007a74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	887a      	ldrh	r2, [r7, #2]
 8007a7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	887a      	ldrh	r2, [r7, #2]
 8007a80:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a96:	d802      	bhi.n	8007a9e <HAL_SPI_TransmitReceive+0xd8>
 8007a98:	8abb      	ldrh	r3, [r7, #20]
 8007a9a:	2b01      	cmp	r3, #1
 8007a9c:	d908      	bls.n	8007ab0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007aac:	605a      	str	r2, [r3, #4]
 8007aae:	e007      	b.n	8007ac0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685a      	ldr	r2, [r3, #4]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007abe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007aca:	2b40      	cmp	r3, #64	@ 0x40
 8007acc:	d007      	beq.n	8007ade <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007adc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	68db      	ldr	r3, [r3, #12]
 8007ae2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007ae6:	f240 8083 	bls.w	8007bf0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d002      	beq.n	8007af8 <HAL_SPI_TransmitReceive+0x132>
 8007af2:	8afb      	ldrh	r3, [r7, #22]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d16f      	bne.n	8007bd8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007afc:	881a      	ldrh	r2, [r3, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b08:	1c9a      	adds	r2, r3, #2
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b12:	b29b      	uxth	r3, r3
 8007b14:	3b01      	subs	r3, #1
 8007b16:	b29a      	uxth	r2, r3
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b1c:	e05c      	b.n	8007bd8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f003 0302 	and.w	r3, r3, #2
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d11b      	bne.n	8007b64 <HAL_SPI_TransmitReceive+0x19e>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d016      	beq.n	8007b64 <HAL_SPI_TransmitReceive+0x19e>
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d113      	bne.n	8007b64 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b40:	881a      	ldrh	r2, [r3, #0]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b4c:	1c9a      	adds	r2, r3, #2
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	3b01      	subs	r3, #1
 8007b5a:	b29a      	uxth	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b60:	2300      	movs	r3, #0
 8007b62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d11c      	bne.n	8007bac <HAL_SPI_TransmitReceive+0x1e6>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d016      	beq.n	8007bac <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	68da      	ldr	r2, [r3, #12]
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b88:	b292      	uxth	r2, r2
 8007b8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b90:	1c9a      	adds	r2, r3, #2
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	3b01      	subs	r3, #1
 8007ba0:	b29a      	uxth	r2, r3
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007bac:	f7fd f9fe 	bl	8004fac <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d80d      	bhi.n	8007bd8 <HAL_SPI_TransmitReceive+0x212>
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bc2:	d009      	beq.n	8007bd8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007bd4:	2303      	movs	r3, #3
 8007bd6:	e111      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bdc:	b29b      	uxth	r3, r3
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d19d      	bne.n	8007b1e <HAL_SPI_TransmitReceive+0x158>
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d197      	bne.n	8007b1e <HAL_SPI_TransmitReceive+0x158>
 8007bee:	e0e5      	b.n	8007dbc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d003      	beq.n	8007c00 <HAL_SPI_TransmitReceive+0x23a>
 8007bf8:	8afb      	ldrh	r3, [r7, #22]
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	f040 80d1 	bne.w	8007da2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d912      	bls.n	8007c30 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c0e:	881a      	ldrh	r2, [r3, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1a:	1c9a      	adds	r2, r3, #2
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	3b02      	subs	r3, #2
 8007c28:	b29a      	uxth	r2, r3
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c2e:	e0b8      	b.n	8007da2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	330c      	adds	r3, #12
 8007c3a:	7812      	ldrb	r2, [r2, #0]
 8007c3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c56:	e0a4      	b.n	8007da2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f003 0302 	and.w	r3, r3, #2
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	d134      	bne.n	8007cd0 <HAL_SPI_TransmitReceive+0x30a>
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d02f      	beq.n	8007cd0 <HAL_SPI_TransmitReceive+0x30a>
 8007c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d12c      	bne.n	8007cd0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d912      	bls.n	8007ca6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c84:	881a      	ldrh	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c90:	1c9a      	adds	r2, r3, #2
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	3b02      	subs	r3, #2
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ca4:	e012      	b.n	8007ccc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	330c      	adds	r3, #12
 8007cb0:	7812      	ldrb	r2, [r2, #0]
 8007cb2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	1c5a      	adds	r2, r3, #1
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d148      	bne.n	8007d70 <HAL_SPI_TransmitReceive+0x3aa>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d042      	beq.n	8007d70 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d923      	bls.n	8007d3e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68da      	ldr	r2, [r3, #12]
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d00:	b292      	uxth	r2, r2
 8007d02:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d08:	1c9a      	adds	r2, r3, #2
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d14:	b29b      	uxth	r3, r3
 8007d16:	3b02      	subs	r3, #2
 8007d18:	b29a      	uxth	r2, r3
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d81f      	bhi.n	8007d6c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685a      	ldr	r2, [r3, #4]
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d3a:	605a      	str	r2, [r3, #4]
 8007d3c:	e016      	b.n	8007d6c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f103 020c 	add.w	r2, r3, #12
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d4a:	7812      	ldrb	r2, [r2, #0]
 8007d4c:	b2d2      	uxtb	r2, r2
 8007d4e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d54:	1c5a      	adds	r2, r3, #1
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d60:	b29b      	uxth	r3, r3
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d70:	f7fd f91c 	bl	8004fac <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	6a3b      	ldr	r3, [r7, #32]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d7c:	429a      	cmp	r2, r3
 8007d7e:	d803      	bhi.n	8007d88 <HAL_SPI_TransmitReceive+0x3c2>
 8007d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d86:	d102      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x3c8>
 8007d88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d109      	bne.n	8007da2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007d9e:	2303      	movs	r3, #3
 8007da0:	e02c      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	f47f af55 	bne.w	8007c58 <HAL_SPI_TransmitReceive+0x292>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f47f af4e 	bne.w	8007c58 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007dbc:	6a3a      	ldr	r2, [r7, #32]
 8007dbe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007dc0:	68f8      	ldr	r0, [r7, #12]
 8007dc2:	f000 fa6b 	bl	800829c <SPI_EndRxTxTransaction>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d008      	beq.n	8007dde <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e00e      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007df6:	2301      	movs	r3, #1
 8007df8:	e000      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
  }
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3728      	adds	r7, #40	@ 0x28
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b088      	sub	sp, #32
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	689b      	ldr	r3, [r3, #8]
 8007e1a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007e1c:	69bb      	ldr	r3, [r7, #24]
 8007e1e:	099b      	lsrs	r3, r3, #6
 8007e20:	f003 0301 	and.w	r3, r3, #1
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d10f      	bne.n	8007e48 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007e28:	69bb      	ldr	r3, [r7, #24]
 8007e2a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d00a      	beq.n	8007e48 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007e32:	69fb      	ldr	r3, [r7, #28]
 8007e34:	099b      	lsrs	r3, r3, #6
 8007e36:	f003 0301 	and.w	r3, r3, #1
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d004      	beq.n	8007e48 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	4798      	blx	r3
    return;
 8007e46:	e0d7      	b.n	8007ff8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	085b      	lsrs	r3, r3, #1
 8007e4c:	f003 0301 	and.w	r3, r3, #1
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00a      	beq.n	8007e6a <HAL_SPI_IRQHandler+0x66>
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	09db      	lsrs	r3, r3, #7
 8007e58:	f003 0301 	and.w	r3, r3, #1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d004      	beq.n	8007e6a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	4798      	blx	r3
    return;
 8007e68:	e0c6      	b.n	8007ff8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007e6a:	69bb      	ldr	r3, [r7, #24]
 8007e6c:	095b      	lsrs	r3, r3, #5
 8007e6e:	f003 0301 	and.w	r3, r3, #1
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10c      	bne.n	8007e90 <HAL_SPI_IRQHandler+0x8c>
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	099b      	lsrs	r3, r3, #6
 8007e7a:	f003 0301 	and.w	r3, r3, #1
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d106      	bne.n	8007e90 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	0a1b      	lsrs	r3, r3, #8
 8007e86:	f003 0301 	and.w	r3, r3, #1
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	f000 80b4 	beq.w	8007ff8 <HAL_SPI_IRQHandler+0x1f4>
 8007e90:	69fb      	ldr	r3, [r7, #28]
 8007e92:	095b      	lsrs	r3, r3, #5
 8007e94:	f003 0301 	and.w	r3, r3, #1
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f000 80ad 	beq.w	8007ff8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	099b      	lsrs	r3, r3, #6
 8007ea2:	f003 0301 	and.w	r3, r3, #1
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d023      	beq.n	8007ef2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d011      	beq.n	8007eda <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007eba:	f043 0204 	orr.w	r2, r3, #4
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	617b      	str	r3, [r7, #20]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	617b      	str	r3, [r7, #20]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	689b      	ldr	r3, [r3, #8]
 8007ed4:	617b      	str	r3, [r7, #20]
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	e00b      	b.n	8007ef2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007eda:	2300      	movs	r3, #0
 8007edc:	613b      	str	r3, [r7, #16]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	613b      	str	r3, [r7, #16]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	613b      	str	r3, [r7, #16]
 8007eee:	693b      	ldr	r3, [r7, #16]
        return;
 8007ef0:	e082      	b.n	8007ff8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007ef2:	69bb      	ldr	r3, [r7, #24]
 8007ef4:	095b      	lsrs	r3, r3, #5
 8007ef6:	f003 0301 	and.w	r3, r3, #1
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d014      	beq.n	8007f28 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f02:	f043 0201 	orr.w	r2, r3, #1
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	60fb      	str	r3, [r7, #12]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681a      	ldr	r2, [r3, #0]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f24:	601a      	str	r2, [r3, #0]
 8007f26:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	0a1b      	lsrs	r3, r3, #8
 8007f2c:	f003 0301 	and.w	r3, r3, #1
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00c      	beq.n	8007f4e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f38:	f043 0208 	orr.w	r2, r3, #8
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007f40:	2300      	movs	r3, #0
 8007f42:	60bb      	str	r3, [r7, #8]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	60bb      	str	r3, [r7, #8]
 8007f4c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d04f      	beq.n	8007ff6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	685a      	ldr	r2, [r3, #4]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007f64:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2201      	movs	r2, #1
 8007f6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	f003 0302 	and.w	r3, r3, #2
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d104      	bne.n	8007f82 <HAL_SPI_IRQHandler+0x17e>
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d034      	beq.n	8007fec <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	685a      	ldr	r2, [r3, #4]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f022 0203 	bic.w	r2, r2, #3
 8007f90:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d011      	beq.n	8007fbe <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f9e:	4a18      	ldr	r2, [pc, #96]	@ (8008000 <HAL_SPI_IRQHandler+0x1fc>)
 8007fa0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7fd fa4e 	bl	8005448 <HAL_DMA_Abort_IT>
 8007fac:	4603      	mov	r3, r0
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d005      	beq.n	8007fbe <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d016      	beq.n	8007ff4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fca:	4a0d      	ldr	r2, [pc, #52]	@ (8008000 <HAL_SPI_IRQHandler+0x1fc>)
 8007fcc:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f7fd fa38 	bl	8005448 <HAL_DMA_Abort_IT>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00a      	beq.n	8007ff4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fe2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8007fea:	e003      	b.n	8007ff4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 f809 	bl	8008004 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007ff2:	e000      	b.n	8007ff6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007ff4:	bf00      	nop
    return;
 8007ff6:	bf00      	nop
  }
}
 8007ff8:	3720      	adds	r7, #32
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	08008035 	.word	0x08008035

08008004 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008026:	b2db      	uxtb	r3, r3
}
 8008028:	4618      	mov	r0, r3
 800802a:	370c      	adds	r7, #12
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008034:	b580      	push	{r7, lr}
 8008036:	b084      	sub	sp, #16
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2200      	movs	r2, #0
 8008046:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2200      	movs	r2, #0
 800804e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f7ff ffd7 	bl	8008004 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008056:	bf00      	nop
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	603b      	str	r3, [r7, #0]
 800806c:	4613      	mov	r3, r2
 800806e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008070:	f7fc ff9c 	bl	8004fac <HAL_GetTick>
 8008074:	4602      	mov	r2, r0
 8008076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008078:	1a9b      	subs	r3, r3, r2
 800807a:	683a      	ldr	r2, [r7, #0]
 800807c:	4413      	add	r3, r2
 800807e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008080:	f7fc ff94 	bl	8004fac <HAL_GetTick>
 8008084:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008086:	4b39      	ldr	r3, [pc, #228]	@ (800816c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	015b      	lsls	r3, r3, #5
 800808c:	0d1b      	lsrs	r3, r3, #20
 800808e:	69fa      	ldr	r2, [r7, #28]
 8008090:	fb02 f303 	mul.w	r3, r2, r3
 8008094:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008096:	e055      	b.n	8008144 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800809e:	d051      	beq.n	8008144 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080a0:	f7fc ff84 	bl	8004fac <HAL_GetTick>
 80080a4:	4602      	mov	r2, r0
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	69fa      	ldr	r2, [r7, #28]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	d902      	bls.n	80080b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d13d      	bne.n	8008132 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	685a      	ldr	r2, [r3, #4]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80080c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080ce:	d111      	bne.n	80080f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080d8:	d004      	beq.n	80080e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	689b      	ldr	r3, [r3, #8]
 80080de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080e2:	d107      	bne.n	80080f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80080f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080fc:	d10f      	bne.n	800811e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800810c:	601a      	str	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800811c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2200      	movs	r2, #0
 800812a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800812e:	2303      	movs	r3, #3
 8008130:	e018      	b.n	8008164 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d102      	bne.n	800813e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008138:	2300      	movs	r3, #0
 800813a:	61fb      	str	r3, [r7, #28]
 800813c:	e002      	b.n	8008144 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	3b01      	subs	r3, #1
 8008142:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689a      	ldr	r2, [r3, #8]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	4013      	ands	r3, r2
 800814e:	68ba      	ldr	r2, [r7, #8]
 8008150:	429a      	cmp	r2, r3
 8008152:	bf0c      	ite	eq
 8008154:	2301      	moveq	r3, #1
 8008156:	2300      	movne	r3, #0
 8008158:	b2db      	uxtb	r3, r3
 800815a:	461a      	mov	r2, r3
 800815c:	79fb      	ldrb	r3, [r7, #7]
 800815e:	429a      	cmp	r2, r3
 8008160:	d19a      	bne.n	8008098 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	3720      	adds	r7, #32
 8008168:	46bd      	mov	sp, r7
 800816a:	bd80      	pop	{r7, pc}
 800816c:	20000004 	.word	0x20000004

08008170 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b08a      	sub	sp, #40	@ 0x28
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	607a      	str	r2, [r7, #4]
 800817c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800817e:	2300      	movs	r3, #0
 8008180:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008182:	f7fc ff13 	bl	8004fac <HAL_GetTick>
 8008186:	4602      	mov	r2, r0
 8008188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800818a:	1a9b      	subs	r3, r3, r2
 800818c:	683a      	ldr	r2, [r7, #0]
 800818e:	4413      	add	r3, r2
 8008190:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008192:	f7fc ff0b 	bl	8004fac <HAL_GetTick>
 8008196:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	330c      	adds	r3, #12
 800819e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80081a0:	4b3d      	ldr	r3, [pc, #244]	@ (8008298 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	4613      	mov	r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4413      	add	r3, r2
 80081aa:	00da      	lsls	r2, r3, #3
 80081ac:	1ad3      	subs	r3, r2, r3
 80081ae:	0d1b      	lsrs	r3, r3, #20
 80081b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081b2:	fb02 f303 	mul.w	r3, r2, r3
 80081b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80081b8:	e061      	b.n	800827e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80081c0:	d107      	bne.n	80081d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d104      	bne.n	80081d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80081c8:	69fb      	ldr	r3, [r7, #28]
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80081d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d8:	d051      	beq.n	800827e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80081da:	f7fc fee7 	bl	8004fac <HAL_GetTick>
 80081de:	4602      	mov	r2, r0
 80081e0:	6a3b      	ldr	r3, [r7, #32]
 80081e2:	1ad3      	subs	r3, r2, r3
 80081e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d902      	bls.n	80081f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80081ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d13d      	bne.n	800826c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80081fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008208:	d111      	bne.n	800822e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008212:	d004      	beq.n	800821e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	689b      	ldr	r3, [r3, #8]
 8008218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800821c:	d107      	bne.n	800822e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800822c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008236:	d10f      	bne.n	8008258 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008246:	601a      	str	r2, [r3, #0]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681a      	ldr	r2, [r3, #0]
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008256:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008268:	2303      	movs	r3, #3
 800826a:	e011      	b.n	8008290 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d102      	bne.n	8008278 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8008272:	2300      	movs	r3, #0
 8008274:	627b      	str	r3, [r7, #36]	@ 0x24
 8008276:	e002      	b.n	800827e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8008278:	69bb      	ldr	r3, [r7, #24]
 800827a:	3b01      	subs	r3, #1
 800827c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	689a      	ldr	r2, [r3, #8]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	4013      	ands	r3, r2
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	429a      	cmp	r2, r3
 800828c:	d195      	bne.n	80081ba <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800828e:	2300      	movs	r3, #0
}
 8008290:	4618      	mov	r0, r3
 8008292:	3728      	adds	r7, #40	@ 0x28
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	20000004 	.word	0x20000004

0800829c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b086      	sub	sp, #24
 80082a0:	af02      	add	r7, sp, #8
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	9300      	str	r3, [sp, #0]
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f7ff ff5b 	bl	8008170 <SPI_WaitFifoStateUntilTimeout>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d007      	beq.n	80082d0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082c4:	f043 0220 	orr.w	r2, r3, #32
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082cc:	2303      	movs	r3, #3
 80082ce:	e027      	b.n	8008320 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	9300      	str	r3, [sp, #0]
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	2200      	movs	r2, #0
 80082d8:	2180      	movs	r1, #128	@ 0x80
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f7ff fec0 	bl	8008060 <SPI_WaitFlagStateUntilTimeout>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d007      	beq.n	80082f6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ea:	f043 0220 	orr.w	r2, r3, #32
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80082f2:	2303      	movs	r3, #3
 80082f4:	e014      	b.n	8008320 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	2200      	movs	r2, #0
 80082fe:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008302:	68f8      	ldr	r0, [r7, #12]
 8008304:	f7ff ff34 	bl	8008170 <SPI_WaitFifoStateUntilTimeout>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d007      	beq.n	800831e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008312:	f043 0220 	orr.w	r2, r3, #32
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800831a:	2303      	movs	r3, #3
 800831c:	e000      	b.n	8008320 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3710      	adds	r7, #16
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e049      	b.n	80083ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b00      	cmp	r3, #0
 8008344:	d106      	bne.n	8008354 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f7fc f83e 	bl	80043d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2202      	movs	r2, #2
 8008358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681a      	ldr	r2, [r3, #0]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	3304      	adds	r3, #4
 8008364:	4619      	mov	r1, r3
 8008366:	4610      	mov	r0, r2
 8008368:	f000 faa0 	bl	80088ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2201      	movs	r2, #1
 8008378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2201      	movs	r2, #1
 8008380:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2201      	movs	r2, #1
 8008388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2201      	movs	r2, #1
 80083c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2201      	movs	r2, #1
 80083c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3708      	adds	r7, #8
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}
	...

080083d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b085      	sub	sp, #20
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b01      	cmp	r3, #1
 80083ea:	d001      	beq.n	80083f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e047      	b.n	8008480 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2202      	movs	r2, #2
 80083f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a23      	ldr	r2, [pc, #140]	@ (800848c <HAL_TIM_Base_Start+0xb4>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d01d      	beq.n	800843e <HAL_TIM_Base_Start+0x66>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800840a:	d018      	beq.n	800843e <HAL_TIM_Base_Start+0x66>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a1f      	ldr	r2, [pc, #124]	@ (8008490 <HAL_TIM_Base_Start+0xb8>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d013      	beq.n	800843e <HAL_TIM_Base_Start+0x66>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a1e      	ldr	r2, [pc, #120]	@ (8008494 <HAL_TIM_Base_Start+0xbc>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d00e      	beq.n	800843e <HAL_TIM_Base_Start+0x66>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a1c      	ldr	r2, [pc, #112]	@ (8008498 <HAL_TIM_Base_Start+0xc0>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d009      	beq.n	800843e <HAL_TIM_Base_Start+0x66>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a1b      	ldr	r2, [pc, #108]	@ (800849c <HAL_TIM_Base_Start+0xc4>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d004      	beq.n	800843e <HAL_TIM_Base_Start+0x66>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a19      	ldr	r2, [pc, #100]	@ (80084a0 <HAL_TIM_Base_Start+0xc8>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d115      	bne.n	800846a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	689a      	ldr	r2, [r3, #8]
 8008444:	4b17      	ldr	r3, [pc, #92]	@ (80084a4 <HAL_TIM_Base_Start+0xcc>)
 8008446:	4013      	ands	r3, r2
 8008448:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2b06      	cmp	r3, #6
 800844e:	d015      	beq.n	800847c <HAL_TIM_Base_Start+0xa4>
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008456:	d011      	beq.n	800847c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f042 0201 	orr.w	r2, r2, #1
 8008466:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008468:	e008      	b.n	800847c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	681a      	ldr	r2, [r3, #0]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f042 0201 	orr.w	r2, r2, #1
 8008478:	601a      	str	r2, [r3, #0]
 800847a:	e000      	b.n	800847e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800847c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800847e:	2300      	movs	r3, #0
}
 8008480:	4618      	mov	r0, r3
 8008482:	3714      	adds	r7, #20
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	40012c00 	.word	0x40012c00
 8008490:	40000400 	.word	0x40000400
 8008494:	40000800 	.word	0x40000800
 8008498:	40000c00 	.word	0x40000c00
 800849c:	40013400 	.word	0x40013400
 80084a0:	40014000 	.word	0x40014000
 80084a4:	00010007 	.word	0x00010007

080084a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	691b      	ldr	r3, [r3, #16]
 80084be:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d020      	beq.n	800850c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f003 0302 	and.w	r3, r3, #2
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d01b      	beq.n	800850c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f06f 0202 	mvn.w	r2, #2
 80084dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	699b      	ldr	r3, [r3, #24]
 80084ea:	f003 0303 	and.w	r3, r3, #3
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d003      	beq.n	80084fa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 f9bc 	bl	8008870 <HAL_TIM_IC_CaptureCallback>
 80084f8:	e005      	b.n	8008506 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 f9ae 	bl	800885c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f000 f9bf 	bl	8008884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	f003 0304 	and.w	r3, r3, #4
 8008512:	2b00      	cmp	r3, #0
 8008514:	d020      	beq.n	8008558 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f003 0304 	and.w	r3, r3, #4
 800851c:	2b00      	cmp	r3, #0
 800851e:	d01b      	beq.n	8008558 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f06f 0204 	mvn.w	r2, #4
 8008528:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2202      	movs	r2, #2
 800852e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 f996 	bl	8008870 <HAL_TIM_IC_CaptureCallback>
 8008544:	e005      	b.n	8008552 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 f988 	bl	800885c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 f999 	bl	8008884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2200      	movs	r2, #0
 8008556:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	f003 0308 	and.w	r3, r3, #8
 800855e:	2b00      	cmp	r3, #0
 8008560:	d020      	beq.n	80085a4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f003 0308 	and.w	r3, r3, #8
 8008568:	2b00      	cmp	r3, #0
 800856a:	d01b      	beq.n	80085a4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f06f 0208 	mvn.w	r2, #8
 8008574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2204      	movs	r2, #4
 800857a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	69db      	ldr	r3, [r3, #28]
 8008582:	f003 0303 	and.w	r3, r3, #3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d003      	beq.n	8008592 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 f970 	bl	8008870 <HAL_TIM_IC_CaptureCallback>
 8008590:	e005      	b.n	800859e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 f962 	bl	800885c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 f973 	bl	8008884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2200      	movs	r2, #0
 80085a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	f003 0310 	and.w	r3, r3, #16
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d020      	beq.n	80085f0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f003 0310 	and.w	r3, r3, #16
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d01b      	beq.n	80085f0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f06f 0210 	mvn.w	r2, #16
 80085c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2208      	movs	r2, #8
 80085c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	69db      	ldr	r3, [r3, #28]
 80085ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d003      	beq.n	80085de <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 f94a 	bl	8008870 <HAL_TIM_IC_CaptureCallback>
 80085dc:	e005      	b.n	80085ea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f93c 	bl	800885c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f000 f94d 	bl	8008884 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2200      	movs	r2, #0
 80085ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	f003 0301 	and.w	r3, r3, #1
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00c      	beq.n	8008614 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f003 0301 	and.w	r3, r3, #1
 8008600:	2b00      	cmp	r3, #0
 8008602:	d007      	beq.n	8008614 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f06f 0201 	mvn.w	r2, #1
 800860c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f000 f91a 	bl	8008848 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800861a:	2b00      	cmp	r3, #0
 800861c:	d104      	bne.n	8008628 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008624:	2b00      	cmp	r3, #0
 8008626:	d00c      	beq.n	8008642 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800862e:	2b00      	cmp	r3, #0
 8008630:	d007      	beq.n	8008642 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800863a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fb39 	bl	8008cb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008648:	2b00      	cmp	r3, #0
 800864a:	d00c      	beq.n	8008666 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008652:	2b00      	cmp	r3, #0
 8008654:	d007      	beq.n	8008666 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800865e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f000 fb31 	bl	8008cc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800866c:	2b00      	cmp	r3, #0
 800866e:	d00c      	beq.n	800868a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008676:	2b00      	cmp	r3, #0
 8008678:	d007      	beq.n	800868a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008682:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 f907 	bl	8008898 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	f003 0320 	and.w	r3, r3, #32
 8008690:	2b00      	cmp	r3, #0
 8008692:	d00c      	beq.n	80086ae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f003 0320 	and.w	r3, r3, #32
 800869a:	2b00      	cmp	r3, #0
 800869c:	d007      	beq.n	80086ae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f06f 0220 	mvn.w	r2, #32
 80086a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 faf9 	bl	8008ca0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80086ae:	bf00      	nop
 80086b0:	3710      	adds	r7, #16
 80086b2:	46bd      	mov	sp, r7
 80086b4:	bd80      	pop	{r7, pc}

080086b6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80086b6:	b580      	push	{r7, lr}
 80086b8:	b084      	sub	sp, #16
 80086ba:	af00      	add	r7, sp, #0
 80086bc:	6078      	str	r0, [r7, #4]
 80086be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80086c0:	2300      	movs	r3, #0
 80086c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d101      	bne.n	80086d2 <HAL_TIM_ConfigClockSource+0x1c>
 80086ce:	2302      	movs	r3, #2
 80086d0:	e0b6      	b.n	8008840 <HAL_TIM_ConfigClockSource+0x18a>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2202      	movs	r2, #2
 80086de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80086f0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80086f4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086fc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	68ba      	ldr	r2, [r7, #8]
 8008704:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800870e:	d03e      	beq.n	800878e <HAL_TIM_ConfigClockSource+0xd8>
 8008710:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008714:	f200 8087 	bhi.w	8008826 <HAL_TIM_ConfigClockSource+0x170>
 8008718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800871c:	f000 8086 	beq.w	800882c <HAL_TIM_ConfigClockSource+0x176>
 8008720:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008724:	d87f      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 8008726:	2b70      	cmp	r3, #112	@ 0x70
 8008728:	d01a      	beq.n	8008760 <HAL_TIM_ConfigClockSource+0xaa>
 800872a:	2b70      	cmp	r3, #112	@ 0x70
 800872c:	d87b      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 800872e:	2b60      	cmp	r3, #96	@ 0x60
 8008730:	d050      	beq.n	80087d4 <HAL_TIM_ConfigClockSource+0x11e>
 8008732:	2b60      	cmp	r3, #96	@ 0x60
 8008734:	d877      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 8008736:	2b50      	cmp	r3, #80	@ 0x50
 8008738:	d03c      	beq.n	80087b4 <HAL_TIM_ConfigClockSource+0xfe>
 800873a:	2b50      	cmp	r3, #80	@ 0x50
 800873c:	d873      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 800873e:	2b40      	cmp	r3, #64	@ 0x40
 8008740:	d058      	beq.n	80087f4 <HAL_TIM_ConfigClockSource+0x13e>
 8008742:	2b40      	cmp	r3, #64	@ 0x40
 8008744:	d86f      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 8008746:	2b30      	cmp	r3, #48	@ 0x30
 8008748:	d064      	beq.n	8008814 <HAL_TIM_ConfigClockSource+0x15e>
 800874a:	2b30      	cmp	r3, #48	@ 0x30
 800874c:	d86b      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 800874e:	2b20      	cmp	r3, #32
 8008750:	d060      	beq.n	8008814 <HAL_TIM_ConfigClockSource+0x15e>
 8008752:	2b20      	cmp	r3, #32
 8008754:	d867      	bhi.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
 8008756:	2b00      	cmp	r3, #0
 8008758:	d05c      	beq.n	8008814 <HAL_TIM_ConfigClockSource+0x15e>
 800875a:	2b10      	cmp	r3, #16
 800875c:	d05a      	beq.n	8008814 <HAL_TIM_ConfigClockSource+0x15e>
 800875e:	e062      	b.n	8008826 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008770:	f000 f9ed 	bl	8008b4e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008782:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68ba      	ldr	r2, [r7, #8]
 800878a:	609a      	str	r2, [r3, #8]
      break;
 800878c:	e04f      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800879e:	f000 f9d6 	bl	8008b4e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	689a      	ldr	r2, [r3, #8]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80087b0:	609a      	str	r2, [r3, #8]
      break;
 80087b2:	e03c      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80087c0:	461a      	mov	r2, r3
 80087c2:	f000 f913 	bl	80089ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	2150      	movs	r1, #80	@ 0x50
 80087cc:	4618      	mov	r0, r3
 80087ce:	f000 f9a3 	bl	8008b18 <TIM_ITRx_SetConfig>
      break;
 80087d2:	e02c      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80087e0:	461a      	mov	r2, r3
 80087e2:	f000 f957 	bl	8008a94 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2160      	movs	r1, #96	@ 0x60
 80087ec:	4618      	mov	r0, r3
 80087ee:	f000 f993 	bl	8008b18 <TIM_ITRx_SetConfig>
      break;
 80087f2:	e01c      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008800:	461a      	mov	r2, r3
 8008802:	f000 f8f3 	bl	80089ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2140      	movs	r1, #64	@ 0x40
 800880c:	4618      	mov	r0, r3
 800880e:	f000 f983 	bl	8008b18 <TIM_ITRx_SetConfig>
      break;
 8008812:	e00c      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4619      	mov	r1, r3
 800881e:	4610      	mov	r0, r2
 8008820:	f000 f97a 	bl	8008b18 <TIM_ITRx_SetConfig>
      break;
 8008824:	e003      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	73fb      	strb	r3, [r7, #15]
      break;
 800882a:	e000      	b.n	800882e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800882c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2201      	movs	r2, #1
 8008832:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2200      	movs	r2, #0
 800883a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800883e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008840:	4618      	mov	r0, r3
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008864:	bf00      	nop
 8008866:	370c      	adds	r7, #12
 8008868:	46bd      	mov	sp, r7
 800886a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886e:	4770      	bx	lr

08008870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008870:	b480      	push	{r7}
 8008872:	b083      	sub	sp, #12
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008878:	bf00      	nop
 800887a:	370c      	adds	r7, #12
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800888c:	bf00      	nop
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	4a43      	ldr	r2, [pc, #268]	@ (80089cc <TIM_Base_SetConfig+0x120>)
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d013      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088ca:	d00f      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a40      	ldr	r2, [pc, #256]	@ (80089d0 <TIM_Base_SetConfig+0x124>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d00b      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a3f      	ldr	r2, [pc, #252]	@ (80089d4 <TIM_Base_SetConfig+0x128>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d007      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a3e      	ldr	r2, [pc, #248]	@ (80089d8 <TIM_Base_SetConfig+0x12c>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d003      	beq.n	80088ec <TIM_Base_SetConfig+0x40>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a3d      	ldr	r2, [pc, #244]	@ (80089dc <TIM_Base_SetConfig+0x130>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d108      	bne.n	80088fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a32      	ldr	r2, [pc, #200]	@ (80089cc <TIM_Base_SetConfig+0x120>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d01f      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800890c:	d01b      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a2f      	ldr	r2, [pc, #188]	@ (80089d0 <TIM_Base_SetConfig+0x124>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d017      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a2e      	ldr	r2, [pc, #184]	@ (80089d4 <TIM_Base_SetConfig+0x128>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d013      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a2d      	ldr	r2, [pc, #180]	@ (80089d8 <TIM_Base_SetConfig+0x12c>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d00f      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a2c      	ldr	r2, [pc, #176]	@ (80089dc <TIM_Base_SetConfig+0x130>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d00b      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a2b      	ldr	r2, [pc, #172]	@ (80089e0 <TIM_Base_SetConfig+0x134>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d007      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a2a      	ldr	r2, [pc, #168]	@ (80089e4 <TIM_Base_SetConfig+0x138>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d003      	beq.n	8008946 <TIM_Base_SetConfig+0x9a>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a29      	ldr	r2, [pc, #164]	@ (80089e8 <TIM_Base_SetConfig+0x13c>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d108      	bne.n	8008958 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800894c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	68db      	ldr	r3, [r3, #12]
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	4313      	orrs	r3, r2
 8008956:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	695b      	ldr	r3, [r3, #20]
 8008962:	4313      	orrs	r3, r2
 8008964:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	689a      	ldr	r2, [r3, #8]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	681a      	ldr	r2, [r3, #0]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a14      	ldr	r2, [pc, #80]	@ (80089cc <TIM_Base_SetConfig+0x120>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d00f      	beq.n	800899e <TIM_Base_SetConfig+0xf2>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a16      	ldr	r2, [pc, #88]	@ (80089dc <TIM_Base_SetConfig+0x130>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d00b      	beq.n	800899e <TIM_Base_SetConfig+0xf2>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	4a15      	ldr	r2, [pc, #84]	@ (80089e0 <TIM_Base_SetConfig+0x134>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d007      	beq.n	800899e <TIM_Base_SetConfig+0xf2>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	4a14      	ldr	r2, [pc, #80]	@ (80089e4 <TIM_Base_SetConfig+0x138>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d003      	beq.n	800899e <TIM_Base_SetConfig+0xf2>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	4a13      	ldr	r2, [pc, #76]	@ (80089e8 <TIM_Base_SetConfig+0x13c>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d103      	bne.n	80089a6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	691a      	ldr	r2, [r3, #16]
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f043 0204 	orr.w	r2, r3, #4
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	68fa      	ldr	r2, [r7, #12]
 80089bc:	601a      	str	r2, [r3, #0]
}
 80089be:	bf00      	nop
 80089c0:	3714      	adds	r7, #20
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr
 80089ca:	bf00      	nop
 80089cc:	40012c00 	.word	0x40012c00
 80089d0:	40000400 	.word	0x40000400
 80089d4:	40000800 	.word	0x40000800
 80089d8:	40000c00 	.word	0x40000c00
 80089dc:	40013400 	.word	0x40013400
 80089e0:	40014000 	.word	0x40014000
 80089e4:	40014400 	.word	0x40014400
 80089e8:	40014800 	.word	0x40014800

080089ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b087      	sub	sp, #28
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	60f8      	str	r0, [r7, #12]
 80089f4:	60b9      	str	r1, [r7, #8]
 80089f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6a1b      	ldr	r3, [r3, #32]
 8008a02:	f023 0201 	bic.w	r2, r3, #1
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8008a80 <TIM_TI1_ConfigInputStage+0x94>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d00f      	beq.n	8008a32 <TIM_TI1_ConfigInputStage+0x46>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4a1b      	ldr	r2, [pc, #108]	@ (8008a84 <TIM_TI1_ConfigInputStage+0x98>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d00b      	beq.n	8008a32 <TIM_TI1_ConfigInputStage+0x46>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4a1a      	ldr	r2, [pc, #104]	@ (8008a88 <TIM_TI1_ConfigInputStage+0x9c>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d007      	beq.n	8008a32 <TIM_TI1_ConfigInputStage+0x46>
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	4a19      	ldr	r2, [pc, #100]	@ (8008a8c <TIM_TI1_ConfigInputStage+0xa0>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d003      	beq.n	8008a32 <TIM_TI1_ConfigInputStage+0x46>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	4a18      	ldr	r2, [pc, #96]	@ (8008a90 <TIM_TI1_ConfigInputStage+0xa4>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d105      	bne.n	8008a3e <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	6a1b      	ldr	r3, [r3, #32]
 8008a36:	f023 0204 	bic.w	r2, r3, #4
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	699b      	ldr	r3, [r3, #24]
 8008a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	693a      	ldr	r2, [r7, #16]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	f023 030a 	bic.w	r3, r3, #10
 8008a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008a5e:	697a      	ldr	r2, [r7, #20]
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	697a      	ldr	r2, [r7, #20]
 8008a70:	621a      	str	r2, [r3, #32]
}
 8008a72:	bf00      	nop
 8008a74:	371c      	adds	r7, #28
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	40012c00 	.word	0x40012c00
 8008a84:	40013400 	.word	0x40013400
 8008a88:	40014000 	.word	0x40014000
 8008a8c:	40014400 	.word	0x40014400
 8008a90:	40014800 	.word	0x40014800

08008a94 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b087      	sub	sp, #28
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	60b9      	str	r1, [r7, #8]
 8008a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6a1b      	ldr	r3, [r3, #32]
 8008aa4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	6a1b      	ldr	r3, [r3, #32]
 8008aaa:	f023 0210 	bic.w	r2, r3, #16
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	4a16      	ldr	r2, [pc, #88]	@ (8008b10 <TIM_TI2_ConfigInputStage+0x7c>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d003      	beq.n	8008ac2 <TIM_TI2_ConfigInputStage+0x2e>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	4a15      	ldr	r2, [pc, #84]	@ (8008b14 <TIM_TI2_ConfigInputStage+0x80>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d105      	bne.n	8008ace <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	6a1b      	ldr	r3, [r3, #32]
 8008ac6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	699b      	ldr	r3, [r3, #24]
 8008ad2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	031b      	lsls	r3, r3, #12
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008aec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	011b      	lsls	r3, r3, #4
 8008af2:	697a      	ldr	r2, [r7, #20]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	693a      	ldr	r2, [r7, #16]
 8008afc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	697a      	ldr	r2, [r7, #20]
 8008b02:	621a      	str	r2, [r3, #32]
}
 8008b04:	bf00      	nop
 8008b06:	371c      	adds	r7, #28
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr
 8008b10:	40012c00 	.word	0x40012c00
 8008b14:	40013400 	.word	0x40013400

08008b18 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
 8008b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b2e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008b30:	683a      	ldr	r2, [r7, #0]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	4313      	orrs	r3, r2
 8008b36:	f043 0307 	orr.w	r3, r3, #7
 8008b3a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	68fa      	ldr	r2, [r7, #12]
 8008b40:	609a      	str	r2, [r3, #8]
}
 8008b42:	bf00      	nop
 8008b44:	3714      	adds	r7, #20
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr

08008b4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008b4e:	b480      	push	{r7}
 8008b50:	b087      	sub	sp, #28
 8008b52:	af00      	add	r7, sp, #0
 8008b54:	60f8      	str	r0, [r7, #12]
 8008b56:	60b9      	str	r1, [r7, #8]
 8008b58:	607a      	str	r2, [r7, #4]
 8008b5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008b68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	021a      	lsls	r2, r3, #8
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	431a      	orrs	r2, r3
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	697a      	ldr	r2, [r7, #20]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	697a      	ldr	r2, [r7, #20]
 8008b80:	609a      	str	r2, [r3, #8]
}
 8008b82:	bf00      	nop
 8008b84:	371c      	adds	r7, #28
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
	...

08008b90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d101      	bne.n	8008ba8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ba4:	2302      	movs	r3, #2
 8008ba6:	e068      	b.n	8008c7a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a2e      	ldr	r2, [pc, #184]	@ (8008c88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d004      	beq.n	8008bdc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a2d      	ldr	r2, [pc, #180]	@ (8008c8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d108      	bne.n	8008bee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008be2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008bf4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	68fa      	ldr	r2, [r7, #12]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68fa      	ldr	r2, [r7, #12]
 8008c06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a1e      	ldr	r2, [pc, #120]	@ (8008c88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d01d      	beq.n	8008c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c1a:	d018      	beq.n	8008c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a1b      	ldr	r2, [pc, #108]	@ (8008c90 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d013      	beq.n	8008c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a1a      	ldr	r2, [pc, #104]	@ (8008c94 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d00e      	beq.n	8008c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a18      	ldr	r2, [pc, #96]	@ (8008c98 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d009      	beq.n	8008c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a13      	ldr	r2, [pc, #76]	@ (8008c8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d004      	beq.n	8008c4e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a14      	ldr	r2, [pc, #80]	@ (8008c9c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d10c      	bne.n	8008c68 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	4313      	orrs	r3, r2
 8008c5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008c78:	2300      	movs	r3, #0
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3714      	adds	r7, #20
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr
 8008c86:	bf00      	nop
 8008c88:	40012c00 	.word	0x40012c00
 8008c8c:	40013400 	.word	0x40013400
 8008c90:	40000400 	.word	0x40000400
 8008c94:	40000800 	.word	0x40000800
 8008c98:	40000c00 	.word	0x40000c00
 8008c9c:	40014000 	.word	0x40014000

08008ca0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ca0:	b480      	push	{r7}
 8008ca2:	b083      	sub	sp, #12
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ca8:	bf00      	nop
 8008caa:	370c      	adds	r7, #12
 8008cac:	46bd      	mov	sp, r7
 8008cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb2:	4770      	bx	lr

08008cb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008cbc:	bf00      	nop
 8008cbe:	370c      	adds	r7, #12
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b083      	sub	sp, #12
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008cd0:	bf00      	nop
 8008cd2:	370c      	adds	r7, #12
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d101      	bne.n	8008cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	e040      	b.n	8008d70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d106      	bne.n	8008d04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f7fb fb8a 	bl	8004418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2224      	movs	r2, #36	@ 0x24
 8008d08:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f022 0201 	bic.w	r2, r2, #1
 8008d18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d002      	beq.n	8008d28 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 fb74 	bl	8009410 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 f8b9 	bl	8008ea0 <UART_SetConfig>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d101      	bne.n	8008d38 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e01b      	b.n	8008d70 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008d46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	689a      	ldr	r2, [r3, #8]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008d56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f042 0201 	orr.w	r2, r2, #1
 8008d66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d68:	6878      	ldr	r0, [r7, #4]
 8008d6a:	f000 fbf3 	bl	8009554 <UART_CheckIdleState>
 8008d6e:	4603      	mov	r3, r0
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3708      	adds	r7, #8
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b08a      	sub	sp, #40	@ 0x28
 8008d7c:	af02      	add	r7, sp, #8
 8008d7e:	60f8      	str	r0, [r7, #12]
 8008d80:	60b9      	str	r1, [r7, #8]
 8008d82:	603b      	str	r3, [r7, #0]
 8008d84:	4613      	mov	r3, r2
 8008d86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008d8c:	2b20      	cmp	r3, #32
 8008d8e:	f040 8081 	bne.w	8008e94 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d002      	beq.n	8008d9e <HAL_UART_Transmit+0x26>
 8008d98:	88fb      	ldrh	r3, [r7, #6]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d101      	bne.n	8008da2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e079      	b.n	8008e96 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2221      	movs	r2, #33	@ 0x21
 8008dae:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008db0:	f7fc f8fc 	bl	8004fac <HAL_GetTick>
 8008db4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	88fa      	ldrh	r2, [r7, #6]
 8008dba:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	88fa      	ldrh	r2, [r7, #6]
 8008dc2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	689b      	ldr	r3, [r3, #8]
 8008dca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dce:	d108      	bne.n	8008de2 <HAL_UART_Transmit+0x6a>
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d104      	bne.n	8008de2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	61bb      	str	r3, [r7, #24]
 8008de0:	e003      	b.n	8008dea <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008de6:	2300      	movs	r3, #0
 8008de8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008dea:	e038      	b.n	8008e5e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	9300      	str	r3, [sp, #0]
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	2200      	movs	r2, #0
 8008df4:	2180      	movs	r1, #128	@ 0x80
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f000 fc54 	bl	80096a4 <UART_WaitOnFlagUntilTimeout>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d004      	beq.n	8008e0c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2220      	movs	r2, #32
 8008e06:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008e08:	2303      	movs	r3, #3
 8008e0a:	e044      	b.n	8008e96 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d10b      	bne.n	8008e2a <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e12:	69bb      	ldr	r3, [r7, #24]
 8008e14:	881b      	ldrh	r3, [r3, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e20:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008e22:	69bb      	ldr	r3, [r7, #24]
 8008e24:	3302      	adds	r3, #2
 8008e26:	61bb      	str	r3, [r7, #24]
 8008e28:	e007      	b.n	8008e3a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e2a:	69fb      	ldr	r3, [r7, #28]
 8008e2c:	781a      	ldrb	r2, [r3, #0]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	3301      	adds	r3, #1
 8008e38:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008e3e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8008e42:	2b21      	cmp	r3, #33	@ 0x21
 8008e44:	d109      	bne.n	8008e5a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	3b01      	subs	r3, #1
 8008e50:	b29a      	uxth	r2, r3
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8008e58:	e001      	b.n	8008e5e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e01b      	b.n	8008e96 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1c0      	bne.n	8008dec <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	697b      	ldr	r3, [r7, #20]
 8008e70:	2200      	movs	r2, #0
 8008e72:	2140      	movs	r1, #64	@ 0x40
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f000 fc15 	bl	80096a4 <UART_WaitOnFlagUntilTimeout>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d004      	beq.n	8008e8a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	2220      	movs	r2, #32
 8008e84:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008e86:	2303      	movs	r3, #3
 8008e88:	e005      	b.n	8008e96 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2220      	movs	r2, #32
 8008e8e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008e90:	2300      	movs	r3, #0
 8008e92:	e000      	b.n	8008e96 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8008e94:	2302      	movs	r3, #2
  }
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3720      	adds	r7, #32
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
	...

08008ea0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ea4:	b08a      	sub	sp, #40	@ 0x28
 8008ea6:	af00      	add	r7, sp, #0
 8008ea8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	689a      	ldr	r2, [r3, #8]
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	691b      	ldr	r3, [r3, #16]
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	695b      	ldr	r3, [r3, #20]
 8008ebe:	431a      	orrs	r2, r3
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	69db      	ldr	r3, [r3, #28]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	4ba4      	ldr	r3, [pc, #656]	@ (8009160 <UART_SetConfig+0x2c0>)
 8008ed0:	4013      	ands	r3, r2
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	6812      	ldr	r2, [r2, #0]
 8008ed6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008ed8:	430b      	orrs	r3, r1
 8008eda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	68da      	ldr	r2, [r3, #12]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	430a      	orrs	r2, r1
 8008ef0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	699b      	ldr	r3, [r3, #24]
 8008ef6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a99      	ldr	r2, [pc, #612]	@ (8009164 <UART_SetConfig+0x2c4>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d004      	beq.n	8008f0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	6a1b      	ldr	r3, [r3, #32]
 8008f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f1c:	430a      	orrs	r2, r1
 8008f1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a90      	ldr	r2, [pc, #576]	@ (8009168 <UART_SetConfig+0x2c8>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d126      	bne.n	8008f78 <UART_SetConfig+0xd8>
 8008f2a:	4b90      	ldr	r3, [pc, #576]	@ (800916c <UART_SetConfig+0x2cc>)
 8008f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f30:	f003 0303 	and.w	r3, r3, #3
 8008f34:	2b03      	cmp	r3, #3
 8008f36:	d81b      	bhi.n	8008f70 <UART_SetConfig+0xd0>
 8008f38:	a201      	add	r2, pc, #4	@ (adr r2, 8008f40 <UART_SetConfig+0xa0>)
 8008f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f3e:	bf00      	nop
 8008f40:	08008f51 	.word	0x08008f51
 8008f44:	08008f61 	.word	0x08008f61
 8008f48:	08008f59 	.word	0x08008f59
 8008f4c:	08008f69 	.word	0x08008f69
 8008f50:	2301      	movs	r3, #1
 8008f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f56:	e116      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008f58:	2302      	movs	r3, #2
 8008f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f5e:	e112      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008f60:	2304      	movs	r3, #4
 8008f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f66:	e10e      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008f68:	2308      	movs	r3, #8
 8008f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f6e:	e10a      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008f70:	2310      	movs	r3, #16
 8008f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008f76:	e106      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a7c      	ldr	r2, [pc, #496]	@ (8009170 <UART_SetConfig+0x2d0>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d138      	bne.n	8008ff4 <UART_SetConfig+0x154>
 8008f82:	4b7a      	ldr	r3, [pc, #488]	@ (800916c <UART_SetConfig+0x2cc>)
 8008f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f88:	f003 030c 	and.w	r3, r3, #12
 8008f8c:	2b0c      	cmp	r3, #12
 8008f8e:	d82d      	bhi.n	8008fec <UART_SetConfig+0x14c>
 8008f90:	a201      	add	r2, pc, #4	@ (adr r2, 8008f98 <UART_SetConfig+0xf8>)
 8008f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f96:	bf00      	nop
 8008f98:	08008fcd 	.word	0x08008fcd
 8008f9c:	08008fed 	.word	0x08008fed
 8008fa0:	08008fed 	.word	0x08008fed
 8008fa4:	08008fed 	.word	0x08008fed
 8008fa8:	08008fdd 	.word	0x08008fdd
 8008fac:	08008fed 	.word	0x08008fed
 8008fb0:	08008fed 	.word	0x08008fed
 8008fb4:	08008fed 	.word	0x08008fed
 8008fb8:	08008fd5 	.word	0x08008fd5
 8008fbc:	08008fed 	.word	0x08008fed
 8008fc0:	08008fed 	.word	0x08008fed
 8008fc4:	08008fed 	.word	0x08008fed
 8008fc8:	08008fe5 	.word	0x08008fe5
 8008fcc:	2300      	movs	r3, #0
 8008fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fd2:	e0d8      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008fd4:	2302      	movs	r3, #2
 8008fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fda:	e0d4      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008fdc:	2304      	movs	r3, #4
 8008fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fe2:	e0d0      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008fe4:	2308      	movs	r3, #8
 8008fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008fea:	e0cc      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008fec:	2310      	movs	r3, #16
 8008fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ff2:	e0c8      	b.n	8009186 <UART_SetConfig+0x2e6>
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a5e      	ldr	r2, [pc, #376]	@ (8009174 <UART_SetConfig+0x2d4>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d125      	bne.n	800904a <UART_SetConfig+0x1aa>
 8008ffe:	4b5b      	ldr	r3, [pc, #364]	@ (800916c <UART_SetConfig+0x2cc>)
 8009000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009004:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009008:	2b30      	cmp	r3, #48	@ 0x30
 800900a:	d016      	beq.n	800903a <UART_SetConfig+0x19a>
 800900c:	2b30      	cmp	r3, #48	@ 0x30
 800900e:	d818      	bhi.n	8009042 <UART_SetConfig+0x1a2>
 8009010:	2b20      	cmp	r3, #32
 8009012:	d00a      	beq.n	800902a <UART_SetConfig+0x18a>
 8009014:	2b20      	cmp	r3, #32
 8009016:	d814      	bhi.n	8009042 <UART_SetConfig+0x1a2>
 8009018:	2b00      	cmp	r3, #0
 800901a:	d002      	beq.n	8009022 <UART_SetConfig+0x182>
 800901c:	2b10      	cmp	r3, #16
 800901e:	d008      	beq.n	8009032 <UART_SetConfig+0x192>
 8009020:	e00f      	b.n	8009042 <UART_SetConfig+0x1a2>
 8009022:	2300      	movs	r3, #0
 8009024:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009028:	e0ad      	b.n	8009186 <UART_SetConfig+0x2e6>
 800902a:	2302      	movs	r3, #2
 800902c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009030:	e0a9      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009032:	2304      	movs	r3, #4
 8009034:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009038:	e0a5      	b.n	8009186 <UART_SetConfig+0x2e6>
 800903a:	2308      	movs	r3, #8
 800903c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009040:	e0a1      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009042:	2310      	movs	r3, #16
 8009044:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009048:	e09d      	b.n	8009186 <UART_SetConfig+0x2e6>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a4a      	ldr	r2, [pc, #296]	@ (8009178 <UART_SetConfig+0x2d8>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d125      	bne.n	80090a0 <UART_SetConfig+0x200>
 8009054:	4b45      	ldr	r3, [pc, #276]	@ (800916c <UART_SetConfig+0x2cc>)
 8009056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800905a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800905e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009060:	d016      	beq.n	8009090 <UART_SetConfig+0x1f0>
 8009062:	2bc0      	cmp	r3, #192	@ 0xc0
 8009064:	d818      	bhi.n	8009098 <UART_SetConfig+0x1f8>
 8009066:	2b80      	cmp	r3, #128	@ 0x80
 8009068:	d00a      	beq.n	8009080 <UART_SetConfig+0x1e0>
 800906a:	2b80      	cmp	r3, #128	@ 0x80
 800906c:	d814      	bhi.n	8009098 <UART_SetConfig+0x1f8>
 800906e:	2b00      	cmp	r3, #0
 8009070:	d002      	beq.n	8009078 <UART_SetConfig+0x1d8>
 8009072:	2b40      	cmp	r3, #64	@ 0x40
 8009074:	d008      	beq.n	8009088 <UART_SetConfig+0x1e8>
 8009076:	e00f      	b.n	8009098 <UART_SetConfig+0x1f8>
 8009078:	2300      	movs	r3, #0
 800907a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800907e:	e082      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009080:	2302      	movs	r3, #2
 8009082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009086:	e07e      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009088:	2304      	movs	r3, #4
 800908a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800908e:	e07a      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009090:	2308      	movs	r3, #8
 8009092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009096:	e076      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009098:	2310      	movs	r3, #16
 800909a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800909e:	e072      	b.n	8009186 <UART_SetConfig+0x2e6>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a35      	ldr	r2, [pc, #212]	@ (800917c <UART_SetConfig+0x2dc>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d12a      	bne.n	8009100 <UART_SetConfig+0x260>
 80090aa:	4b30      	ldr	r3, [pc, #192]	@ (800916c <UART_SetConfig+0x2cc>)
 80090ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090b8:	d01a      	beq.n	80090f0 <UART_SetConfig+0x250>
 80090ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80090be:	d81b      	bhi.n	80090f8 <UART_SetConfig+0x258>
 80090c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090c4:	d00c      	beq.n	80090e0 <UART_SetConfig+0x240>
 80090c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090ca:	d815      	bhi.n	80090f8 <UART_SetConfig+0x258>
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d003      	beq.n	80090d8 <UART_SetConfig+0x238>
 80090d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090d4:	d008      	beq.n	80090e8 <UART_SetConfig+0x248>
 80090d6:	e00f      	b.n	80090f8 <UART_SetConfig+0x258>
 80090d8:	2300      	movs	r3, #0
 80090da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090de:	e052      	b.n	8009186 <UART_SetConfig+0x2e6>
 80090e0:	2302      	movs	r3, #2
 80090e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090e6:	e04e      	b.n	8009186 <UART_SetConfig+0x2e6>
 80090e8:	2304      	movs	r3, #4
 80090ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090ee:	e04a      	b.n	8009186 <UART_SetConfig+0x2e6>
 80090f0:	2308      	movs	r3, #8
 80090f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090f6:	e046      	b.n	8009186 <UART_SetConfig+0x2e6>
 80090f8:	2310      	movs	r3, #16
 80090fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80090fe:	e042      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4a17      	ldr	r2, [pc, #92]	@ (8009164 <UART_SetConfig+0x2c4>)
 8009106:	4293      	cmp	r3, r2
 8009108:	d13a      	bne.n	8009180 <UART_SetConfig+0x2e0>
 800910a:	4b18      	ldr	r3, [pc, #96]	@ (800916c <UART_SetConfig+0x2cc>)
 800910c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009110:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009114:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009118:	d01a      	beq.n	8009150 <UART_SetConfig+0x2b0>
 800911a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800911e:	d81b      	bhi.n	8009158 <UART_SetConfig+0x2b8>
 8009120:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009124:	d00c      	beq.n	8009140 <UART_SetConfig+0x2a0>
 8009126:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800912a:	d815      	bhi.n	8009158 <UART_SetConfig+0x2b8>
 800912c:	2b00      	cmp	r3, #0
 800912e:	d003      	beq.n	8009138 <UART_SetConfig+0x298>
 8009130:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009134:	d008      	beq.n	8009148 <UART_SetConfig+0x2a8>
 8009136:	e00f      	b.n	8009158 <UART_SetConfig+0x2b8>
 8009138:	2300      	movs	r3, #0
 800913a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800913e:	e022      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009140:	2302      	movs	r3, #2
 8009142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009146:	e01e      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009148:	2304      	movs	r3, #4
 800914a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800914e:	e01a      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009150:	2308      	movs	r3, #8
 8009152:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009156:	e016      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009158:	2310      	movs	r3, #16
 800915a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800915e:	e012      	b.n	8009186 <UART_SetConfig+0x2e6>
 8009160:	efff69f3 	.word	0xefff69f3
 8009164:	40008000 	.word	0x40008000
 8009168:	40013800 	.word	0x40013800
 800916c:	40021000 	.word	0x40021000
 8009170:	40004400 	.word	0x40004400
 8009174:	40004800 	.word	0x40004800
 8009178:	40004c00 	.word	0x40004c00
 800917c:	40005000 	.word	0x40005000
 8009180:	2310      	movs	r3, #16
 8009182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a9f      	ldr	r2, [pc, #636]	@ (8009408 <UART_SetConfig+0x568>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d17a      	bne.n	8009286 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009190:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009194:	2b08      	cmp	r3, #8
 8009196:	d824      	bhi.n	80091e2 <UART_SetConfig+0x342>
 8009198:	a201      	add	r2, pc, #4	@ (adr r2, 80091a0 <UART_SetConfig+0x300>)
 800919a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919e:	bf00      	nop
 80091a0:	080091c5 	.word	0x080091c5
 80091a4:	080091e3 	.word	0x080091e3
 80091a8:	080091cd 	.word	0x080091cd
 80091ac:	080091e3 	.word	0x080091e3
 80091b0:	080091d3 	.word	0x080091d3
 80091b4:	080091e3 	.word	0x080091e3
 80091b8:	080091e3 	.word	0x080091e3
 80091bc:	080091e3 	.word	0x080091e3
 80091c0:	080091db 	.word	0x080091db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091c4:	f7fd fdfa 	bl	8006dbc <HAL_RCC_GetPCLK1Freq>
 80091c8:	61f8      	str	r0, [r7, #28]
        break;
 80091ca:	e010      	b.n	80091ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80091cc:	4b8f      	ldr	r3, [pc, #572]	@ (800940c <UART_SetConfig+0x56c>)
 80091ce:	61fb      	str	r3, [r7, #28]
        break;
 80091d0:	e00d      	b.n	80091ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80091d2:	f7fd fd5b 	bl	8006c8c <HAL_RCC_GetSysClockFreq>
 80091d6:	61f8      	str	r0, [r7, #28]
        break;
 80091d8:	e009      	b.n	80091ee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80091da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091de:	61fb      	str	r3, [r7, #28]
        break;
 80091e0:	e005      	b.n	80091ee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80091e2:	2300      	movs	r3, #0
 80091e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80091e6:	2301      	movs	r3, #1
 80091e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80091ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80091ee:	69fb      	ldr	r3, [r7, #28]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f000 80fb 	beq.w	80093ec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	685a      	ldr	r2, [r3, #4]
 80091fa:	4613      	mov	r3, r2
 80091fc:	005b      	lsls	r3, r3, #1
 80091fe:	4413      	add	r3, r2
 8009200:	69fa      	ldr	r2, [r7, #28]
 8009202:	429a      	cmp	r2, r3
 8009204:	d305      	bcc.n	8009212 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800920c:	69fa      	ldr	r2, [r7, #28]
 800920e:	429a      	cmp	r2, r3
 8009210:	d903      	bls.n	800921a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009212:	2301      	movs	r3, #1
 8009214:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009218:	e0e8      	b.n	80093ec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800921a:	69fb      	ldr	r3, [r7, #28]
 800921c:	2200      	movs	r2, #0
 800921e:	461c      	mov	r4, r3
 8009220:	4615      	mov	r5, r2
 8009222:	f04f 0200 	mov.w	r2, #0
 8009226:	f04f 0300 	mov.w	r3, #0
 800922a:	022b      	lsls	r3, r5, #8
 800922c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009230:	0222      	lsls	r2, r4, #8
 8009232:	68f9      	ldr	r1, [r7, #12]
 8009234:	6849      	ldr	r1, [r1, #4]
 8009236:	0849      	lsrs	r1, r1, #1
 8009238:	2000      	movs	r0, #0
 800923a:	4688      	mov	r8, r1
 800923c:	4681      	mov	r9, r0
 800923e:	eb12 0a08 	adds.w	sl, r2, r8
 8009242:	eb43 0b09 	adc.w	fp, r3, r9
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	603b      	str	r3, [r7, #0]
 800924e:	607a      	str	r2, [r7, #4]
 8009250:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009254:	4650      	mov	r0, sl
 8009256:	4659      	mov	r1, fp
 8009258:	f7f7 fcf6 	bl	8000c48 <__aeabi_uldivmod>
 800925c:	4602      	mov	r2, r0
 800925e:	460b      	mov	r3, r1
 8009260:	4613      	mov	r3, r2
 8009262:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800926a:	d308      	bcc.n	800927e <UART_SetConfig+0x3de>
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009272:	d204      	bcs.n	800927e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	69ba      	ldr	r2, [r7, #24]
 800927a:	60da      	str	r2, [r3, #12]
 800927c:	e0b6      	b.n	80093ec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800927e:	2301      	movs	r3, #1
 8009280:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009284:	e0b2      	b.n	80093ec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	69db      	ldr	r3, [r3, #28]
 800928a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800928e:	d15e      	bne.n	800934e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009290:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009294:	2b08      	cmp	r3, #8
 8009296:	d828      	bhi.n	80092ea <UART_SetConfig+0x44a>
 8009298:	a201      	add	r2, pc, #4	@ (adr r2, 80092a0 <UART_SetConfig+0x400>)
 800929a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800929e:	bf00      	nop
 80092a0:	080092c5 	.word	0x080092c5
 80092a4:	080092cd 	.word	0x080092cd
 80092a8:	080092d5 	.word	0x080092d5
 80092ac:	080092eb 	.word	0x080092eb
 80092b0:	080092db 	.word	0x080092db
 80092b4:	080092eb 	.word	0x080092eb
 80092b8:	080092eb 	.word	0x080092eb
 80092bc:	080092eb 	.word	0x080092eb
 80092c0:	080092e3 	.word	0x080092e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80092c4:	f7fd fd7a 	bl	8006dbc <HAL_RCC_GetPCLK1Freq>
 80092c8:	61f8      	str	r0, [r7, #28]
        break;
 80092ca:	e014      	b.n	80092f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80092cc:	f7fd fd8c 	bl	8006de8 <HAL_RCC_GetPCLK2Freq>
 80092d0:	61f8      	str	r0, [r7, #28]
        break;
 80092d2:	e010      	b.n	80092f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80092d4:	4b4d      	ldr	r3, [pc, #308]	@ (800940c <UART_SetConfig+0x56c>)
 80092d6:	61fb      	str	r3, [r7, #28]
        break;
 80092d8:	e00d      	b.n	80092f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092da:	f7fd fcd7 	bl	8006c8c <HAL_RCC_GetSysClockFreq>
 80092de:	61f8      	str	r0, [r7, #28]
        break;
 80092e0:	e009      	b.n	80092f6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092e6:	61fb      	str	r3, [r7, #28]
        break;
 80092e8:	e005      	b.n	80092f6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80092ea:	2300      	movs	r3, #0
 80092ec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80092ee:	2301      	movs	r3, #1
 80092f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80092f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d077      	beq.n	80093ec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	005a      	lsls	r2, r3, #1
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	685b      	ldr	r3, [r3, #4]
 8009304:	085b      	lsrs	r3, r3, #1
 8009306:	441a      	add	r2, r3
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009310:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	2b0f      	cmp	r3, #15
 8009316:	d916      	bls.n	8009346 <UART_SetConfig+0x4a6>
 8009318:	69bb      	ldr	r3, [r7, #24]
 800931a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800931e:	d212      	bcs.n	8009346 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	b29b      	uxth	r3, r3
 8009324:	f023 030f 	bic.w	r3, r3, #15
 8009328:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	085b      	lsrs	r3, r3, #1
 800932e:	b29b      	uxth	r3, r3
 8009330:	f003 0307 	and.w	r3, r3, #7
 8009334:	b29a      	uxth	r2, r3
 8009336:	8afb      	ldrh	r3, [r7, #22]
 8009338:	4313      	orrs	r3, r2
 800933a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	8afa      	ldrh	r2, [r7, #22]
 8009342:	60da      	str	r2, [r3, #12]
 8009344:	e052      	b.n	80093ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009346:	2301      	movs	r3, #1
 8009348:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800934c:	e04e      	b.n	80093ec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800934e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009352:	2b08      	cmp	r3, #8
 8009354:	d827      	bhi.n	80093a6 <UART_SetConfig+0x506>
 8009356:	a201      	add	r2, pc, #4	@ (adr r2, 800935c <UART_SetConfig+0x4bc>)
 8009358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800935c:	08009381 	.word	0x08009381
 8009360:	08009389 	.word	0x08009389
 8009364:	08009391 	.word	0x08009391
 8009368:	080093a7 	.word	0x080093a7
 800936c:	08009397 	.word	0x08009397
 8009370:	080093a7 	.word	0x080093a7
 8009374:	080093a7 	.word	0x080093a7
 8009378:	080093a7 	.word	0x080093a7
 800937c:	0800939f 	.word	0x0800939f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009380:	f7fd fd1c 	bl	8006dbc <HAL_RCC_GetPCLK1Freq>
 8009384:	61f8      	str	r0, [r7, #28]
        break;
 8009386:	e014      	b.n	80093b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009388:	f7fd fd2e 	bl	8006de8 <HAL_RCC_GetPCLK2Freq>
 800938c:	61f8      	str	r0, [r7, #28]
        break;
 800938e:	e010      	b.n	80093b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009390:	4b1e      	ldr	r3, [pc, #120]	@ (800940c <UART_SetConfig+0x56c>)
 8009392:	61fb      	str	r3, [r7, #28]
        break;
 8009394:	e00d      	b.n	80093b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009396:	f7fd fc79 	bl	8006c8c <HAL_RCC_GetSysClockFreq>
 800939a:	61f8      	str	r0, [r7, #28]
        break;
 800939c:	e009      	b.n	80093b2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800939e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093a2:	61fb      	str	r3, [r7, #28]
        break;
 80093a4:	e005      	b.n	80093b2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80093a6:	2300      	movs	r3, #0
 80093a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80093aa:	2301      	movs	r3, #1
 80093ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80093b0:	bf00      	nop
    }

    if (pclk != 0U)
 80093b2:	69fb      	ldr	r3, [r7, #28]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d019      	beq.n	80093ec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	085a      	lsrs	r2, r3, #1
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	441a      	add	r2, r3
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80093ca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	2b0f      	cmp	r3, #15
 80093d0:	d909      	bls.n	80093e6 <UART_SetConfig+0x546>
 80093d2:	69bb      	ldr	r3, [r7, #24]
 80093d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093d8:	d205      	bcs.n	80093e6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80093da:	69bb      	ldr	r3, [r7, #24]
 80093dc:	b29a      	uxth	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	60da      	str	r2, [r3, #12]
 80093e4:	e002      	b.n	80093ec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80093e6:	2301      	movs	r3, #1
 80093e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2200      	movs	r2, #0
 80093f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2200      	movs	r2, #0
 80093f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80093f8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80093fc:	4618      	mov	r0, r3
 80093fe:	3728      	adds	r7, #40	@ 0x28
 8009400:	46bd      	mov	sp, r7
 8009402:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009406:	bf00      	nop
 8009408:	40008000 	.word	0x40008000
 800940c:	00f42400 	.word	0x00f42400

08009410 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800941c:	f003 0308 	and.w	r3, r3, #8
 8009420:	2b00      	cmp	r3, #0
 8009422:	d00a      	beq.n	800943a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	430a      	orrs	r2, r1
 8009438:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800943e:	f003 0301 	and.w	r3, r3, #1
 8009442:	2b00      	cmp	r3, #0
 8009444:	d00a      	beq.n	800945c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	430a      	orrs	r2, r1
 800945a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009460:	f003 0302 	and.w	r3, r3, #2
 8009464:	2b00      	cmp	r3, #0
 8009466:	d00a      	beq.n	800947e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	430a      	orrs	r2, r1
 800947c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009482:	f003 0304 	and.w	r3, r3, #4
 8009486:	2b00      	cmp	r3, #0
 8009488:	d00a      	beq.n	80094a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	430a      	orrs	r2, r1
 800949e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094a4:	f003 0310 	and.w	r3, r3, #16
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d00a      	beq.n	80094c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	430a      	orrs	r2, r1
 80094c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094c6:	f003 0320 	and.w	r3, r3, #32
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00a      	beq.n	80094e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	430a      	orrs	r2, r1
 80094e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d01a      	beq.n	8009526 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	430a      	orrs	r2, r1
 8009504:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800950a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800950e:	d10a      	bne.n	8009526 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	430a      	orrs	r2, r1
 8009524:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800952a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800952e:	2b00      	cmp	r3, #0
 8009530:	d00a      	beq.n	8009548 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685b      	ldr	r3, [r3, #4]
 8009538:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	430a      	orrs	r2, r1
 8009546:	605a      	str	r2, [r3, #4]
  }
}
 8009548:	bf00      	nop
 800954a:	370c      	adds	r7, #12
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b098      	sub	sp, #96	@ 0x60
 8009558:	af02      	add	r7, sp, #8
 800955a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009564:	f7fb fd22 	bl	8004fac <HAL_GetTick>
 8009568:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f003 0308 	and.w	r3, r3, #8
 8009574:	2b08      	cmp	r3, #8
 8009576:	d12e      	bne.n	80095d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009578:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800957c:	9300      	str	r3, [sp, #0]
 800957e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009580:	2200      	movs	r2, #0
 8009582:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f88c 	bl	80096a4 <UART_WaitOnFlagUntilTimeout>
 800958c:	4603      	mov	r3, r0
 800958e:	2b00      	cmp	r3, #0
 8009590:	d021      	beq.n	80095d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009598:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959a:	e853 3f00 	ldrex	r3, [r3]
 800959e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80095a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	461a      	mov	r2, r3
 80095ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80095b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80095b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80095b8:	e841 2300 	strex	r3, r2, [r1]
 80095bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80095be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1e6      	bne.n	8009592 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2220      	movs	r2, #32
 80095c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	e062      	b.n	800969c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f003 0304 	and.w	r3, r3, #4
 80095e0:	2b04      	cmp	r3, #4
 80095e2:	d149      	bne.n	8009678 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80095e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095ec:	2200      	movs	r2, #0
 80095ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 f856 	bl	80096a4 <UART_WaitOnFlagUntilTimeout>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d03c      	beq.n	8009678 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	e853 3f00 	ldrex	r3, [r3]
 800960a:	623b      	str	r3, [r7, #32]
   return(result);
 800960c:	6a3b      	ldr	r3, [r7, #32]
 800960e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	461a      	mov	r2, r3
 800961a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800961c:	633b      	str	r3, [r7, #48]	@ 0x30
 800961e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009624:	e841 2300 	strex	r3, r2, [r1]
 8009628:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800962a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1e6      	bne.n	80095fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	3308      	adds	r3, #8
 8009636:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	e853 3f00 	ldrex	r3, [r3]
 800963e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 0301 	bic.w	r3, r3, #1
 8009646:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	3308      	adds	r3, #8
 800964e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009650:	61fa      	str	r2, [r7, #28]
 8009652:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009654:	69b9      	ldr	r1, [r7, #24]
 8009656:	69fa      	ldr	r2, [r7, #28]
 8009658:	e841 2300 	strex	r3, r2, [r1]
 800965c:	617b      	str	r3, [r7, #20]
   return(result);
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d1e5      	bne.n	8009630 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2220      	movs	r2, #32
 8009668:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2200      	movs	r2, #0
 8009670:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009674:	2303      	movs	r3, #3
 8009676:	e011      	b.n	800969c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2220      	movs	r2, #32
 800967c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2220      	movs	r2, #32
 8009682:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2200      	movs	r2, #0
 800968a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3758      	adds	r7, #88	@ 0x58
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	603b      	str	r3, [r7, #0]
 80096b0:	4613      	mov	r3, r2
 80096b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096b4:	e04f      	b.n	8009756 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096bc:	d04b      	beq.n	8009756 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096be:	f7fb fc75 	bl	8004fac <HAL_GetTick>
 80096c2:	4602      	mov	r2, r0
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	1ad3      	subs	r3, r2, r3
 80096c8:	69ba      	ldr	r2, [r7, #24]
 80096ca:	429a      	cmp	r2, r3
 80096cc:	d302      	bcc.n	80096d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d101      	bne.n	80096d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80096d4:	2303      	movs	r3, #3
 80096d6:	e04e      	b.n	8009776 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f003 0304 	and.w	r3, r3, #4
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d037      	beq.n	8009756 <UART_WaitOnFlagUntilTimeout+0xb2>
 80096e6:	68bb      	ldr	r3, [r7, #8]
 80096e8:	2b80      	cmp	r3, #128	@ 0x80
 80096ea:	d034      	beq.n	8009756 <UART_WaitOnFlagUntilTimeout+0xb2>
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	2b40      	cmp	r3, #64	@ 0x40
 80096f0:	d031      	beq.n	8009756 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	69db      	ldr	r3, [r3, #28]
 80096f8:	f003 0308 	and.w	r3, r3, #8
 80096fc:	2b08      	cmp	r3, #8
 80096fe:	d110      	bne.n	8009722 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2208      	movs	r2, #8
 8009706:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009708:	68f8      	ldr	r0, [r7, #12]
 800970a:	f000 f838 	bl	800977e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	2208      	movs	r2, #8
 8009712:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2200      	movs	r2, #0
 800971a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	e029      	b.n	8009776 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	69db      	ldr	r3, [r3, #28]
 8009728:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800972c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009730:	d111      	bne.n	8009756 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800973a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800973c:	68f8      	ldr	r0, [r7, #12]
 800973e:	f000 f81e 	bl	800977e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2220      	movs	r2, #32
 8009746:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009752:	2303      	movs	r3, #3
 8009754:	e00f      	b.n	8009776 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	69da      	ldr	r2, [r3, #28]
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	4013      	ands	r3, r2
 8009760:	68ba      	ldr	r2, [r7, #8]
 8009762:	429a      	cmp	r2, r3
 8009764:	bf0c      	ite	eq
 8009766:	2301      	moveq	r3, #1
 8009768:	2300      	movne	r3, #0
 800976a:	b2db      	uxtb	r3, r3
 800976c:	461a      	mov	r2, r3
 800976e:	79fb      	ldrb	r3, [r7, #7]
 8009770:	429a      	cmp	r2, r3
 8009772:	d0a0      	beq.n	80096b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009774:	2300      	movs	r3, #0
}
 8009776:	4618      	mov	r0, r3
 8009778:	3710      	adds	r7, #16
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800977e:	b480      	push	{r7}
 8009780:	b095      	sub	sp, #84	@ 0x54
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800978e:	e853 3f00 	ldrex	r3, [r3]
 8009792:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009796:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800979a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	461a      	mov	r2, r3
 80097a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80097a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097ac:	e841 2300 	strex	r3, r2, [r1]
 80097b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1e6      	bne.n	8009786 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	3308      	adds	r3, #8
 80097be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c0:	6a3b      	ldr	r3, [r7, #32]
 80097c2:	e853 3f00 	ldrex	r3, [r3]
 80097c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	f023 0301 	bic.w	r3, r3, #1
 80097ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	3308      	adds	r3, #8
 80097d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097e0:	e841 2300 	strex	r3, r2, [r1]
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d1e5      	bne.n	80097b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d118      	bne.n	8009826 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	e853 3f00 	ldrex	r3, [r3]
 8009800:	60bb      	str	r3, [r7, #8]
   return(result);
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	f023 0310 	bic.w	r3, r3, #16
 8009808:	647b      	str	r3, [r7, #68]	@ 0x44
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	461a      	mov	r2, r3
 8009810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009812:	61bb      	str	r3, [r7, #24]
 8009814:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009816:	6979      	ldr	r1, [r7, #20]
 8009818:	69ba      	ldr	r2, [r7, #24]
 800981a:	e841 2300 	strex	r3, r2, [r1]
 800981e:	613b      	str	r3, [r7, #16]
   return(result);
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	2b00      	cmp	r3, #0
 8009824:	d1e6      	bne.n	80097f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	2220      	movs	r2, #32
 800982a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2200      	movs	r2, #0
 8009832:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800983a:	bf00      	nop
 800983c:	3754      	adds	r7, #84	@ 0x54
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr

08009846 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009846:	b084      	sub	sp, #16
 8009848:	b580      	push	{r7, lr}
 800984a:	b084      	sub	sp, #16
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
 8009850:	f107 001c 	add.w	r0, r7, #28
 8009854:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	68db      	ldr	r3, [r3, #12]
 800985c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 fa69 	bl	8009d3c <USB_CoreReset>
 800986a:	4603      	mov	r3, r0
 800986c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800986e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009872:	2b00      	cmp	r3, #0
 8009874:	d106      	bne.n	8009884 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800987a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	639a      	str	r2, [r3, #56]	@ 0x38
 8009882:	e005      	b.n	8009890 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009888:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8009890:	7bfb      	ldrb	r3, [r7, #15]
}
 8009892:	4618      	mov	r0, r3
 8009894:	3710      	adds	r7, #16
 8009896:	46bd      	mov	sp, r7
 8009898:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800989c:	b004      	add	sp, #16
 800989e:	4770      	bx	lr

080098a0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b083      	sub	sp, #12
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	f023 0201 	bic.w	r2, r3, #1
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80098b4:	2300      	movs	r3, #0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	370c      	adds	r7, #12
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr

080098c2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b084      	sub	sp, #16
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	6078      	str	r0, [r7, #4]
 80098ca:	460b      	mov	r3, r1
 80098cc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80098ce:	2300      	movs	r3, #0
 80098d0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	68db      	ldr	r3, [r3, #12]
 80098d6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80098de:	78fb      	ldrb	r3, [r7, #3]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d115      	bne.n	8009910 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80098f0:	200a      	movs	r0, #10
 80098f2:	f7fb fb67 	bl	8004fc4 <HAL_Delay>
      ms += 10U;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	330a      	adds	r3, #10
 80098fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 fa0f 	bl	8009d20 <USB_GetMode>
 8009902:	4603      	mov	r3, r0
 8009904:	2b01      	cmp	r3, #1
 8009906:	d01e      	beq.n	8009946 <USB_SetCurrentMode+0x84>
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	2bc7      	cmp	r3, #199	@ 0xc7
 800990c:	d9f0      	bls.n	80098f0 <USB_SetCurrentMode+0x2e>
 800990e:	e01a      	b.n	8009946 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009910:	78fb      	ldrb	r3, [r7, #3]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d115      	bne.n	8009942 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009922:	200a      	movs	r0, #10
 8009924:	f7fb fb4e 	bl	8004fc4 <HAL_Delay>
      ms += 10U;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	330a      	adds	r3, #10
 800992c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 f9f6 	bl	8009d20 <USB_GetMode>
 8009934:	4603      	mov	r3, r0
 8009936:	2b00      	cmp	r3, #0
 8009938:	d005      	beq.n	8009946 <USB_SetCurrentMode+0x84>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	2bc7      	cmp	r3, #199	@ 0xc7
 800993e:	d9f0      	bls.n	8009922 <USB_SetCurrentMode+0x60>
 8009940:	e001      	b.n	8009946 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e005      	b.n	8009952 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2bc8      	cmp	r3, #200	@ 0xc8
 800994a:	d101      	bne.n	8009950 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800994c:	2301      	movs	r3, #1
 800994e:	e000      	b.n	8009952 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009950:	2300      	movs	r3, #0
}
 8009952:	4618      	mov	r0, r3
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}
	...

0800995c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800995c:	b084      	sub	sp, #16
 800995e:	b580      	push	{r7, lr}
 8009960:	b086      	sub	sp, #24
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800996a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800996e:	2300      	movs	r3, #0
 8009970:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009976:	2300      	movs	r3, #0
 8009978:	613b      	str	r3, [r7, #16]
 800997a:	e009      	b.n	8009990 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	3340      	adds	r3, #64	@ 0x40
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4413      	add	r3, r2
 8009986:	2200      	movs	r2, #0
 8009988:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	3301      	adds	r3, #1
 800998e:	613b      	str	r3, [r7, #16]
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	2b0e      	cmp	r3, #14
 8009994:	d9f2      	bls.n	800997c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009996:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800999a:	2b00      	cmp	r3, #0
 800999c:	d11c      	bne.n	80099d8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099a4:	685b      	ldr	r3, [r3, #4]
 80099a6:	68fa      	ldr	r2, [r7, #12]
 80099a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80099ac:	f043 0302 	orr.w	r3, r3, #2
 80099b0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	601a      	str	r2, [r3, #0]
 80099d6:	e005      	b.n	80099e4 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099dc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80099ea:	461a      	mov	r2, r3
 80099ec:	2300      	movs	r3, #0
 80099ee:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80099f0:	2103      	movs	r1, #3
 80099f2:	6878      	ldr	r0, [r7, #4]
 80099f4:	f000 f95a 	bl	8009cac <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80099f8:	2110      	movs	r1, #16
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 f8f6 	bl	8009bec <USB_FlushTxFifo>
 8009a00:	4603      	mov	r3, r0
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d001      	beq.n	8009a0a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f920 	bl	8009c50 <USB_FlushRxFifo>
 8009a10:	4603      	mov	r3, r0
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d001      	beq.n	8009a1a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a20:	461a      	mov	r2, r3
 8009a22:	2300      	movs	r3, #0
 8009a24:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a2c:	461a      	mov	r2, r3
 8009a2e:	2300      	movs	r3, #0
 8009a30:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a38:	461a      	mov	r2, r3
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009a3e:	2300      	movs	r3, #0
 8009a40:	613b      	str	r3, [r7, #16]
 8009a42:	e043      	b.n	8009acc <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	015a      	lsls	r2, r3, #5
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	4413      	add	r3, r2
 8009a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a5a:	d118      	bne.n	8009a8e <USB_DevInit+0x132>
    {
      if (i == 0U)
 8009a5c:	693b      	ldr	r3, [r7, #16]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d10a      	bne.n	8009a78 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009a62:	693b      	ldr	r3, [r7, #16]
 8009a64:	015a      	lsls	r2, r3, #5
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	4413      	add	r3, r2
 8009a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a6e:	461a      	mov	r2, r3
 8009a70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009a74:	6013      	str	r3, [r2, #0]
 8009a76:	e013      	b.n	8009aa0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009a78:	693b      	ldr	r3, [r7, #16]
 8009a7a:	015a      	lsls	r2, r3, #5
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	4413      	add	r3, r2
 8009a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a84:	461a      	mov	r2, r3
 8009a86:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009a8a:	6013      	str	r3, [r2, #0]
 8009a8c:	e008      	b.n	8009aa0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	015a      	lsls	r2, r3, #5
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	4413      	add	r3, r2
 8009a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a9a:	461a      	mov	r2, r3
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	015a      	lsls	r2, r3, #5
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aac:	461a      	mov	r2, r3
 8009aae:	2300      	movs	r3, #0
 8009ab0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	015a      	lsls	r2, r3, #5
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	4413      	add	r3, r2
 8009aba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009abe:	461a      	mov	r2, r3
 8009ac0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009ac4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	3301      	adds	r3, #1
 8009aca:	613b      	str	r3, [r7, #16]
 8009acc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	4293      	cmp	r3, r2
 8009ad6:	d3b5      	bcc.n	8009a44 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	613b      	str	r3, [r7, #16]
 8009adc:	e043      	b.n	8009b66 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	015a      	lsls	r2, r3, #5
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009af0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009af4:	d118      	bne.n	8009b28 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d10a      	bne.n	8009b12 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	015a      	lsls	r2, r3, #5
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	4413      	add	r3, r2
 8009b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b08:	461a      	mov	r2, r3
 8009b0a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009b0e:	6013      	str	r3, [r2, #0]
 8009b10:	e013      	b.n	8009b3a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	015a      	lsls	r2, r3, #5
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	4413      	add	r3, r2
 8009b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b1e:	461a      	mov	r2, r3
 8009b20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009b24:	6013      	str	r3, [r2, #0]
 8009b26:	e008      	b.n	8009b3a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	015a      	lsls	r2, r3, #5
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	4413      	add	r3, r2
 8009b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b34:	461a      	mov	r2, r3
 8009b36:	2300      	movs	r3, #0
 8009b38:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	015a      	lsls	r2, r3, #5
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b46:	461a      	mov	r2, r3
 8009b48:	2300      	movs	r3, #0
 8009b4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	015a      	lsls	r2, r3, #5
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	4413      	add	r3, r2
 8009b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b58:	461a      	mov	r2, r3
 8009b5a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009b5e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	3301      	adds	r3, #1
 8009b64:	613b      	str	r3, [r7, #16]
 8009b66:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d3b5      	bcc.n	8009ade <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b78:	691b      	ldr	r3, [r3, #16]
 8009b7a:	68fa      	ldr	r2, [r7, #12]
 8009b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009b80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009b84:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009b92:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	699b      	ldr	r3, [r3, #24]
 8009b98:	f043 0210 	orr.w	r2, r3, #16
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	699a      	ldr	r2, [r3, #24]
 8009ba4:	4b10      	ldr	r3, [pc, #64]	@ (8009be8 <USB_DevInit+0x28c>)
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009bac:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d005      	beq.n	8009bc0 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	699b      	ldr	r3, [r3, #24]
 8009bb8:	f043 0208 	orr.w	r2, r3, #8
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009bc0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	d107      	bne.n	8009bd8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	699b      	ldr	r3, [r3, #24]
 8009bcc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009bd0:	f043 0304 	orr.w	r3, r3, #4
 8009bd4:	687a      	ldr	r2, [r7, #4]
 8009bd6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3718      	adds	r7, #24
 8009bde:	46bd      	mov	sp, r7
 8009be0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009be4:	b004      	add	sp, #16
 8009be6:	4770      	bx	lr
 8009be8:	803c3800 	.word	0x803c3800

08009bec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	3301      	adds	r3, #1
 8009bfe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009c06:	d901      	bls.n	8009c0c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009c08:	2303      	movs	r3, #3
 8009c0a:	e01b      	b.n	8009c44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	691b      	ldr	r3, [r3, #16]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	daf2      	bge.n	8009bfa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009c14:	2300      	movs	r3, #0
 8009c16:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	019b      	lsls	r3, r3, #6
 8009c1c:	f043 0220 	orr.w	r2, r3, #32
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	3301      	adds	r3, #1
 8009c28:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009c30:	d901      	bls.n	8009c36 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009c32:	2303      	movs	r3, #3
 8009c34:	e006      	b.n	8009c44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	691b      	ldr	r3, [r3, #16]
 8009c3a:	f003 0320 	and.w	r3, r3, #32
 8009c3e:	2b20      	cmp	r3, #32
 8009c40:	d0f0      	beq.n	8009c24 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009c42:	2300      	movs	r3, #0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3714      	adds	r7, #20
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009c50:	b480      	push	{r7}
 8009c52:	b085      	sub	sp, #20
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009c58:	2300      	movs	r3, #0
 8009c5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	3301      	adds	r3, #1
 8009c60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009c68:	d901      	bls.n	8009c6e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009c6a:	2303      	movs	r3, #3
 8009c6c:	e018      	b.n	8009ca0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	daf2      	bge.n	8009c5c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009c76:	2300      	movs	r3, #0
 8009c78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2210      	movs	r2, #16
 8009c7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	3301      	adds	r3, #1
 8009c84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009c8c:	d901      	bls.n	8009c92 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009c8e:	2303      	movs	r3, #3
 8009c90:	e006      	b.n	8009ca0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	691b      	ldr	r3, [r3, #16]
 8009c96:	f003 0310 	and.w	r3, r3, #16
 8009c9a:	2b10      	cmp	r3, #16
 8009c9c:	d0f0      	beq.n	8009c80 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3714      	adds	r7, #20
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	78fb      	ldrb	r3, [r7, #3]
 8009cc6:	68f9      	ldr	r1, [r7, #12]
 8009cc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3714      	adds	r7, #20
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr

08009cde <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009cde:	b480      	push	{r7}
 8009ce0:	b085      	sub	sp, #20
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009cf8:	f023 0303 	bic.w	r3, r3, #3
 8009cfc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	68fa      	ldr	r2, [r7, #12]
 8009d08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009d0c:	f043 0302 	orr.w	r3, r3, #2
 8009d10:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d12:	2300      	movs	r3, #0
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3714      	adds	r7, #20
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	695b      	ldr	r3, [r3, #20]
 8009d2c:	f003 0301 	and.w	r3, r3, #1
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr

08009d3c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009d3c:	b480      	push	{r7}
 8009d3e:	b085      	sub	sp, #20
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d44:	2300      	movs	r3, #0
 8009d46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d54:	d901      	bls.n	8009d5a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e022      	b.n	8009da0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	691b      	ldr	r3, [r3, #16]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	daf2      	bge.n	8009d48 <USB_CoreReset+0xc>

  count = 10U;
 8009d62:	230a      	movs	r3, #10
 8009d64:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009d66:	e002      	b.n	8009d6e <USB_CoreReset+0x32>
  {
    count--;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d1f9      	bne.n	8009d68 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	691b      	ldr	r3, [r3, #16]
 8009d78:	f043 0201 	orr.w	r2, r3, #1
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3301      	adds	r3, #1
 8009d84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d8c:	d901      	bls.n	8009d92 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009d8e:	2303      	movs	r3, #3
 8009d90:	e006      	b.n	8009da0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	691b      	ldr	r3, [r3, #16]
 8009d96:	f003 0301 	and.w	r3, r3, #1
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d0f0      	beq.n	8009d80 <USB_CoreReset+0x44>

  return HAL_OK;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3714      	adds	r7, #20
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b08c      	sub	sp, #48	@ 0x30
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	603b      	str	r3, [r7, #0]
 8009db4:	4603      	mov	r3, r0
 8009db6:	71fb      	strb	r3, [r7, #7]
 8009db8:	460b      	mov	r3, r1
 8009dba:	71bb      	strb	r3, [r7, #6]
 8009dbc:	4613      	mov	r3, r2
 8009dbe:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8009dc0:	79fb      	ldrb	r3, [r7, #7]
 8009dc2:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 8009dc4:	79bb      	ldrb	r3, [r7, #6]
 8009dc6:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 8009dc8:	797b      	ldrb	r3, [r7, #5]
 8009dca:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009dcc:	f107 030c 	add.w	r3, r7, #12
 8009dd0:	2207      	movs	r2, #7
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f002 f853 	bl	800be80 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009dda:	f107 0318 	add.w	r3, r7, #24
 8009dde:	2218      	movs	r2, #24
 8009de0:	2100      	movs	r1, #0
 8009de2:	4618      	mov	r0, r3
 8009de4:	f002 f84c 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009de8:	233f      	movs	r3, #63	@ 0x3f
 8009dea:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 8009dec:	238a      	movs	r3, #138	@ 0x8a
 8009dee:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 8009df0:	f107 0314 	add.w	r3, r7, #20
 8009df4:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 8009df6:	2303      	movs	r3, #3
 8009df8:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 8009dfa:	f107 030c 	add.w	r3, r7, #12
 8009dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8009e00:	2307      	movs	r3, #7
 8009e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009e04:	f107 0318 	add.w	r3, r7, #24
 8009e08:	2100      	movs	r1, #0
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f000 fea2 	bl	800ab54 <hci_send_req>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	da01      	bge.n	8009e1a <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8009e16:	23ff      	movs	r3, #255	@ 0xff
 8009e18:	e014      	b.n	8009e44 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 8009e1a:	7b3b      	ldrb	r3, [r7, #12]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d001      	beq.n	8009e24 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8009e20:	7b3b      	ldrb	r3, [r7, #12]
 8009e22:	e00f      	b.n	8009e44 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8009e24:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8009e28:	b29a      	uxth	r2, r3
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8009e2e:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8009e32:	b29a      	uxth	r2, r3
 8009e34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e36:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8009e38:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8009e3c:	b29a      	uxth	r2, r3
 8009e3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e40:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8009e42:	2300      	movs	r3, #0
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3730      	adds	r7, #48	@ 0x30
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}

08009e4c <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b08e      	sub	sp, #56	@ 0x38
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	60b9      	str	r1, [r7, #8]
 8009e54:	607a      	str	r2, [r7, #4]
 8009e56:	603b      	str	r3, [r7, #0]
 8009e58:	4603      	mov	r3, r0
 8009e5a:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8009e5c:	7bfb      	ldrb	r3, [r7, #15]
 8009e5e:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009e60:	f107 0314 	add.w	r3, r7, #20
 8009e64:	2207      	movs	r2, #7
 8009e66:	2100      	movs	r1, #0
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f002 f809 	bl	800be80 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009e6e:	f107 0320 	add.w	r3, r7, #32
 8009e72:	2218      	movs	r2, #24
 8009e74:	2100      	movs	r1, #0
 8009e76:	4618      	mov	r0, r3
 8009e78:	f002 f802 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009e7c:	233f      	movs	r3, #63	@ 0x3f
 8009e7e:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8009e80:	238a      	movs	r3, #138	@ 0x8a
 8009e82:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8009e84:	f107 031c 	add.w	r3, r7, #28
 8009e88:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 8009e8a:	2301      	movs	r3, #1
 8009e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8009e8e:	f107 0314 	add.w	r3, r7, #20
 8009e92:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8009e94:	2307      	movs	r3, #7
 8009e96:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009e98:	f107 0320 	add.w	r3, r7, #32
 8009e9c:	2100      	movs	r1, #0
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	f000 fe58 	bl	800ab54 <hci_send_req>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	da01      	bge.n	8009eae <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8009eaa:	23ff      	movs	r3, #255	@ 0xff
 8009eac:	e014      	b.n	8009ed8 <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8009eae:	7d3b      	ldrb	r3, [r7, #20]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d001      	beq.n	8009eb8 <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8009eb4:	7d3b      	ldrb	r3, [r7, #20]
 8009eb6:	e00f      	b.n	8009ed8 <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8009eb8:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8009ebc:	b29a      	uxth	r2, r3
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8009ec2:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8009ec6:	b29a      	uxth	r2, r3
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8009ecc:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8009ed0:	b29a      	uxth	r2, r3
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8009ed6:	2300      	movs	r3, #0
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3738      	adds	r7, #56	@ 0x38
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}

08009ee0 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8009ee0:	b590      	push	{r4, r7, lr}
 8009ee2:	b095      	sub	sp, #84	@ 0x54
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	4604      	mov	r4, r0
 8009ee8:	4608      	mov	r0, r1
 8009eea:	4611      	mov	r1, r2
 8009eec:	461a      	mov	r2, r3
 8009eee:	4623      	mov	r3, r4
 8009ef0:	71fb      	strb	r3, [r7, #7]
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	80bb      	strh	r3, [r7, #4]
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	807b      	strh	r3, [r7, #2]
 8009efa:	4613      	mov	r3, r2
 8009efc:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8009efe:	2300      	movs	r3, #0
 8009f00:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 8009f04:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8009f08:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8009f0c:	4413      	add	r3, r2
 8009f0e:	330e      	adds	r3, #14
 8009f10:	2b28      	cmp	r3, #40	@ 0x28
 8009f12:	d901      	bls.n	8009f18 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8009f14:	2342      	movs	r3, #66	@ 0x42
 8009f16:	e0c9      	b.n	800a0ac <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 8009f18:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f1c:	3350      	adds	r3, #80	@ 0x50
 8009f1e:	443b      	add	r3, r7
 8009f20:	79fa      	ldrb	r2, [r7, #7]
 8009f22:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009f26:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8009f30:	88bb      	ldrh	r3, [r7, #4]
 8009f32:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8009f34:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f38:	f107 0208 	add.w	r2, r7, #8
 8009f3c:	4413      	add	r3, r2
 8009f3e:	88ba      	ldrh	r2, [r7, #4]
 8009f40:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8009f42:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f46:	3302      	adds	r3, #2
 8009f48:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8009f4c:	887b      	ldrh	r3, [r7, #2]
 8009f4e:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8009f50:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f54:	f107 0208 	add.w	r2, r7, #8
 8009f58:	4413      	add	r3, r2
 8009f5a:	887a      	ldrh	r2, [r7, #2]
 8009f5c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8009f5e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f62:	3302      	adds	r3, #2
 8009f64:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 8009f68:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f6c:	3350      	adds	r3, #80	@ 0x50
 8009f6e:	443b      	add	r3, r7
 8009f70:	79ba      	ldrb	r2, [r7, #6]
 8009f72:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009f76:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8009f80:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f84:	3350      	adds	r3, #80	@ 0x50
 8009f86:	443b      	add	r3, r7
 8009f88:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8009f8c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009f90:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f94:	3301      	adds	r3, #1
 8009f96:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 8009f9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009f9e:	3350      	adds	r3, #80	@ 0x50
 8009fa0:	443b      	add	r3, r7
 8009fa2:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8009fa6:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009faa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009fae:	3301      	adds	r3, #1
 8009fb0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8009fb4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009fb8:	f107 0208 	add.w	r2, r7, #8
 8009fbc:	4413      	add	r3, r2
 8009fbe:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8009fc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	f001 ffda 	bl	800bf7e <memcpy>
  indx +=  LocalNameLen;
 8009fca:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009fce:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8009fd2:	4413      	add	r3, r2
 8009fd4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8009fd8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009fdc:	3350      	adds	r3, #80	@ 0x50
 8009fde:	443b      	add	r3, r7
 8009fe0:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8009fe4:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8009fe8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009fec:	3301      	adds	r3, #1
 8009fee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8009ff2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009ff6:	f107 0208 	add.w	r2, r7, #8
 8009ffa:	4413      	add	r3, r2
 8009ffc:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 800a000:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800a002:	4618      	mov	r0, r3
 800a004:	f001 ffbb 	bl	800bf7e <memcpy>
  indx +=  ServiceUUIDLen;  
 800a008:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800a00c:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 800a010:	4413      	add	r3, r2
 800a012:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800a016:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800a01a:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 800a01e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a022:	f107 0208 	add.w	r2, r7, #8
 800a026:	4413      	add	r3, r2
 800a028:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 800a02c:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 800a02e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a032:	3302      	adds	r3, #2
 800a034:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 800a038:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800a03c:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 800a040:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a044:	f107 0208 	add.w	r2, r7, #8
 800a048:	4413      	add	r3, r2
 800a04a:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 800a04e:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 800a050:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a054:	3302      	adds	r3, #2
 800a056:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a05a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800a05e:	2218      	movs	r2, #24
 800a060:	2100      	movs	r1, #0
 800a062:	4618      	mov	r0, r3
 800a064:	f001 ff0c 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a068:	233f      	movs	r3, #63	@ 0x3f
 800a06a:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 800a06c:	2383      	movs	r3, #131	@ 0x83
 800a06e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 800a070:	f107 0308 	add.w	r3, r7, #8
 800a074:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 800a076:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800a07a:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 800a07c:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 800a080:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 800a082:	2301      	movs	r3, #1
 800a084:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 800a086:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800a08a:	2100      	movs	r1, #0
 800a08c:	4618      	mov	r0, r3
 800a08e:	f000 fd61 	bl	800ab54 <hci_send_req>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	da01      	bge.n	800a09c <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 800a098:	23ff      	movs	r3, #255	@ 0xff
 800a09a:	e007      	b.n	800a0ac <aci_gap_set_discoverable+0x1cc>

  if (status) {
 800a09c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d002      	beq.n	800a0aa <aci_gap_set_discoverable+0x1ca>
    return status;
 800a0a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a0a8:	e000      	b.n	800a0ac <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 800a0aa:	2300      	movs	r3, #0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3754      	adds	r7, #84	@ 0x54
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	bd90      	pop	{r4, r7, pc}

0800a0b4 <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 800a0b4:	b590      	push	{r4, r7, lr}
 800a0b6:	b091      	sub	sp, #68	@ 0x44
 800a0b8:	af00      	add	r7, sp, #0
 800a0ba:	603a      	str	r2, [r7, #0]
 800a0bc:	461a      	mov	r2, r3
 800a0be:	4603      	mov	r3, r0
 800a0c0:	71fb      	strb	r3, [r7, #7]
 800a0c2:	460b      	mov	r3, r1
 800a0c4:	71bb      	strb	r3, [r7, #6]
 800a0c6:	4613      	mov	r3, r2
 800a0c8:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 800a0ca:	79fb      	ldrb	r3, [r7, #7]
 800a0cc:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 800a0ce:	79bb      	ldrb	r3, [r7, #6]
 800a0d0:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 800a0d2:	79bb      	ldrb	r3, [r7, #6]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d00a      	beq.n	800a0ee <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 800a0d8:	683a      	ldr	r2, [r7, #0]
 800a0da:	f107 030e 	add.w	r3, r7, #14
 800a0de:	6814      	ldr	r4, [r2, #0]
 800a0e0:	6850      	ldr	r0, [r2, #4]
 800a0e2:	6891      	ldr	r1, [r2, #8]
 800a0e4:	68d2      	ldr	r2, [r2, #12]
 800a0e6:	601c      	str	r4, [r3, #0]
 800a0e8:	6058      	str	r0, [r3, #4]
 800a0ea:	6099      	str	r1, [r3, #8]
 800a0ec:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 800a0ee:	797b      	ldrb	r3, [r7, #5]
 800a0f0:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 800a0f2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800a0f6:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 800a0f8:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800a0fc:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 800a100:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a102:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 800a106:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800a10a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a10e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a112:	2218      	movs	r2, #24
 800a114:	2100      	movs	r1, #0
 800a116:	4618      	mov	r0, r3
 800a118:	f001 feb2 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a11c:	233f      	movs	r3, #63	@ 0x3f
 800a11e:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 800a120:	2386      	movs	r3, #134	@ 0x86
 800a122:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 800a124:	f107 030c 	add.w	r3, r7, #12
 800a128:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 800a12a:	231a      	movs	r3, #26
 800a12c:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 800a12e:	f107 030b 	add.w	r3, r7, #11
 800a132:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 800a134:	2301      	movs	r3, #1
 800a136:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 800a138:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a13c:	2100      	movs	r1, #0
 800a13e:	4618      	mov	r0, r3
 800a140:	f000 fd08 	bl	800ab54 <hci_send_req>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	da01      	bge.n	800a14e <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 800a14a:	23ff      	movs	r3, #255	@ 0xff
 800a14c:	e005      	b.n	800a15a <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 800a14e:	7afb      	ldrb	r3, [r7, #11]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d001      	beq.n	800a158 <aci_gap_set_auth_requirement+0xa4>
    return status;
 800a154:	7afb      	ldrb	r3, [r7, #11]
 800a156:	e000      	b.n	800a15a <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 800a158:	2300      	movs	r3, #0
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3744      	adds	r7, #68	@ 0x44
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd90      	pop	{r4, r7, pc}

0800a162 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 800a162:	b580      	push	{r7, lr}
 800a164:	b092      	sub	sp, #72	@ 0x48
 800a166:	af00      	add	r7, sp, #0
 800a168:	4603      	mov	r3, r0
 800a16a:	6039      	str	r1, [r7, #0]
 800a16c:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 800a16e:	2300      	movs	r3, #0
 800a170:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 800a174:	79fb      	ldrb	r3, [r7, #7]
 800a176:	2b1f      	cmp	r3, #31
 800a178:	d901      	bls.n	800a17e <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 800a17a:	2342      	movs	r3, #66	@ 0x42
 800a17c:	e03e      	b.n	800a1fc <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 800a17e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a182:	3348      	adds	r3, #72	@ 0x48
 800a184:	443b      	add	r3, r7
 800a186:	79fa      	ldrb	r2, [r7, #7]
 800a188:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 800a18c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a190:	3301      	adds	r3, #1
 800a192:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 800a196:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a19a:	f107 0208 	add.w	r2, r7, #8
 800a19e:	4413      	add	r3, r2
 800a1a0:	79fa      	ldrb	r2, [r7, #7]
 800a1a2:	6839      	ldr	r1, [r7, #0]
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	f001 feea 	bl	800bf7e <memcpy>
  indx +=  AdvLen;
 800a1aa:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800a1ae:	79fb      	ldrb	r3, [r7, #7]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a1b6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a1ba:	2218      	movs	r2, #24
 800a1bc:	2100      	movs	r1, #0
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f001 fe5e 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a1c4:	233f      	movs	r3, #63	@ 0x3f
 800a1c6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 800a1c8:	238e      	movs	r3, #142	@ 0x8e
 800a1ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800a1cc:	f107 0308 	add.w	r3, r7, #8
 800a1d0:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800a1d2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a1d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 800a1d8:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800a1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 800a1e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a1e6:	2100      	movs	r1, #0
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	f000 fcb3 	bl	800ab54 <hci_send_req>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	da01      	bge.n	800a1f8 <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 800a1f4:	23ff      	movs	r3, #255	@ 0xff
 800a1f6:	e001      	b.n	800a1fc <aci_gap_update_adv_data+0x9a>
    
  return status;
 800a1f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	3748      	adds	r7, #72	@ 0x48
 800a200:	46bd      	mov	sp, r7
 800a202:	bd80      	pop	{r7, pc}

0800a204 <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b088      	sub	sp, #32
 800a208:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a20a:	f107 0308 	add.w	r3, r7, #8
 800a20e:	2218      	movs	r2, #24
 800a210:	2100      	movs	r1, #0
 800a212:	4618      	mov	r0, r3
 800a214:	f001 fe34 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a218:	233f      	movs	r3, #63	@ 0x3f
 800a21a:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 800a21c:	f240 1301 	movw	r3, #257	@ 0x101
 800a220:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a222:	1dfb      	adds	r3, r7, #7
 800a224:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a226:	2301      	movs	r3, #1
 800a228:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 800a22a:	f107 0308 	add.w	r3, r7, #8
 800a22e:	2100      	movs	r1, #0
 800a230:	4618      	mov	r0, r3
 800a232:	f000 fc8f 	bl	800ab54 <hci_send_req>
 800a236:	4603      	mov	r3, r0
 800a238:	2b00      	cmp	r3, #0
 800a23a:	da01      	bge.n	800a240 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 800a23c:	23ff      	movs	r3, #255	@ 0xff
 800a23e:	e000      	b.n	800a242 <aci_gatt_init+0x3e>

  return status;
 800a240:	79fb      	ldrb	r3, [r7, #7]
}
 800a242:	4618      	mov	r0, r3
 800a244:	3720      	adds	r7, #32
 800a246:	46bd      	mov	sp, r7
 800a248:	bd80      	pop	{r7, pc}

0800a24a <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 800a24a:	b580      	push	{r7, lr}
 800a24c:	b090      	sub	sp, #64	@ 0x40
 800a24e:	af00      	add	r7, sp, #0
 800a250:	6039      	str	r1, [r7, #0]
 800a252:	4611      	mov	r1, r2
 800a254:	461a      	mov	r2, r3
 800a256:	4603      	mov	r3, r0
 800a258:	71fb      	strb	r3, [r7, #7]
 800a25a:	460b      	mov	r3, r1
 800a25c:	71bb      	strb	r3, [r7, #6]
 800a25e:	4613      	mov	r3, r2
 800a260:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800a262:	2300      	movs	r3, #0
 800a264:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 800a268:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a26c:	3340      	adds	r3, #64	@ 0x40
 800a26e:	443b      	add	r3, r7
 800a270:	79fa      	ldrb	r2, [r7, #7]
 800a272:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800a276:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a27a:	3301      	adds	r3, #1
 800a27c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 800a280:	79fb      	ldrb	r3, [r7, #7]
 800a282:	2b01      	cmp	r3, #1
 800a284:	d103      	bne.n	800a28e <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 800a286:	2302      	movs	r3, #2
 800a288:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a28c:	e002      	b.n	800a294 <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 800a28e:	2310      	movs	r3, #16
 800a290:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 800a294:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a298:	f107 020c 	add.w	r2, r7, #12
 800a29c:	4413      	add	r3, r2
 800a29e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800a2a2:	6839      	ldr	r1, [r7, #0]
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f001 fe6a 	bl	800bf7e <memcpy>
  indx +=  uuid_len;
 800a2aa:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800a2ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a2b2:	4413      	add	r3, r2
 800a2b4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 800a2b8:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a2bc:	3340      	adds	r3, #64	@ 0x40
 800a2be:	443b      	add	r3, r7
 800a2c0:	79ba      	ldrb	r2, [r7, #6]
 800a2c2:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800a2c6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a2ca:	3301      	adds	r3, #1
 800a2cc:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 800a2d0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a2d4:	3340      	adds	r3, #64	@ 0x40
 800a2d6:	443b      	add	r3, r7
 800a2d8:	797a      	ldrb	r2, [r7, #5]
 800a2da:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800a2de:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a2e8:	f107 0320 	add.w	r3, r7, #32
 800a2ec:	2203      	movs	r2, #3
 800a2ee:	2100      	movs	r1, #0
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	f001 fdc5 	bl	800be80 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a2f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a2fa:	2218      	movs	r2, #24
 800a2fc:	2100      	movs	r1, #0
 800a2fe:	4618      	mov	r0, r3
 800a300:	f001 fdbe 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a304:	233f      	movs	r3, #63	@ 0x3f
 800a306:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 800a308:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800a30c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 800a30e:	f107 030c 	add.w	r3, r7, #12
 800a312:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 800a314:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a318:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 800a31a:	f107 0320 	add.w	r3, r7, #32
 800a31e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800a320:	2303      	movs	r3, #3
 800a322:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 800a324:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a328:	2100      	movs	r1, #0
 800a32a:	4618      	mov	r0, r3
 800a32c:	f000 fc12 	bl	800ab54 <hci_send_req>
 800a330:	4603      	mov	r3, r0
 800a332:	2b00      	cmp	r3, #0
 800a334:	da01      	bge.n	800a33a <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 800a336:	23ff      	movs	r3, #255	@ 0xff
 800a338:	e00c      	b.n	800a354 <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 800a33a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d002      	beq.n	800a348 <aci_gatt_add_serv+0xfe>
    return resp.status;
 800a342:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a346:	e005      	b.n	800a354 <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 800a348:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 800a34c:	b29a      	uxth	r2, r3
 800a34e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a350:	801a      	strh	r2, [r3, #0]

  return 0;
 800a352:	2300      	movs	r3, #0
}
 800a354:	4618      	mov	r0, r3
 800a356:	3740      	adds	r7, #64	@ 0x40
 800a358:	46bd      	mov	sp, r7
 800a35a:	bd80      	pop	{r7, pc}

0800a35c <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 800a35c:	b580      	push	{r7, lr}
 800a35e:	b092      	sub	sp, #72	@ 0x48
 800a360:	af00      	add	r7, sp, #0
 800a362:	603a      	str	r2, [r7, #0]
 800a364:	461a      	mov	r2, r3
 800a366:	4603      	mov	r3, r0
 800a368:	80fb      	strh	r3, [r7, #6]
 800a36a:	460b      	mov	r3, r1
 800a36c:	717b      	strb	r3, [r7, #5]
 800a36e:	4613      	mov	r3, r2
 800a370:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800a372:	2300      	movs	r3, #0
 800a374:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 800a378:	88fb      	ldrh	r3, [r7, #6]
 800a37a:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 800a37c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a380:	f107 020c 	add.w	r2, r7, #12
 800a384:	4413      	add	r3, r2
 800a386:	88fa      	ldrh	r2, [r7, #6]
 800a388:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800a38a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a38e:	3302      	adds	r3, #2
 800a390:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 800a394:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a398:	3348      	adds	r3, #72	@ 0x48
 800a39a:	443b      	add	r3, r7
 800a39c:	797a      	ldrb	r2, [r7, #5]
 800a39e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a3a2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a3a6:	3301      	adds	r3, #1
 800a3a8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 800a3ac:	797b      	ldrb	r3, [r7, #5]
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d103      	bne.n	800a3ba <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 800a3b2:	2302      	movs	r3, #2
 800a3b4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800a3b8:	e002      	b.n	800a3c0 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 800a3ba:	2310      	movs	r3, #16
 800a3bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 800a3c0:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a3c4:	f107 020c 	add.w	r2, r7, #12
 800a3c8:	4413      	add	r3, r2
 800a3ca:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 800a3ce:	6839      	ldr	r1, [r7, #0]
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f001 fdd4 	bl	800bf7e <memcpy>
  indx +=  uuid_len;
 800a3d6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800a3da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a3de:	4413      	add	r3, r2
 800a3e0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 800a3e4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a3e8:	3348      	adds	r3, #72	@ 0x48
 800a3ea:	443b      	add	r3, r7
 800a3ec:	793a      	ldrb	r2, [r7, #4]
 800a3ee:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a3f2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 800a3fc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a400:	3348      	adds	r3, #72	@ 0x48
 800a402:	443b      	add	r3, r7
 800a404:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800a408:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a40c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a410:	3301      	adds	r3, #1
 800a412:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 800a416:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a41a:	3348      	adds	r3, #72	@ 0x48
 800a41c:	443b      	add	r3, r7
 800a41e:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 800a422:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a426:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a42a:	3301      	adds	r3, #1
 800a42c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 800a430:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a434:	3348      	adds	r3, #72	@ 0x48
 800a436:	443b      	add	r3, r7
 800a438:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 800a43c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a440:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a444:	3301      	adds	r3, #1
 800a446:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 800a44a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a44e:	3348      	adds	r3, #72	@ 0x48
 800a450:	443b      	add	r3, r7
 800a452:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800a456:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a45a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a45e:	3301      	adds	r3, #1
 800a460:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800a464:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a468:	3348      	adds	r3, #72	@ 0x48
 800a46a:	443b      	add	r3, r7
 800a46c:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 800a470:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800a474:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a478:	3301      	adds	r3, #1
 800a47a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a47e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a482:	2203      	movs	r2, #3
 800a484:	2100      	movs	r1, #0
 800a486:	4618      	mov	r0, r3
 800a488:	f001 fcfa 	bl	800be80 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a48c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a490:	2218      	movs	r2, #24
 800a492:	2100      	movs	r1, #0
 800a494:	4618      	mov	r0, r3
 800a496:	f001 fcf3 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a49a:	233f      	movs	r3, #63	@ 0x3f
 800a49c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 800a49e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800a4a2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800a4a4:	f107 030c 	add.w	r3, r7, #12
 800a4a8:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 800a4aa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a4ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 800a4b0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a4b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800a4b6:	2303      	movs	r3, #3
 800a4b8:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 800a4ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800a4be:	2100      	movs	r1, #0
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f000 fb47 	bl	800ab54 <hci_send_req>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	da01      	bge.n	800a4d0 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 800a4cc:	23ff      	movs	r3, #255	@ 0xff
 800a4ce:	e00c      	b.n	800a4ea <aci_gatt_add_char+0x18e>

  if (resp.status) {
 800a4d0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d002      	beq.n	800a4de <aci_gatt_add_char+0x182>
    return resp.status;
 800a4d8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a4dc:	e005      	b.n	800a4ea <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 800a4de:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 800a4e2:	b29a      	uxth	r2, r3
 800a4e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a4e6:	801a      	strh	r2, [r3, #0]

  return 0;
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3748      	adds	r7, #72	@ 0x48
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	bd80      	pop	{r7, pc}

0800a4f2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800a4f2:	b590      	push	{r4, r7, lr}
 800a4f4:	b0ab      	sub	sp, #172	@ 0xac
 800a4f6:	af00      	add	r7, sp, #0
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	4608      	mov	r0, r1
 800a4fc:	4611      	mov	r1, r2
 800a4fe:	461a      	mov	r2, r3
 800a500:	4623      	mov	r3, r4
 800a502:	80fb      	strh	r3, [r7, #6]
 800a504:	4603      	mov	r3, r0
 800a506:	80bb      	strh	r3, [r7, #4]
 800a508:	460b      	mov	r3, r1
 800a50a:	70fb      	strb	r3, [r7, #3]
 800a50c:	4613      	mov	r3, r2
 800a50e:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800a510:	2300      	movs	r3, #0
 800a512:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 800a516:	78bb      	ldrb	r3, [r7, #2]
 800a518:	2b7a      	cmp	r3, #122	@ 0x7a
 800a51a:	d901      	bls.n	800a520 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 800a51c:	2342      	movs	r3, #66	@ 0x42
 800a51e:	e074      	b.n	800a60a <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 800a520:	88fb      	ldrh	r3, [r7, #6]
 800a522:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 800a524:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a528:	f107 0208 	add.w	r2, r7, #8
 800a52c:	4413      	add	r3, r2
 800a52e:	88fa      	ldrh	r2, [r7, #6]
 800a530:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800a532:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a536:	3302      	adds	r3, #2
 800a538:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 800a53c:	88bb      	ldrh	r3, [r7, #4]
 800a53e:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800a540:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a544:	f107 0208 	add.w	r2, r7, #8
 800a548:	4413      	add	r3, r2
 800a54a:	88ba      	ldrh	r2, [r7, #4]
 800a54c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800a54e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a552:	3302      	adds	r3, #2
 800a554:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800a558:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a55c:	33a8      	adds	r3, #168	@ 0xa8
 800a55e:	443b      	add	r3, r7
 800a560:	78fa      	ldrb	r2, [r7, #3]
 800a562:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800a566:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a56a:	3301      	adds	r3, #1
 800a56c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 800a570:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a574:	33a8      	adds	r3, #168	@ 0xa8
 800a576:	443b      	add	r3, r7
 800a578:	78ba      	ldrb	r2, [r7, #2]
 800a57a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800a57e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a582:	3301      	adds	r3, #1
 800a584:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800a588:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a58c:	f107 0208 	add.w	r2, r7, #8
 800a590:	4413      	add	r3, r2
 800a592:	78ba      	ldrb	r2, [r7, #2]
 800a594:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800a598:	4618      	mov	r0, r3
 800a59a:	f001 fcf0 	bl	800bf7e <memcpy>
  indx +=  charValueLen;
 800a59e:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800a5a2:	78bb      	ldrb	r3, [r7, #2]
 800a5a4:	4413      	add	r3, r2
 800a5a6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a5aa:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800a5ae:	2218      	movs	r2, #24
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f001 fc64 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a5b8:	233f      	movs	r3, #63	@ 0x3f
 800a5ba:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 800a5be:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800a5c2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800a5c6:	f107 0308 	add.w	r3, r7, #8
 800a5ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 800a5ce:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800a5d2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800a5d6:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 800a5da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 800a5e4:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f000 fab2 	bl	800ab54 <hci_send_req>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	da01      	bge.n	800a5fa <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 800a5f6:	23ff      	movs	r3, #255	@ 0xff
 800a5f8:	e007      	b.n	800a60a <aci_gatt_update_char_value+0x118>

  if (status) {
 800a5fa:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a5fe:	2b00      	cmp	r3, #0
 800a600:	d002      	beq.n	800a608 <aci_gatt_update_char_value+0x116>
    return status;
 800a602:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a606:	e000      	b.n	800a60a <aci_gatt_update_char_value+0x118>
  }

  return 0;
 800a608:	2300      	movs	r3, #0
}
 800a60a:	4618      	mov	r0, r3
 800a60c:	37ac      	adds	r7, #172	@ 0xac
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd90      	pop	{r4, r7, pc}

0800a612 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 800a612:	b580      	push	{r7, lr}
 800a614:	b08a      	sub	sp, #40	@ 0x28
 800a616:	af00      	add	r7, sp, #0
 800a618:	4603      	mov	r3, r0
 800a61a:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 800a61c:	88fb      	ldrh	r3, [r7, #6]
 800a61e:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 800a620:	f107 0310 	add.w	r3, r7, #16
 800a624:	2218      	movs	r2, #24
 800a626:	2100      	movs	r1, #0
 800a628:	4618      	mov	r0, r3
 800a62a:	f001 fc29 	bl	800be80 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 800a62e:	233f      	movs	r3, #63	@ 0x3f
 800a630:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 800a632:	f240 1327 	movw	r3, #295	@ 0x127
 800a636:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 800a638:	f107 030c 	add.w	r3, r7, #12
 800a63c:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 800a63e:	2302      	movs	r3, #2
 800a640:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 800a642:	f107 030b 	add.w	r3, r7, #11
 800a646:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800a648:	2301      	movs	r3, #1
 800a64a:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 800a64c:	f107 0310 	add.w	r3, r7, #16
 800a650:	2100      	movs	r1, #0
 800a652:	4618      	mov	r0, r3
 800a654:	f000 fa7e 	bl	800ab54 <hci_send_req>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	da01      	bge.n	800a662 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 800a65e:	23ff      	movs	r3, #255	@ 0xff
 800a660:	e000      	b.n	800a664 <aci_gatt_allow_read+0x52>

    return status;
 800a662:	7afb      	ldrb	r3, [r7, #11]
}
 800a664:	4618      	mov	r0, r3
 800a666:	3728      	adds	r7, #40	@ 0x28
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b0ac      	sub	sp, #176	@ 0xb0
 800a670:	af00      	add	r7, sp, #0
 800a672:	60ba      	str	r2, [r7, #8]
 800a674:	607b      	str	r3, [r7, #4]
 800a676:	4603      	mov	r3, r0
 800a678:	73fb      	strb	r3, [r7, #15]
 800a67a:	460b      	mov	r3, r1
 800a67c:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 800a67e:	7bfb      	ldrb	r3, [r7, #15]
 800a680:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a684:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800a688:	2218      	movs	r2, #24
 800a68a:	2100      	movs	r1, #0
 800a68c:	4618      	mov	r0, r3
 800a68e:	f001 fbf7 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a692:	233f      	movs	r3, #63	@ 0x3f
 800a694:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800a698:	230d      	movs	r3, #13
 800a69a:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 800a69e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a6a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 800a6ac:	f107 0314 	add.w	r3, r7, #20
 800a6b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800a6b4:	2380      	movs	r3, #128	@ 0x80
 800a6b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a6ba:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800a6be:	2100      	movs	r1, #0
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f000 fa47 	bl	800ab54 <hci_send_req>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	da01      	bge.n	800a6d0 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 800a6cc:	23ff      	movs	r3, #255	@ 0xff
 800a6ce:	e01e      	b.n	800a70e <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 800a6d0:	7d3b      	ldrb	r3, [r7, #20]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d001      	beq.n	800a6da <aci_hal_read_config_data+0x6e>
    return rp.status;
 800a6d6:	7d3b      	ldrb	r3, [r7, #20]
 800a6d8:	e019      	b.n	800a70e <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 800a6da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	3b01      	subs	r3, #1
 800a6e2:	b2da      	uxtb	r2, r3
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 800a6e8:	68bb      	ldr	r3, [r7, #8]
 800a6ea:	781b      	ldrb	r3, [r3, #0]
 800a6ec:	461a      	mov	r2, r3
 800a6ee:	89bb      	ldrh	r3, [r7, #12]
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d201      	bcs.n	800a6f8 <aci_hal_read_config_data+0x8c>
 800a6f4:	89ba      	ldrh	r2, [r7, #12]
 800a6f6:	e002      	b.n	800a6fe <aci_hal_read_config_data+0x92>
 800a6f8:	68bb      	ldr	r3, [r7, #8]
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	f107 0314 	add.w	r3, r7, #20
 800a702:	3301      	adds	r3, #1
 800a704:	4619      	mov	r1, r3
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f001 fc39 	bl	800bf7e <memcpy>
  
  return 0;
 800a70c:	2300      	movs	r3, #0
}
 800a70e:	4618      	mov	r0, r3
 800a710:	37b0      	adds	r7, #176	@ 0xb0
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b08a      	sub	sp, #40	@ 0x28
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	4603      	mov	r3, r0
 800a71e:	460a      	mov	r2, r1
 800a720:	71fb      	strb	r3, [r7, #7]
 800a722:	4613      	mov	r3, r2
 800a724:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 800a726:	79fb      	ldrb	r3, [r7, #7]
 800a728:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 800a72a:	79bb      	ldrb	r3, [r7, #6]
 800a72c:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a72e:	f107 0310 	add.w	r3, r7, #16
 800a732:	2218      	movs	r2, #24
 800a734:	2100      	movs	r1, #0
 800a736:	4618      	mov	r0, r3
 800a738:	f001 fba2 	bl	800be80 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800a73c:	233f      	movs	r3, #63	@ 0x3f
 800a73e:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 800a740:	230f      	movs	r3, #15
 800a742:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800a744:	f107 030c 	add.w	r3, r7, #12
 800a748:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 800a74a:	2302      	movs	r3, #2
 800a74c:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 800a74e:	f107 030b 	add.w	r3, r7, #11
 800a752:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800a754:	2301      	movs	r3, #1
 800a756:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800a758:	f107 0310 	add.w	r3, r7, #16
 800a75c:	2100      	movs	r1, #0
 800a75e:	4618      	mov	r0, r3
 800a760:	f000 f9f8 	bl	800ab54 <hci_send_req>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	da01      	bge.n	800a76e <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 800a76a:	23ff      	movs	r3, #255	@ 0xff
 800a76c:	e000      	b.n	800a770 <aci_hal_set_tx_power_level+0x5a>

  return status;
 800a76e:	7afb      	ldrb	r3, [r7, #11]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3728      	adds	r7, #40	@ 0x28
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800a778:	b590      	push	{r4, r7, lr}
 800a77a:	b089      	sub	sp, #36	@ 0x24
 800a77c:	af02      	add	r7, sp, #8
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 800a782:	f107 0410 	add.w	r4, r7, #16
 800a786:	f107 0215 	add.w	r2, r7, #21
 800a78a:	f107 0112 	add.w	r1, r7, #18
 800a78e:	f107 0016 	add.w	r0, r7, #22
 800a792:	f107 030e 	add.w	r3, r7, #14
 800a796:	9300      	str	r3, [sp, #0]
 800a798:	4623      	mov	r3, r4
 800a79a:	f000 f851 	bl	800a840 <hci_le_read_local_version>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 800a7a2:	7dfb      	ldrb	r3, [r7, #23]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d124      	bne.n	800a7f2 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800a7a8:	8a7b      	ldrh	r3, [r7, #18]
 800a7aa:	0a1b      	lsrs	r3, r3, #8
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	b2da      	uxtb	r2, r3
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800a7b4:	8a7b      	ldrh	r3, [r7, #18]
 800a7b6:	021b      	lsls	r3, r3, #8
 800a7b8:	b29a      	uxth	r2, r3
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 800a7be:	683b      	ldr	r3, [r7, #0]
 800a7c0:	881b      	ldrh	r3, [r3, #0]
 800a7c2:	b21a      	sxth	r2, r3
 800a7c4:	89fb      	ldrh	r3, [r7, #14]
 800a7c6:	b21b      	sxth	r3, r3
 800a7c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a7cc:	b21b      	sxth	r3, r3
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	b21b      	sxth	r3, r3
 800a7d2:	b29a      	uxth	r2, r3
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	881b      	ldrh	r3, [r3, #0]
 800a7dc:	b21a      	sxth	r2, r3
 800a7de:	89fb      	ldrh	r3, [r7, #14]
 800a7e0:	b21b      	sxth	r3, r3
 800a7e2:	f003 030f 	and.w	r3, r3, #15
 800a7e6:	b21b      	sxth	r3, r3
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	b21b      	sxth	r3, r3
 800a7ec:	b29a      	uxth	r2, r3
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	801a      	strh	r2, [r3, #0]
  }
  return status;
 800a7f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	371c      	adds	r7, #28
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bd90      	pop	{r4, r7, pc}

0800a7fc <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b088      	sub	sp, #32
 800a800:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a802:	f107 0308 	add.w	r3, r7, #8
 800a806:	2218      	movs	r2, #24
 800a808:	2100      	movs	r1, #0
 800a80a:	4618      	mov	r0, r3
 800a80c:	f001 fb38 	bl	800be80 <memset>
  rq.ogf = OGF_HOST_CTL;
 800a810:	2303      	movs	r3, #3
 800a812:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 800a814:	2303      	movs	r3, #3
 800a816:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a818:	1dfb      	adds	r3, r7, #7
 800a81a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a81c:	2301      	movs	r3, #1
 800a81e:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a820:	f107 0308 	add.w	r3, r7, #8
 800a824:	2100      	movs	r1, #0
 800a826:	4618      	mov	r0, r3
 800a828:	f000 f994 	bl	800ab54 <hci_send_req>
 800a82c:	4603      	mov	r3, r0
 800a82e:	2b00      	cmp	r3, #0
 800a830:	da01      	bge.n	800a836 <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 800a832:	23ff      	movs	r3, #255	@ 0xff
 800a834:	e000      	b.n	800a838 <hci_reset+0x3c>
  
  return status;  
 800a836:	79fb      	ldrb	r3, [r7, #7]
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3720      	adds	r7, #32
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b08e      	sub	sp, #56	@ 0x38
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	607a      	str	r2, [r7, #4]
 800a84c:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800a84e:	f107 0314 	add.w	r3, r7, #20
 800a852:	2209      	movs	r2, #9
 800a854:	2100      	movs	r1, #0
 800a856:	4618      	mov	r0, r3
 800a858:	f001 fb12 	bl	800be80 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a85c:	f107 0320 	add.w	r3, r7, #32
 800a860:	2218      	movs	r2, #24
 800a862:	2100      	movs	r1, #0
 800a864:	4618      	mov	r0, r3
 800a866:	f001 fb0b 	bl	800be80 <memset>
  rq.ogf = OGF_INFO_PARAM;
 800a86a:	2304      	movs	r3, #4
 800a86c:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 800a86e:	2301      	movs	r3, #1
 800a870:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 800a872:	2300      	movs	r3, #0
 800a874:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800a876:	2300      	movs	r3, #0
 800a878:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 800a87a:	f107 0314 	add.w	r3, r7, #20
 800a87e:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 800a880:	2309      	movs	r3, #9
 800a882:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a884:	f107 0320 	add.w	r3, r7, #32
 800a888:	2100      	movs	r1, #0
 800a88a:	4618      	mov	r0, r3
 800a88c:	f000 f962 	bl	800ab54 <hci_send_req>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	da01      	bge.n	800a89a <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800a896:	23ff      	movs	r3, #255	@ 0xff
 800a898:	e018      	b.n	800a8cc <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 800a89a:	7d3b      	ldrb	r3, [r7, #20]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d001      	beq.n	800a8a4 <hci_le_read_local_version+0x64>
    return resp.status;
 800a8a0:	7d3b      	ldrb	r3, [r7, #20]
 800a8a2:	e013      	b.n	800a8cc <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800a8a4:	7d7a      	ldrb	r2, [r7, #21]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 800a8aa:	8afa      	ldrh	r2, [r7, #22]
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 800a8b0:	7e3a      	ldrb	r2, [r7, #24]
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800a8b6:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 800a8ba:	b29a      	uxth	r2, r3
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 800a8c0:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800a8c4:	b29a      	uxth	r2, r3
 800a8c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a8c8:	801a      	strh	r2, [r3, #0]
  
  return 0;
 800a8ca:	2300      	movs	r3, #0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3738      	adds	r7, #56	@ 0x38
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b092      	sub	sp, #72	@ 0x48
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	4603      	mov	r3, r0
 800a8dc:	6039      	str	r1, [r7, #0]
 800a8de:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 800a8e0:	f107 0310 	add.w	r3, r7, #16
 800a8e4:	2220      	movs	r2, #32
 800a8e6:	2100      	movs	r1, #0
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f001 fac9 	bl	800be80 <memset>
  scan_resp_cp.length = length;
 800a8ee:	79fb      	ldrb	r3, [r7, #7]
 800a8f0:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 800a8f2:	79fb      	ldrb	r3, [r7, #7]
 800a8f4:	2b1f      	cmp	r3, #31
 800a8f6:	bf28      	it	cs
 800a8f8:	231f      	movcs	r3, #31
 800a8fa:	b2db      	uxtb	r3, r3
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	f107 0310 	add.w	r3, r7, #16
 800a902:	3301      	adds	r3, #1
 800a904:	6839      	ldr	r1, [r7, #0]
 800a906:	4618      	mov	r0, r3
 800a908:	f001 fb39 	bl	800bf7e <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800a90c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a910:	2218      	movs	r2, #24
 800a912:	2100      	movs	r1, #0
 800a914:	4618      	mov	r0, r3
 800a916:	f001 fab3 	bl	800be80 <memset>
  rq.ogf = OGF_LE_CTL;
 800a91a:	2308      	movs	r3, #8
 800a91c:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 800a91e:	2309      	movs	r3, #9
 800a920:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 800a922:	f107 0310 	add.w	r3, r7, #16
 800a926:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 800a928:	2320      	movs	r3, #32
 800a92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 800a92c:	f107 030f 	add.w	r3, r7, #15
 800a930:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 800a932:	2301      	movs	r3, #1
 800a934:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 800a936:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a93a:	2100      	movs	r1, #0
 800a93c:	4618      	mov	r0, r3
 800a93e:	f000 f909 	bl	800ab54 <hci_send_req>
 800a942:	4603      	mov	r3, r0
 800a944:	2b00      	cmp	r3, #0
 800a946:	da01      	bge.n	800a94c <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800a948:	23ff      	movs	r3, #255	@ 0xff
 800a94a:	e000      	b.n	800a94e <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 800a94c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3748      	adds	r7, #72	@ 0x48
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}

0800a956 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800a956:	b480      	push	{r7}
 800a958:	b085      	sub	sp, #20
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	3308      	adds	r3, #8
 800a962:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	2b04      	cmp	r3, #4
 800a96a:	d001      	beq.n	800a970 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 800a96c:	2301      	movs	r3, #1
 800a96e:	e00c      	b.n	800a98a <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	3302      	adds	r3, #2
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	461a      	mov	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800a97e:	3b03      	subs	r3, #3
 800a980:	429a      	cmp	r2, r3
 800a982:	d001      	beq.n	800a988 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800a984:	2302      	movs	r3, #2
 800a986:	e000      	b.n	800a98a <verify_packet+0x34>
  
  return 0;      
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a994:	4770      	bx	lr
	...

0800a998 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b0a6      	sub	sp, #152	@ 0x98
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	607b      	str	r3, [r7, #4]
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	81fb      	strh	r3, [r7, #14]
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	81bb      	strh	r3, [r7, #12]
 800a9a8:	4613      	mov	r3, r2
 800a9aa:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 800a9ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a9b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9b4:	b21a      	sxth	r2, r3
 800a9b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a9ba:	029b      	lsls	r3, r3, #10
 800a9bc:	b21b      	sxth	r3, r3
 800a9be:	4313      	orrs	r3, r2
 800a9c0:	b21b      	sxth	r3, r3
 800a9c2:	b29b      	uxth	r3, r3
 800a9c4:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800a9c6:	7afb      	ldrb	r3, [r7, #11]
 800a9c8:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 800a9ce:	f107 0318 	add.w	r3, r7, #24
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	461a      	mov	r2, r3
 800a9d6:	f107 0314 	add.w	r3, r7, #20
 800a9da:	8819      	ldrh	r1, [r3, #0]
 800a9dc:	789b      	ldrb	r3, [r3, #2]
 800a9de:	8011      	strh	r1, [r2, #0]
 800a9e0:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800a9e2:	f107 0318 	add.w	r3, r7, #24
 800a9e6:	3304      	adds	r3, #4
 800a9e8:	7afa      	ldrb	r2, [r7, #11]
 800a9ea:	6879      	ldr	r1, [r7, #4]
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	f001 fac6 	bl	800bf7e <memcpy>
  
  if (hciContext.io.Send)
 800a9f2:	4b09      	ldr	r3, [pc, #36]	@ (800aa18 <send_cmd+0x80>)
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d009      	beq.n	800aa0e <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 800a9fa:	4b07      	ldr	r3, [pc, #28]	@ (800aa18 <send_cmd+0x80>)
 800a9fc:	691b      	ldr	r3, [r3, #16]
 800a9fe:	7afa      	ldrb	r2, [r7, #11]
 800aa00:	b292      	uxth	r2, r2
 800aa02:	3204      	adds	r2, #4
 800aa04:	b291      	uxth	r1, r2
 800aa06:	f107 0218 	add.w	r2, r7, #24
 800aa0a:	4610      	mov	r0, r2
 800aa0c:	4798      	blx	r3
  }
}
 800aa0e:	bf00      	nop
 800aa10:	3798      	adds	r7, #152	@ 0x98
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	20000e54 	.word	0x20000e54

0800aa1c <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b084      	sub	sp, #16
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 800aa26:	e00a      	b.n	800aa3e <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 800aa28:	f107 030c 	add.w	r3, r7, #12
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	6838      	ldr	r0, [r7, #0]
 800aa30:	f000 fae8 	bl	800b004 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	4619      	mov	r1, r3
 800aa38:	6878      	ldr	r0, [r7, #4]
 800aa3a:	f000 fa4f 	bl	800aedc <list_insert_head>
  while (!list_is_empty(src_list))
 800aa3e:	6838      	ldr	r0, [r7, #0]
 800aa40:	f000 fa2a 	bl	800ae98 <list_is_empty>
 800aa44:	4603      	mov	r3, r0
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d0ee      	beq.n	800aa28 <move_list+0xc>
  }
}
 800aa4a:	bf00      	nop
 800aa4c:	bf00      	nop
 800aa4e:	3710      	adds	r7, #16
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800aa5a:	e009      	b.n	800aa70 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800aa5c:	1d3b      	adds	r3, r7, #4
 800aa5e:	4619      	mov	r1, r3
 800aa60:	4809      	ldr	r0, [pc, #36]	@ (800aa88 <free_event_list+0x34>)
 800aa62:	f000 faa8 	bl	800afb6 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	4619      	mov	r1, r3
 800aa6a:	4808      	ldr	r0, [pc, #32]	@ (800aa8c <free_event_list+0x38>)
 800aa6c:	f000 fa5c 	bl	800af28 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800aa70:	4806      	ldr	r0, [pc, #24]	@ (800aa8c <free_event_list+0x38>)
 800aa72:	f000 faee 	bl	800b052 <list_get_size>
 800aa76:	4603      	mov	r3, r0
 800aa78:	2b01      	cmp	r3, #1
 800aa7a:	ddef      	ble.n	800aa5c <free_event_list+0x8>
  }
}
 800aa7c:	bf00      	nop
 800aa7e:	bf00      	nop
 800aa80:	3708      	adds	r7, #8
 800aa82:	46bd      	mov	sp, r7
 800aa84:	bd80      	pop	{r7, pc}
 800aa86:	bf00      	nop
 800aa88:	20000b90 	.word	0x20000b90
 800aa8c:	20000b88 	.word	0x20000b88

0800aa90 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d002      	beq.n	800aaa6 <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 800aaa0:	4a18      	ldr	r2, [pc, #96]	@ (800ab04 <hci_init+0x74>)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800aaa6:	4818      	ldr	r0, [pc, #96]	@ (800ab08 <hci_init+0x78>)
 800aaa8:	f000 f9e6 	bl	800ae78 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 800aaac:	4817      	ldr	r0, [pc, #92]	@ (800ab0c <hci_init+0x7c>)
 800aaae:	f000 f9e3 	bl	800ae78 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 800aab2:	f7f8 fc1f 	bl	80032f4 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800aab6:	2300      	movs	r3, #0
 800aab8:	73fb      	strb	r3, [r7, #15]
 800aaba:	e00c      	b.n	800aad6 <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	228c      	movs	r2, #140	@ 0x8c
 800aac0:	fb02 f303 	mul.w	r3, r2, r3
 800aac4:	4a12      	ldr	r2, [pc, #72]	@ (800ab10 <hci_init+0x80>)
 800aac6:	4413      	add	r3, r2
 800aac8:	4619      	mov	r1, r3
 800aaca:	480f      	ldr	r0, [pc, #60]	@ (800ab08 <hci_init+0x78>)
 800aacc:	f000 fa2c 	bl	800af28 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
 800aad2:	3301      	adds	r3, #1
 800aad4:	73fb      	strb	r3, [r7, #15]
 800aad6:	7bfb      	ldrb	r3, [r7, #15]
 800aad8:	2b04      	cmp	r3, #4
 800aada:	d9ef      	bls.n	800aabc <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 800aadc:	4b09      	ldr	r3, [pc, #36]	@ (800ab04 <hci_init+0x74>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d003      	beq.n	800aaec <hci_init+0x5c>
 800aae4:	4b07      	ldr	r3, [pc, #28]	@ (800ab04 <hci_init+0x74>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	2000      	movs	r0, #0
 800aaea:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800aaec:	4b05      	ldr	r3, [pc, #20]	@ (800ab04 <hci_init+0x74>)
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d002      	beq.n	800aafa <hci_init+0x6a>
 800aaf4:	4b03      	ldr	r3, [pc, #12]	@ (800ab04 <hci_init+0x74>)
 800aaf6:	689b      	ldr	r3, [r3, #8]
 800aaf8:	4798      	blx	r3
}
 800aafa:	bf00      	nop
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	20000e54 	.word	0x20000e54
 800ab08:	20000b88 	.word	0x20000b88
 800ab0c:	20000b90 	.word	0x20000b90
 800ab10:	20000b98 	.word	0x20000b98

0800ab14 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b083      	sub	sp, #12
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a0b      	ldr	r2, [pc, #44]	@ (800ab50 <hci_register_io_bus+0x3c>)
 800ab22:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	68db      	ldr	r3, [r3, #12]
 800ab28:	4a09      	ldr	r2, [pc, #36]	@ (800ab50 <hci_register_io_bus+0x3c>)
 800ab2a:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	691b      	ldr	r3, [r3, #16]
 800ab30:	4a07      	ldr	r2, [pc, #28]	@ (800ab50 <hci_register_io_bus+0x3c>)
 800ab32:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	699b      	ldr	r3, [r3, #24]
 800ab38:	4a05      	ldr	r2, [pc, #20]	@ (800ab50 <hci_register_io_bus+0x3c>)
 800ab3a:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	689b      	ldr	r3, [r3, #8]
 800ab40:	4a03      	ldr	r2, [pc, #12]	@ (800ab50 <hci_register_io_bus+0x3c>)
 800ab42:	6093      	str	r3, [r2, #8]
}
 800ab44:	bf00      	nop
 800ab46:	370c      	adds	r7, #12
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4e:	4770      	bx	lr
 800ab50:	20000e54 	.word	0x20000e54

0800ab54 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b08e      	sub	sp, #56	@ 0x38
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	885b      	ldrh	r3, [r3, #2]
 800ab64:	b21b      	sxth	r3, r3
 800ab66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ab6a:	b21a      	sxth	r2, r3
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	881b      	ldrh	r3, [r3, #0]
 800ab70:	b21b      	sxth	r3, r3
 800ab72:	029b      	lsls	r3, r3, #10
 800ab74:	b21b      	sxth	r3, r3
 800ab76:	4313      	orrs	r3, r2
 800ab78:	b21b      	sxth	r3, r3
 800ab7a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 800ab80:	f107 0308 	add.w	r3, r7, #8
 800ab84:	4618      	mov	r0, r3
 800ab86:	f000 f977 	bl	800ae78 <list_init_head>

  free_event_list();
 800ab8a:	f7ff ff63 	bl	800aa54 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	8818      	ldrh	r0, [r3, #0]
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	8859      	ldrh	r1, [r3, #2]
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	68db      	ldr	r3, [r3, #12]
 800ab9a:	b2da      	uxtb	r2, r3
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	689b      	ldr	r3, [r3, #8]
 800aba0:	f7ff fefa 	bl	800a998 <send_cmd>
  
  if (async)
 800aba4:	78fb      	ldrb	r3, [r7, #3]
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d001      	beq.n	800abae <hci_send_req+0x5a>
  {
    return 0;
 800abaa:	2300      	movs	r3, #0
 800abac:	e0e2      	b.n	800ad74 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 800abae:	f7fa f9fd 	bl	8004fac <HAL_GetTick>
 800abb2:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800abb4:	f7fa f9fa 	bl	8004fac <HAL_GetTick>
 800abb8:	4602      	mov	r2, r0
 800abba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abbc:	1ad3      	subs	r3, r2, r3
 800abbe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800abc2:	f200 80b3 	bhi.w	800ad2c <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800abc6:	486d      	ldr	r0, [pc, #436]	@ (800ad7c <hci_send_req+0x228>)
 800abc8:	f000 f966 	bl	800ae98 <list_is_empty>
 800abcc:	4603      	mov	r3, r0
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d000      	beq.n	800abd4 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 800abd2:	e7ef      	b.n	800abb4 <hci_send_req+0x60>
      {
        break;
 800abd4:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800abd6:	f107 0310 	add.w	r3, r7, #16
 800abda:	4619      	mov	r1, r3
 800abdc:	4867      	ldr	r0, [pc, #412]	@ (800ad7c <hci_send_req+0x228>)
 800abde:	f000 f9ea 	bl	800afb6 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	3308      	adds	r3, #8
 800abe6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 800abe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	2b04      	cmp	r3, #4
 800abee:	d17f      	bne.n	800acf0 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 800abf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abf2:	3301      	adds	r3, #1
 800abf4:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	3308      	adds	r3, #8
 800abfa:	3303      	adds	r3, #3
 800abfc:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800ac04:	3b03      	subs	r3, #3
 800ac06:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 800ac08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac0e:	d04c      	beq.n	800acaa <hci_send_req+0x156>
 800ac10:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac12:	dc68      	bgt.n	800ace6 <hci_send_req+0x192>
 800ac14:	2b10      	cmp	r3, #16
 800ac16:	f000 808b 	beq.w	800ad30 <hci_send_req+0x1dc>
 800ac1a:	2b10      	cmp	r3, #16
 800ac1c:	dc63      	bgt.n	800ace6 <hci_send_req+0x192>
 800ac1e:	2b0e      	cmp	r3, #14
 800ac20:	d023      	beq.n	800ac6a <hci_send_req+0x116>
 800ac22:	2b0f      	cmp	r3, #15
 800ac24:	d15f      	bne.n	800ace6 <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 800ac26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac28:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	885b      	ldrh	r3, [r3, #2]
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ac32:	429a      	cmp	r2, r3
 800ac34:	d17e      	bne.n	800ad34 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	685b      	ldr	r3, [r3, #4]
 800ac3a:	2b0f      	cmp	r3, #15
 800ac3c:	d004      	beq.n	800ac48 <hci_send_req+0xf4>
          if (cs->status) {
 800ac3e:	69bb      	ldr	r3, [r7, #24]
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d051      	beq.n	800acea <hci_send_req+0x196>
            goto failed;
 800ac46:	e078      	b.n	800ad3a <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	695a      	ldr	r2, [r3, #20]
 800ac4c:	6a3b      	ldr	r3, [r7, #32]
 800ac4e:	429a      	cmp	r2, r3
 800ac50:	bf28      	it	cs
 800ac52:	461a      	movcs	r2, r3
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6918      	ldr	r0, [r3, #16]
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	695b      	ldr	r3, [r3, #20]
 800ac60:	461a      	mov	r2, r3
 800ac62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ac64:	f001 f98b 	bl	800bf7e <memcpy>
        goto done;
 800ac68:	e078      	b.n	800ad5c <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800ac6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6c:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800ac74:	b29b      	uxth	r3, r3
 800ac76:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d15d      	bne.n	800ad38 <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 800ac7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7e:	3303      	adds	r3, #3
 800ac80:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 800ac82:	6a3b      	ldr	r3, [r7, #32]
 800ac84:	3b03      	subs	r3, #3
 800ac86:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	695a      	ldr	r2, [r3, #20]
 800ac8c:	6a3b      	ldr	r3, [r7, #32]
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	bf28      	it	cs
 800ac92:	461a      	movcs	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6918      	ldr	r0, [r3, #16]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	695b      	ldr	r3, [r3, #20]
 800aca0:	461a      	mov	r2, r3
 800aca2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800aca4:	f001 f96b 	bl	800bf7e <memcpy>
        goto done;
 800aca8:	e058      	b.n	800ad5c <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800acaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acac:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	461a      	mov	r2, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	685b      	ldr	r3, [r3, #4]
 800acb8:	429a      	cmp	r2, r3
 800acba:	d118      	bne.n	800acee <hci_send_req+0x19a>
          break;
      
        len -= 1;
 800acbc:	6a3b      	ldr	r3, [r7, #32]
 800acbe:	3b01      	subs	r3, #1
 800acc0:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	695a      	ldr	r2, [r3, #20]
 800acc6:	6a3b      	ldr	r3, [r7, #32]
 800acc8:	429a      	cmp	r2, r3
 800acca:	bf28      	it	cs
 800accc:	461a      	movcs	r2, r3
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6918      	ldr	r0, [r3, #16]
 800acd6:	69fb      	ldr	r3, [r7, #28]
 800acd8:	1c59      	adds	r1, r3, #1
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	695b      	ldr	r3, [r3, #20]
 800acde:	461a      	mov	r2, r3
 800ace0:	f001 f94d 	bl	800bf7e <memcpy>
        goto done;
 800ace4:	e03a      	b.n	800ad5c <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 800ace6:	bf00      	nop
 800ace8:	e002      	b.n	800acf0 <hci_send_req+0x19c>
          break;
 800acea:	bf00      	nop
 800acec:	e000      	b.n	800acf0 <hci_send_req+0x19c>
          break;
 800acee:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 800acf0:	4823      	ldr	r0, [pc, #140]	@ (800ad80 <hci_send_req+0x22c>)
 800acf2:	f000 f8d1 	bl	800ae98 <list_is_empty>
 800acf6:	4603      	mov	r3, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d00d      	beq.n	800ad18 <hci_send_req+0x1c4>
 800acfc:	481f      	ldr	r0, [pc, #124]	@ (800ad7c <hci_send_req+0x228>)
 800acfe:	f000 f8cb 	bl	800ae98 <list_is_empty>
 800ad02:	4603      	mov	r3, r0
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d007      	beq.n	800ad18 <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	481c      	ldr	r0, [pc, #112]	@ (800ad80 <hci_send_req+0x22c>)
 800ad0e:	f000 f90b 	bl	800af28 <list_insert_tail>
      hciReadPacket=NULL;
 800ad12:	2300      	movs	r3, #0
 800ad14:	613b      	str	r3, [r7, #16]
 800ad16:	e008      	b.n	800ad2a <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 800ad18:	693a      	ldr	r2, [r7, #16]
 800ad1a:	f107 0308 	add.w	r3, r7, #8
 800ad1e:	4611      	mov	r1, r2
 800ad20:	4618      	mov	r0, r3
 800ad22:	f000 f901 	bl	800af28 <list_insert_tail>
      hciReadPacket=NULL;
 800ad26:	2300      	movs	r3, #0
 800ad28:	613b      	str	r3, [r7, #16]
  {
 800ad2a:	e740      	b.n	800abae <hci_send_req+0x5a>
        goto failed;
 800ad2c:	bf00      	nop
 800ad2e:	e004      	b.n	800ad3a <hci_send_req+0x1e6>
        goto failed;
 800ad30:	bf00      	nop
 800ad32:	e002      	b.n	800ad3a <hci_send_req+0x1e6>
          goto failed;
 800ad34:	bf00      	nop
 800ad36:	e000      	b.n	800ad3a <hci_send_req+0x1e6>
          goto failed;
 800ad38:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d004      	beq.n	800ad4a <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800ad40:	693b      	ldr	r3, [r7, #16]
 800ad42:	4619      	mov	r1, r3
 800ad44:	480e      	ldr	r0, [pc, #56]	@ (800ad80 <hci_send_req+0x22c>)
 800ad46:	f000 f8c9 	bl	800aedc <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800ad4a:	f107 0308 	add.w	r3, r7, #8
 800ad4e:	4619      	mov	r1, r3
 800ad50:	480a      	ldr	r0, [pc, #40]	@ (800ad7c <hci_send_req+0x228>)
 800ad52:	f7ff fe63 	bl	800aa1c <move_list>

  return -1;
 800ad56:	f04f 33ff 	mov.w	r3, #4294967295
 800ad5a:	e00b      	b.n	800ad74 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	4619      	mov	r1, r3
 800ad60:	4807      	ldr	r0, [pc, #28]	@ (800ad80 <hci_send_req+0x22c>)
 800ad62:	f000 f8bb 	bl	800aedc <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800ad66:	f107 0308 	add.w	r3, r7, #8
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	4803      	ldr	r0, [pc, #12]	@ (800ad7c <hci_send_req+0x228>)
 800ad6e:	f7ff fe55 	bl	800aa1c <move_list>

  return 0;
 800ad72:	2300      	movs	r3, #0
}
 800ad74:	4618      	mov	r0, r3
 800ad76:	3738      	adds	r7, #56	@ 0x38
 800ad78:	46bd      	mov	sp, r7
 800ad7a:	bd80      	pop	{r7, pc}
 800ad7c:	20000b90 	.word	0x20000b90
 800ad80:	20000b88 	.word	0x20000b88

0800ad84 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800ad8e:	e013      	b.n	800adb8 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 800ad90:	1d3b      	adds	r3, r7, #4
 800ad92:	4619      	mov	r1, r3
 800ad94:	480e      	ldr	r0, [pc, #56]	@ (800add0 <hci_user_evt_proc+0x4c>)
 800ad96:	f000 f90e 	bl	800afb6 <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800ad9a:	4b0e      	ldr	r3, [pc, #56]	@ (800add4 <hci_user_evt_proc+0x50>)
 800ad9c:	69db      	ldr	r3, [r3, #28]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d005      	beq.n	800adae <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800ada2:	4b0c      	ldr	r3, [pc, #48]	@ (800add4 <hci_user_evt_proc+0x50>)
 800ada4:	69db      	ldr	r3, [r3, #28]
 800ada6:	687a      	ldr	r2, [r7, #4]
 800ada8:	3208      	adds	r2, #8
 800adaa:	4610      	mov	r0, r2
 800adac:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4619      	mov	r1, r3
 800adb2:	4809      	ldr	r0, [pc, #36]	@ (800add8 <hci_user_evt_proc+0x54>)
 800adb4:	f000 f8b8 	bl	800af28 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800adb8:	4805      	ldr	r0, [pc, #20]	@ (800add0 <hci_user_evt_proc+0x4c>)
 800adba:	f000 f86d 	bl	800ae98 <list_is_empty>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d0e5      	beq.n	800ad90 <hci_user_evt_proc+0xc>
  }
}
 800adc4:	bf00      	nop
 800adc6:	bf00      	nop
 800adc8:	3708      	adds	r7, #8
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	20000b90 	.word	0x20000b90
 800add4:	20000e54 	.word	0x20000e54
 800add8:	20000b88 	.word	0x20000b88

0800addc <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b086      	sub	sp, #24
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 800ade4:	2300      	movs	r3, #0
 800ade6:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800ade8:	2300      	movs	r3, #0
 800adea:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800adec:	481f      	ldr	r0, [pc, #124]	@ (800ae6c <hci_notify_asynch_evt+0x90>)
 800adee:	f000 f853 	bl	800ae98 <list_is_empty>
 800adf2:	4603      	mov	r3, r0
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d132      	bne.n	800ae5e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800adf8:	f107 030c 	add.w	r3, r7, #12
 800adfc:	4619      	mov	r1, r3
 800adfe:	481b      	ldr	r0, [pc, #108]	@ (800ae6c <hci_notify_asynch_evt+0x90>)
 800ae00:	f000 f8d9 	bl	800afb6 <list_remove_head>
    
    if (hciContext.io.Receive)
 800ae04:	4b1a      	ldr	r3, [pc, #104]	@ (800ae70 <hci_notify_asynch_evt+0x94>)
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d02a      	beq.n	800ae62 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 800ae0c:	4b18      	ldr	r3, [pc, #96]	@ (800ae70 <hci_notify_asynch_evt+0x94>)
 800ae0e:	68db      	ldr	r3, [r3, #12]
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	3208      	adds	r2, #8
 800ae14:	2180      	movs	r1, #128	@ 0x80
 800ae16:	4610      	mov	r0, r2
 800ae18:	4798      	blx	r3
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 800ae1e:	7cfb      	ldrb	r3, [r7, #19]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d016      	beq.n	800ae52 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	7cfa      	ldrb	r2, [r7, #19]
 800ae28:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7ff fd91 	bl	800a956 <verify_packet>
 800ae34:	4603      	mov	r3, r0
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d105      	bne.n	800ae46 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	4619      	mov	r1, r3
 800ae3e:	480d      	ldr	r0, [pc, #52]	@ (800ae74 <hci_notify_asynch_evt+0x98>)
 800ae40:	f000 f872 	bl	800af28 <list_insert_tail>
 800ae44:	e00d      	b.n	800ae62 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	4619      	mov	r1, r3
 800ae4a:	4808      	ldr	r0, [pc, #32]	@ (800ae6c <hci_notify_asynch_evt+0x90>)
 800ae4c:	f000 f846 	bl	800aedc <list_insert_head>
 800ae50:	e007      	b.n	800ae62 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	4619      	mov	r1, r3
 800ae56:	4805      	ldr	r0, [pc, #20]	@ (800ae6c <hci_notify_asynch_evt+0x90>)
 800ae58:	f000 f840 	bl	800aedc <list_insert_head>
 800ae5c:	e001      	b.n	800ae62 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 800ae5e:	2301      	movs	r3, #1
 800ae60:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800ae62:	697b      	ldr	r3, [r7, #20]

}
 800ae64:	4618      	mov	r0, r3
 800ae66:	3718      	adds	r7, #24
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	20000b88 	.word	0x20000b88
 800ae70:	20000e54 	.word	0x20000e54
 800ae74:	20000b90 	.word	0x20000b90

0800ae78 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	687a      	ldr	r2, [r7, #4]
 800ae84:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	605a      	str	r2, [r3, #4]
}
 800ae8c:	bf00      	nop
 800ae8e:	370c      	adds	r7, #12
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr

0800ae98 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b087      	sub	sp, #28
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aea0:	f3ef 8310 	mrs	r3, PRIMASK
 800aea4:	60fb      	str	r3, [r7, #12]
  return(result);
 800aea6:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800aea8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800aeaa:	b672      	cpsid	i
}
 800aeac:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	687a      	ldr	r2, [r7, #4]
 800aeb4:	429a      	cmp	r2, r3
 800aeb6:	d102      	bne.n	800aebe <list_is_empty+0x26>
  {
    return_value = 1;
 800aeb8:	2301      	movs	r3, #1
 800aeba:	75fb      	strb	r3, [r7, #23]
 800aebc:	e001      	b.n	800aec2 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 800aebe:	2300      	movs	r3, #0
 800aec0:	75fb      	strb	r3, [r7, #23]
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	f383 8810 	msr	PRIMASK, r3
}
 800aecc:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800aece:	7dfb      	ldrb	r3, [r7, #23]
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	371c      	adds	r7, #28
 800aed4:	46bd      	mov	sp, r7
 800aed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeda:	4770      	bx	lr

0800aedc <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800aedc:	b480      	push	{r7}
 800aede:	b087      	sub	sp, #28
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aee6:	f3ef 8310 	mrs	r3, PRIMASK
 800aeea:	60fb      	str	r3, [r7, #12]
  return(result);
 800aeec:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800aeee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aef0:	b672      	cpsid	i
}
 800aef2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681a      	ldr	r2, [r3, #0]
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	687a      	ldr	r2, [r7, #4]
 800af00:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	683a      	ldr	r2, [r7, #0]
 800af06:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	683a      	ldr	r2, [r7, #0]
 800af0e:	605a      	str	r2, [r3, #4]
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	f383 8810 	msr	PRIMASK, r3
}
 800af1a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800af1c:	bf00      	nop
 800af1e:	371c      	adds	r7, #28
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr

0800af28 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af32:	f3ef 8310 	mrs	r3, PRIMASK
 800af36:	60fb      	str	r3, [r7, #12]
  return(result);
 800af38:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800af3a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800af3c:	b672      	cpsid	i
}
 800af3e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	683a      	ldr	r2, [r7, #0]
 800af52:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	685b      	ldr	r3, [r3, #4]
 800af58:	683a      	ldr	r2, [r7, #0]
 800af5a:	601a      	str	r2, [r3, #0]
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800af60:	693b      	ldr	r3, [r7, #16]
 800af62:	f383 8810 	msr	PRIMASK, r3
}
 800af66:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800af68:	bf00      	nop
 800af6a:	371c      	adds	r7, #28
 800af6c:	46bd      	mov	sp, r7
 800af6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af72:	4770      	bx	lr

0800af74 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 800af74:	b480      	push	{r7}
 800af76:	b087      	sub	sp, #28
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800af7c:	f3ef 8310 	mrs	r3, PRIMASK
 800af80:	60fb      	str	r3, [r7, #12]
  return(result);
 800af82:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800af84:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800af86:	b672      	cpsid	i
}
 800af88:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	687a      	ldr	r2, [r7, #4]
 800af90:	6812      	ldr	r2, [r2, #0]
 800af92:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	6852      	ldr	r2, [r2, #4]
 800af9c:	605a      	str	r2, [r3, #4]
 800af9e:	697b      	ldr	r3, [r7, #20]
 800afa0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	f383 8810 	msr	PRIMASK, r3
}
 800afa8:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800afaa:	bf00      	nop
 800afac:	371c      	adds	r7, #28
 800afae:	46bd      	mov	sp, r7
 800afb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb4:	4770      	bx	lr

0800afb6 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	b086      	sub	sp, #24
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
 800afbe:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800afc0:	f3ef 8310 	mrs	r3, PRIMASK
 800afc4:	60fb      	str	r3, [r7, #12]
  return(result);
 800afc6:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800afc8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800afca:	b672      	cpsid	i
}
 800afcc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681a      	ldr	r2, [r3, #0]
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4618      	mov	r0, r3
 800afdc:	f7ff ffca 	bl	800af74 <list_remove_node>
  (*node)->next = NULL;
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	2200      	movs	r2, #0
 800afe6:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	2200      	movs	r2, #0
 800afee:	605a      	str	r2, [r3, #4]
 800aff0:	697b      	ldr	r3, [r7, #20]
 800aff2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	f383 8810 	msr	PRIMASK, r3
}
 800affa:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800affc:	bf00      	nop
 800affe:	3718      	adds	r7, #24
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b086      	sub	sp, #24
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b00e:	f3ef 8310 	mrs	r3, PRIMASK
 800b012:	60fb      	str	r3, [r7, #12]
  return(result);
 800b014:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b016:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b018:	b672      	cpsid	i
}
 800b01a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	685a      	ldr	r2, [r3, #4]
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	4618      	mov	r0, r3
 800b02a:	f7ff ffa3 	bl	800af74 <list_remove_node>
  (*node)->next = NULL;
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2200      	movs	r2, #0
 800b034:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	2200      	movs	r2, #0
 800b03c:	605a      	str	r2, [r3, #4]
 800b03e:	697b      	ldr	r3, [r7, #20]
 800b040:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b042:	693b      	ldr	r3, [r7, #16]
 800b044:	f383 8810 	msr	PRIMASK, r3
}
 800b048:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800b04a:	bf00      	nop
 800b04c:	3718      	adds	r7, #24
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}

0800b052 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 800b052:	b480      	push	{r7}
 800b054:	b089      	sub	sp, #36	@ 0x24
 800b056:	af00      	add	r7, sp, #0
 800b058:	6078      	str	r0, [r7, #4]
  int size = 0;
 800b05a:	2300      	movs	r3, #0
 800b05c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b05e:	f3ef 8310 	mrs	r3, PRIMASK
 800b062:	613b      	str	r3, [r7, #16]
  return(result);
 800b064:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b066:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b068:	b672      	cpsid	i
}
 800b06a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800b072:	e005      	b.n	800b080 <list_get_size+0x2e>
  {
    size++;
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	3301      	adds	r3, #1
 800b078:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800b07a:	69bb      	ldr	r3, [r7, #24]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 800b080:	69ba      	ldr	r2, [r7, #24]
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	429a      	cmp	r2, r3
 800b086:	d1f5      	bne.n	800b074 <list_get_size+0x22>
 800b088:	697b      	ldr	r3, [r7, #20]
 800b08a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	f383 8810 	msr	PRIMASK, r3
}
 800b092:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 800b094:	69fb      	ldr	r3, [r7, #28]
}
 800b096:	4618      	mov	r0, r3
 800b098:	3724      	adds	r7, #36	@ 0x24
 800b09a:	46bd      	mov	sp, r7
 800b09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a0:	4770      	bx	lr
	...

0800b0a4 <srand>:
 800b0a4:	b538      	push	{r3, r4, r5, lr}
 800b0a6:	4b10      	ldr	r3, [pc, #64]	@ (800b0e8 <srand+0x44>)
 800b0a8:	681d      	ldr	r5, [r3, #0]
 800b0aa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800b0ac:	4604      	mov	r4, r0
 800b0ae:	b9b3      	cbnz	r3, 800b0de <srand+0x3a>
 800b0b0:	2018      	movs	r0, #24
 800b0b2:	f001 fe33 	bl	800cd1c <malloc>
 800b0b6:	4602      	mov	r2, r0
 800b0b8:	6328      	str	r0, [r5, #48]	@ 0x30
 800b0ba:	b920      	cbnz	r0, 800b0c6 <srand+0x22>
 800b0bc:	4b0b      	ldr	r3, [pc, #44]	@ (800b0ec <srand+0x48>)
 800b0be:	480c      	ldr	r0, [pc, #48]	@ (800b0f0 <srand+0x4c>)
 800b0c0:	2146      	movs	r1, #70	@ 0x46
 800b0c2:	f000 ff6b 	bl	800bf9c <__assert_func>
 800b0c6:	490b      	ldr	r1, [pc, #44]	@ (800b0f4 <srand+0x50>)
 800b0c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b0f8 <srand+0x54>)
 800b0ca:	e9c0 1300 	strd	r1, r3, [r0]
 800b0ce:	4b0b      	ldr	r3, [pc, #44]	@ (800b0fc <srand+0x58>)
 800b0d0:	6083      	str	r3, [r0, #8]
 800b0d2:	230b      	movs	r3, #11
 800b0d4:	8183      	strh	r3, [r0, #12]
 800b0d6:	2100      	movs	r1, #0
 800b0d8:	2001      	movs	r0, #1
 800b0da:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b0de:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	611c      	str	r4, [r3, #16]
 800b0e4:	615a      	str	r2, [r3, #20]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	20000030 	.word	0x20000030
 800b0ec:	0800e2fc 	.word	0x0800e2fc
 800b0f0:	0800e313 	.word	0x0800e313
 800b0f4:	abcd330e 	.word	0xabcd330e
 800b0f8:	e66d1234 	.word	0xe66d1234
 800b0fc:	0005deec 	.word	0x0005deec

0800b100 <rand>:
 800b100:	4b16      	ldr	r3, [pc, #88]	@ (800b15c <rand+0x5c>)
 800b102:	b510      	push	{r4, lr}
 800b104:	681c      	ldr	r4, [r3, #0]
 800b106:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b108:	b9b3      	cbnz	r3, 800b138 <rand+0x38>
 800b10a:	2018      	movs	r0, #24
 800b10c:	f001 fe06 	bl	800cd1c <malloc>
 800b110:	4602      	mov	r2, r0
 800b112:	6320      	str	r0, [r4, #48]	@ 0x30
 800b114:	b920      	cbnz	r0, 800b120 <rand+0x20>
 800b116:	4b12      	ldr	r3, [pc, #72]	@ (800b160 <rand+0x60>)
 800b118:	4812      	ldr	r0, [pc, #72]	@ (800b164 <rand+0x64>)
 800b11a:	2152      	movs	r1, #82	@ 0x52
 800b11c:	f000 ff3e 	bl	800bf9c <__assert_func>
 800b120:	4911      	ldr	r1, [pc, #68]	@ (800b168 <rand+0x68>)
 800b122:	4b12      	ldr	r3, [pc, #72]	@ (800b16c <rand+0x6c>)
 800b124:	e9c0 1300 	strd	r1, r3, [r0]
 800b128:	4b11      	ldr	r3, [pc, #68]	@ (800b170 <rand+0x70>)
 800b12a:	6083      	str	r3, [r0, #8]
 800b12c:	230b      	movs	r3, #11
 800b12e:	8183      	strh	r3, [r0, #12]
 800b130:	2100      	movs	r1, #0
 800b132:	2001      	movs	r0, #1
 800b134:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b138:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b13a:	480e      	ldr	r0, [pc, #56]	@ (800b174 <rand+0x74>)
 800b13c:	690b      	ldr	r3, [r1, #16]
 800b13e:	694c      	ldr	r4, [r1, #20]
 800b140:	4a0d      	ldr	r2, [pc, #52]	@ (800b178 <rand+0x78>)
 800b142:	4358      	muls	r0, r3
 800b144:	fb02 0004 	mla	r0, r2, r4, r0
 800b148:	fba3 3202 	umull	r3, r2, r3, r2
 800b14c:	3301      	adds	r3, #1
 800b14e:	eb40 0002 	adc.w	r0, r0, r2
 800b152:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b156:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b15a:	bd10      	pop	{r4, pc}
 800b15c:	20000030 	.word	0x20000030
 800b160:	0800e2fc 	.word	0x0800e2fc
 800b164:	0800e313 	.word	0x0800e313
 800b168:	abcd330e 	.word	0xabcd330e
 800b16c:	e66d1234 	.word	0xe66d1234
 800b170:	0005deec 	.word	0x0005deec
 800b174:	5851f42d 	.word	0x5851f42d
 800b178:	4c957f2d 	.word	0x4c957f2d

0800b17c <__cvt>:
 800b17c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b180:	ec57 6b10 	vmov	r6, r7, d0
 800b184:	2f00      	cmp	r7, #0
 800b186:	460c      	mov	r4, r1
 800b188:	4619      	mov	r1, r3
 800b18a:	463b      	mov	r3, r7
 800b18c:	bfbb      	ittet	lt
 800b18e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b192:	461f      	movlt	r7, r3
 800b194:	2300      	movge	r3, #0
 800b196:	232d      	movlt	r3, #45	@ 0x2d
 800b198:	700b      	strb	r3, [r1, #0]
 800b19a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b19c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b1a0:	4691      	mov	r9, r2
 800b1a2:	f023 0820 	bic.w	r8, r3, #32
 800b1a6:	bfbc      	itt	lt
 800b1a8:	4632      	movlt	r2, r6
 800b1aa:	4616      	movlt	r6, r2
 800b1ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b1b0:	d005      	beq.n	800b1be <__cvt+0x42>
 800b1b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b1b6:	d100      	bne.n	800b1ba <__cvt+0x3e>
 800b1b8:	3401      	adds	r4, #1
 800b1ba:	2102      	movs	r1, #2
 800b1bc:	e000      	b.n	800b1c0 <__cvt+0x44>
 800b1be:	2103      	movs	r1, #3
 800b1c0:	ab03      	add	r3, sp, #12
 800b1c2:	9301      	str	r3, [sp, #4]
 800b1c4:	ab02      	add	r3, sp, #8
 800b1c6:	9300      	str	r3, [sp, #0]
 800b1c8:	ec47 6b10 	vmov	d0, r6, r7
 800b1cc:	4653      	mov	r3, sl
 800b1ce:	4622      	mov	r2, r4
 800b1d0:	f000 ff8a 	bl	800c0e8 <_dtoa_r>
 800b1d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b1d8:	4605      	mov	r5, r0
 800b1da:	d119      	bne.n	800b210 <__cvt+0x94>
 800b1dc:	f019 0f01 	tst.w	r9, #1
 800b1e0:	d00e      	beq.n	800b200 <__cvt+0x84>
 800b1e2:	eb00 0904 	add.w	r9, r0, r4
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	4630      	mov	r0, r6
 800b1ec:	4639      	mov	r1, r7
 800b1ee:	f7f5 fc6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1f2:	b108      	cbz	r0, 800b1f8 <__cvt+0x7c>
 800b1f4:	f8cd 900c 	str.w	r9, [sp, #12]
 800b1f8:	2230      	movs	r2, #48	@ 0x30
 800b1fa:	9b03      	ldr	r3, [sp, #12]
 800b1fc:	454b      	cmp	r3, r9
 800b1fe:	d31e      	bcc.n	800b23e <__cvt+0xc2>
 800b200:	9b03      	ldr	r3, [sp, #12]
 800b202:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b204:	1b5b      	subs	r3, r3, r5
 800b206:	4628      	mov	r0, r5
 800b208:	6013      	str	r3, [r2, #0]
 800b20a:	b004      	add	sp, #16
 800b20c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b210:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b214:	eb00 0904 	add.w	r9, r0, r4
 800b218:	d1e5      	bne.n	800b1e6 <__cvt+0x6a>
 800b21a:	7803      	ldrb	r3, [r0, #0]
 800b21c:	2b30      	cmp	r3, #48	@ 0x30
 800b21e:	d10a      	bne.n	800b236 <__cvt+0xba>
 800b220:	2200      	movs	r2, #0
 800b222:	2300      	movs	r3, #0
 800b224:	4630      	mov	r0, r6
 800b226:	4639      	mov	r1, r7
 800b228:	f7f5 fc4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b22c:	b918      	cbnz	r0, 800b236 <__cvt+0xba>
 800b22e:	f1c4 0401 	rsb	r4, r4, #1
 800b232:	f8ca 4000 	str.w	r4, [sl]
 800b236:	f8da 3000 	ldr.w	r3, [sl]
 800b23a:	4499      	add	r9, r3
 800b23c:	e7d3      	b.n	800b1e6 <__cvt+0x6a>
 800b23e:	1c59      	adds	r1, r3, #1
 800b240:	9103      	str	r1, [sp, #12]
 800b242:	701a      	strb	r2, [r3, #0]
 800b244:	e7d9      	b.n	800b1fa <__cvt+0x7e>

0800b246 <__exponent>:
 800b246:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b248:	2900      	cmp	r1, #0
 800b24a:	bfba      	itte	lt
 800b24c:	4249      	neglt	r1, r1
 800b24e:	232d      	movlt	r3, #45	@ 0x2d
 800b250:	232b      	movge	r3, #43	@ 0x2b
 800b252:	2909      	cmp	r1, #9
 800b254:	7002      	strb	r2, [r0, #0]
 800b256:	7043      	strb	r3, [r0, #1]
 800b258:	dd29      	ble.n	800b2ae <__exponent+0x68>
 800b25a:	f10d 0307 	add.w	r3, sp, #7
 800b25e:	461d      	mov	r5, r3
 800b260:	270a      	movs	r7, #10
 800b262:	461a      	mov	r2, r3
 800b264:	fbb1 f6f7 	udiv	r6, r1, r7
 800b268:	fb07 1416 	mls	r4, r7, r6, r1
 800b26c:	3430      	adds	r4, #48	@ 0x30
 800b26e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b272:	460c      	mov	r4, r1
 800b274:	2c63      	cmp	r4, #99	@ 0x63
 800b276:	f103 33ff 	add.w	r3, r3, #4294967295
 800b27a:	4631      	mov	r1, r6
 800b27c:	dcf1      	bgt.n	800b262 <__exponent+0x1c>
 800b27e:	3130      	adds	r1, #48	@ 0x30
 800b280:	1e94      	subs	r4, r2, #2
 800b282:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b286:	1c41      	adds	r1, r0, #1
 800b288:	4623      	mov	r3, r4
 800b28a:	42ab      	cmp	r3, r5
 800b28c:	d30a      	bcc.n	800b2a4 <__exponent+0x5e>
 800b28e:	f10d 0309 	add.w	r3, sp, #9
 800b292:	1a9b      	subs	r3, r3, r2
 800b294:	42ac      	cmp	r4, r5
 800b296:	bf88      	it	hi
 800b298:	2300      	movhi	r3, #0
 800b29a:	3302      	adds	r3, #2
 800b29c:	4403      	add	r3, r0
 800b29e:	1a18      	subs	r0, r3, r0
 800b2a0:	b003      	add	sp, #12
 800b2a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b2a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b2ac:	e7ed      	b.n	800b28a <__exponent+0x44>
 800b2ae:	2330      	movs	r3, #48	@ 0x30
 800b2b0:	3130      	adds	r1, #48	@ 0x30
 800b2b2:	7083      	strb	r3, [r0, #2]
 800b2b4:	70c1      	strb	r1, [r0, #3]
 800b2b6:	1d03      	adds	r3, r0, #4
 800b2b8:	e7f1      	b.n	800b29e <__exponent+0x58>
	...

0800b2bc <_printf_float>:
 800b2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c0:	b08d      	sub	sp, #52	@ 0x34
 800b2c2:	460c      	mov	r4, r1
 800b2c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b2c8:	4616      	mov	r6, r2
 800b2ca:	461f      	mov	r7, r3
 800b2cc:	4605      	mov	r5, r0
 800b2ce:	f000 fddf 	bl	800be90 <_localeconv_r>
 800b2d2:	6803      	ldr	r3, [r0, #0]
 800b2d4:	9304      	str	r3, [sp, #16]
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	f7f4 ffca 	bl	8000270 <strlen>
 800b2dc:	2300      	movs	r3, #0
 800b2de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2e0:	f8d8 3000 	ldr.w	r3, [r8]
 800b2e4:	9005      	str	r0, [sp, #20]
 800b2e6:	3307      	adds	r3, #7
 800b2e8:	f023 0307 	bic.w	r3, r3, #7
 800b2ec:	f103 0208 	add.w	r2, r3, #8
 800b2f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b2f4:	f8d4 b000 	ldr.w	fp, [r4]
 800b2f8:	f8c8 2000 	str.w	r2, [r8]
 800b2fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b300:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b304:	9307      	str	r3, [sp, #28]
 800b306:	f8cd 8018 	str.w	r8, [sp, #24]
 800b30a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b30e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b312:	4b9c      	ldr	r3, [pc, #624]	@ (800b584 <_printf_float+0x2c8>)
 800b314:	f04f 32ff 	mov.w	r2, #4294967295
 800b318:	f7f5 fc08 	bl	8000b2c <__aeabi_dcmpun>
 800b31c:	bb70      	cbnz	r0, 800b37c <_printf_float+0xc0>
 800b31e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b322:	4b98      	ldr	r3, [pc, #608]	@ (800b584 <_printf_float+0x2c8>)
 800b324:	f04f 32ff 	mov.w	r2, #4294967295
 800b328:	f7f5 fbe2 	bl	8000af0 <__aeabi_dcmple>
 800b32c:	bb30      	cbnz	r0, 800b37c <_printf_float+0xc0>
 800b32e:	2200      	movs	r2, #0
 800b330:	2300      	movs	r3, #0
 800b332:	4640      	mov	r0, r8
 800b334:	4649      	mov	r1, r9
 800b336:	f7f5 fbd1 	bl	8000adc <__aeabi_dcmplt>
 800b33a:	b110      	cbz	r0, 800b342 <_printf_float+0x86>
 800b33c:	232d      	movs	r3, #45	@ 0x2d
 800b33e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b342:	4a91      	ldr	r2, [pc, #580]	@ (800b588 <_printf_float+0x2cc>)
 800b344:	4b91      	ldr	r3, [pc, #580]	@ (800b58c <_printf_float+0x2d0>)
 800b346:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b34a:	bf8c      	ite	hi
 800b34c:	4690      	movhi	r8, r2
 800b34e:	4698      	movls	r8, r3
 800b350:	2303      	movs	r3, #3
 800b352:	6123      	str	r3, [r4, #16]
 800b354:	f02b 0304 	bic.w	r3, fp, #4
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	f04f 0900 	mov.w	r9, #0
 800b35e:	9700      	str	r7, [sp, #0]
 800b360:	4633      	mov	r3, r6
 800b362:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b364:	4621      	mov	r1, r4
 800b366:	4628      	mov	r0, r5
 800b368:	f000 f9d2 	bl	800b710 <_printf_common>
 800b36c:	3001      	adds	r0, #1
 800b36e:	f040 808d 	bne.w	800b48c <_printf_float+0x1d0>
 800b372:	f04f 30ff 	mov.w	r0, #4294967295
 800b376:	b00d      	add	sp, #52	@ 0x34
 800b378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b37c:	4642      	mov	r2, r8
 800b37e:	464b      	mov	r3, r9
 800b380:	4640      	mov	r0, r8
 800b382:	4649      	mov	r1, r9
 800b384:	f7f5 fbd2 	bl	8000b2c <__aeabi_dcmpun>
 800b388:	b140      	cbz	r0, 800b39c <_printf_float+0xe0>
 800b38a:	464b      	mov	r3, r9
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	bfbc      	itt	lt
 800b390:	232d      	movlt	r3, #45	@ 0x2d
 800b392:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b396:	4a7e      	ldr	r2, [pc, #504]	@ (800b590 <_printf_float+0x2d4>)
 800b398:	4b7e      	ldr	r3, [pc, #504]	@ (800b594 <_printf_float+0x2d8>)
 800b39a:	e7d4      	b.n	800b346 <_printf_float+0x8a>
 800b39c:	6863      	ldr	r3, [r4, #4]
 800b39e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b3a2:	9206      	str	r2, [sp, #24]
 800b3a4:	1c5a      	adds	r2, r3, #1
 800b3a6:	d13b      	bne.n	800b420 <_printf_float+0x164>
 800b3a8:	2306      	movs	r3, #6
 800b3aa:	6063      	str	r3, [r4, #4]
 800b3ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	6022      	str	r2, [r4, #0]
 800b3b4:	9303      	str	r3, [sp, #12]
 800b3b6:	ab0a      	add	r3, sp, #40	@ 0x28
 800b3b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b3bc:	ab09      	add	r3, sp, #36	@ 0x24
 800b3be:	9300      	str	r3, [sp, #0]
 800b3c0:	6861      	ldr	r1, [r4, #4]
 800b3c2:	ec49 8b10 	vmov	d0, r8, r9
 800b3c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	f7ff fed6 	bl	800b17c <__cvt>
 800b3d0:	9b06      	ldr	r3, [sp, #24]
 800b3d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3d4:	2b47      	cmp	r3, #71	@ 0x47
 800b3d6:	4680      	mov	r8, r0
 800b3d8:	d129      	bne.n	800b42e <_printf_float+0x172>
 800b3da:	1cc8      	adds	r0, r1, #3
 800b3dc:	db02      	blt.n	800b3e4 <_printf_float+0x128>
 800b3de:	6863      	ldr	r3, [r4, #4]
 800b3e0:	4299      	cmp	r1, r3
 800b3e2:	dd41      	ble.n	800b468 <_printf_float+0x1ac>
 800b3e4:	f1aa 0a02 	sub.w	sl, sl, #2
 800b3e8:	fa5f fa8a 	uxtb.w	sl, sl
 800b3ec:	3901      	subs	r1, #1
 800b3ee:	4652      	mov	r2, sl
 800b3f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b3f4:	9109      	str	r1, [sp, #36]	@ 0x24
 800b3f6:	f7ff ff26 	bl	800b246 <__exponent>
 800b3fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b3fc:	1813      	adds	r3, r2, r0
 800b3fe:	2a01      	cmp	r2, #1
 800b400:	4681      	mov	r9, r0
 800b402:	6123      	str	r3, [r4, #16]
 800b404:	dc02      	bgt.n	800b40c <_printf_float+0x150>
 800b406:	6822      	ldr	r2, [r4, #0]
 800b408:	07d2      	lsls	r2, r2, #31
 800b40a:	d501      	bpl.n	800b410 <_printf_float+0x154>
 800b40c:	3301      	adds	r3, #1
 800b40e:	6123      	str	r3, [r4, #16]
 800b410:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b414:	2b00      	cmp	r3, #0
 800b416:	d0a2      	beq.n	800b35e <_printf_float+0xa2>
 800b418:	232d      	movs	r3, #45	@ 0x2d
 800b41a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b41e:	e79e      	b.n	800b35e <_printf_float+0xa2>
 800b420:	9a06      	ldr	r2, [sp, #24]
 800b422:	2a47      	cmp	r2, #71	@ 0x47
 800b424:	d1c2      	bne.n	800b3ac <_printf_float+0xf0>
 800b426:	2b00      	cmp	r3, #0
 800b428:	d1c0      	bne.n	800b3ac <_printf_float+0xf0>
 800b42a:	2301      	movs	r3, #1
 800b42c:	e7bd      	b.n	800b3aa <_printf_float+0xee>
 800b42e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b432:	d9db      	bls.n	800b3ec <_printf_float+0x130>
 800b434:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b438:	d118      	bne.n	800b46c <_printf_float+0x1b0>
 800b43a:	2900      	cmp	r1, #0
 800b43c:	6863      	ldr	r3, [r4, #4]
 800b43e:	dd0b      	ble.n	800b458 <_printf_float+0x19c>
 800b440:	6121      	str	r1, [r4, #16]
 800b442:	b913      	cbnz	r3, 800b44a <_printf_float+0x18e>
 800b444:	6822      	ldr	r2, [r4, #0]
 800b446:	07d0      	lsls	r0, r2, #31
 800b448:	d502      	bpl.n	800b450 <_printf_float+0x194>
 800b44a:	3301      	adds	r3, #1
 800b44c:	440b      	add	r3, r1
 800b44e:	6123      	str	r3, [r4, #16]
 800b450:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b452:	f04f 0900 	mov.w	r9, #0
 800b456:	e7db      	b.n	800b410 <_printf_float+0x154>
 800b458:	b913      	cbnz	r3, 800b460 <_printf_float+0x1a4>
 800b45a:	6822      	ldr	r2, [r4, #0]
 800b45c:	07d2      	lsls	r2, r2, #31
 800b45e:	d501      	bpl.n	800b464 <_printf_float+0x1a8>
 800b460:	3302      	adds	r3, #2
 800b462:	e7f4      	b.n	800b44e <_printf_float+0x192>
 800b464:	2301      	movs	r3, #1
 800b466:	e7f2      	b.n	800b44e <_printf_float+0x192>
 800b468:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b46c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b46e:	4299      	cmp	r1, r3
 800b470:	db05      	blt.n	800b47e <_printf_float+0x1c2>
 800b472:	6823      	ldr	r3, [r4, #0]
 800b474:	6121      	str	r1, [r4, #16]
 800b476:	07d8      	lsls	r0, r3, #31
 800b478:	d5ea      	bpl.n	800b450 <_printf_float+0x194>
 800b47a:	1c4b      	adds	r3, r1, #1
 800b47c:	e7e7      	b.n	800b44e <_printf_float+0x192>
 800b47e:	2900      	cmp	r1, #0
 800b480:	bfd4      	ite	le
 800b482:	f1c1 0202 	rsble	r2, r1, #2
 800b486:	2201      	movgt	r2, #1
 800b488:	4413      	add	r3, r2
 800b48a:	e7e0      	b.n	800b44e <_printf_float+0x192>
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	055a      	lsls	r2, r3, #21
 800b490:	d407      	bmi.n	800b4a2 <_printf_float+0x1e6>
 800b492:	6923      	ldr	r3, [r4, #16]
 800b494:	4642      	mov	r2, r8
 800b496:	4631      	mov	r1, r6
 800b498:	4628      	mov	r0, r5
 800b49a:	47b8      	blx	r7
 800b49c:	3001      	adds	r0, #1
 800b49e:	d12b      	bne.n	800b4f8 <_printf_float+0x23c>
 800b4a0:	e767      	b.n	800b372 <_printf_float+0xb6>
 800b4a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b4a6:	f240 80dd 	bls.w	800b664 <_printf_float+0x3a8>
 800b4aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	f7f5 fb09 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4b6:	2800      	cmp	r0, #0
 800b4b8:	d033      	beq.n	800b522 <_printf_float+0x266>
 800b4ba:	4a37      	ldr	r2, [pc, #220]	@ (800b598 <_printf_float+0x2dc>)
 800b4bc:	2301      	movs	r3, #1
 800b4be:	4631      	mov	r1, r6
 800b4c0:	4628      	mov	r0, r5
 800b4c2:	47b8      	blx	r7
 800b4c4:	3001      	adds	r0, #1
 800b4c6:	f43f af54 	beq.w	800b372 <_printf_float+0xb6>
 800b4ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b4ce:	4543      	cmp	r3, r8
 800b4d0:	db02      	blt.n	800b4d8 <_printf_float+0x21c>
 800b4d2:	6823      	ldr	r3, [r4, #0]
 800b4d4:	07d8      	lsls	r0, r3, #31
 800b4d6:	d50f      	bpl.n	800b4f8 <_printf_float+0x23c>
 800b4d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b4dc:	4631      	mov	r1, r6
 800b4de:	4628      	mov	r0, r5
 800b4e0:	47b8      	blx	r7
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	f43f af45 	beq.w	800b372 <_printf_float+0xb6>
 800b4e8:	f04f 0900 	mov.w	r9, #0
 800b4ec:	f108 38ff 	add.w	r8, r8, #4294967295
 800b4f0:	f104 0a1a 	add.w	sl, r4, #26
 800b4f4:	45c8      	cmp	r8, r9
 800b4f6:	dc09      	bgt.n	800b50c <_printf_float+0x250>
 800b4f8:	6823      	ldr	r3, [r4, #0]
 800b4fa:	079b      	lsls	r3, r3, #30
 800b4fc:	f100 8103 	bmi.w	800b706 <_printf_float+0x44a>
 800b500:	68e0      	ldr	r0, [r4, #12]
 800b502:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b504:	4298      	cmp	r0, r3
 800b506:	bfb8      	it	lt
 800b508:	4618      	movlt	r0, r3
 800b50a:	e734      	b.n	800b376 <_printf_float+0xba>
 800b50c:	2301      	movs	r3, #1
 800b50e:	4652      	mov	r2, sl
 800b510:	4631      	mov	r1, r6
 800b512:	4628      	mov	r0, r5
 800b514:	47b8      	blx	r7
 800b516:	3001      	adds	r0, #1
 800b518:	f43f af2b 	beq.w	800b372 <_printf_float+0xb6>
 800b51c:	f109 0901 	add.w	r9, r9, #1
 800b520:	e7e8      	b.n	800b4f4 <_printf_float+0x238>
 800b522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b524:	2b00      	cmp	r3, #0
 800b526:	dc39      	bgt.n	800b59c <_printf_float+0x2e0>
 800b528:	4a1b      	ldr	r2, [pc, #108]	@ (800b598 <_printf_float+0x2dc>)
 800b52a:	2301      	movs	r3, #1
 800b52c:	4631      	mov	r1, r6
 800b52e:	4628      	mov	r0, r5
 800b530:	47b8      	blx	r7
 800b532:	3001      	adds	r0, #1
 800b534:	f43f af1d 	beq.w	800b372 <_printf_float+0xb6>
 800b538:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b53c:	ea59 0303 	orrs.w	r3, r9, r3
 800b540:	d102      	bne.n	800b548 <_printf_float+0x28c>
 800b542:	6823      	ldr	r3, [r4, #0]
 800b544:	07d9      	lsls	r1, r3, #31
 800b546:	d5d7      	bpl.n	800b4f8 <_printf_float+0x23c>
 800b548:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b54c:	4631      	mov	r1, r6
 800b54e:	4628      	mov	r0, r5
 800b550:	47b8      	blx	r7
 800b552:	3001      	adds	r0, #1
 800b554:	f43f af0d 	beq.w	800b372 <_printf_float+0xb6>
 800b558:	f04f 0a00 	mov.w	sl, #0
 800b55c:	f104 0b1a 	add.w	fp, r4, #26
 800b560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b562:	425b      	negs	r3, r3
 800b564:	4553      	cmp	r3, sl
 800b566:	dc01      	bgt.n	800b56c <_printf_float+0x2b0>
 800b568:	464b      	mov	r3, r9
 800b56a:	e793      	b.n	800b494 <_printf_float+0x1d8>
 800b56c:	2301      	movs	r3, #1
 800b56e:	465a      	mov	r2, fp
 800b570:	4631      	mov	r1, r6
 800b572:	4628      	mov	r0, r5
 800b574:	47b8      	blx	r7
 800b576:	3001      	adds	r0, #1
 800b578:	f43f aefb 	beq.w	800b372 <_printf_float+0xb6>
 800b57c:	f10a 0a01 	add.w	sl, sl, #1
 800b580:	e7ee      	b.n	800b560 <_printf_float+0x2a4>
 800b582:	bf00      	nop
 800b584:	7fefffff 	.word	0x7fefffff
 800b588:	0800e36f 	.word	0x0800e36f
 800b58c:	0800e36b 	.word	0x0800e36b
 800b590:	0800e377 	.word	0x0800e377
 800b594:	0800e373 	.word	0x0800e373
 800b598:	0800e37b 	.word	0x0800e37b
 800b59c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b59e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b5a2:	4553      	cmp	r3, sl
 800b5a4:	bfa8      	it	ge
 800b5a6:	4653      	movge	r3, sl
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	4699      	mov	r9, r3
 800b5ac:	dc36      	bgt.n	800b61c <_printf_float+0x360>
 800b5ae:	f04f 0b00 	mov.w	fp, #0
 800b5b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5b6:	f104 021a 	add.w	r2, r4, #26
 800b5ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b5bc:	9306      	str	r3, [sp, #24]
 800b5be:	eba3 0309 	sub.w	r3, r3, r9
 800b5c2:	455b      	cmp	r3, fp
 800b5c4:	dc31      	bgt.n	800b62a <_printf_float+0x36e>
 800b5c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5c8:	459a      	cmp	sl, r3
 800b5ca:	dc3a      	bgt.n	800b642 <_printf_float+0x386>
 800b5cc:	6823      	ldr	r3, [r4, #0]
 800b5ce:	07da      	lsls	r2, r3, #31
 800b5d0:	d437      	bmi.n	800b642 <_printf_float+0x386>
 800b5d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5d4:	ebaa 0903 	sub.w	r9, sl, r3
 800b5d8:	9b06      	ldr	r3, [sp, #24]
 800b5da:	ebaa 0303 	sub.w	r3, sl, r3
 800b5de:	4599      	cmp	r9, r3
 800b5e0:	bfa8      	it	ge
 800b5e2:	4699      	movge	r9, r3
 800b5e4:	f1b9 0f00 	cmp.w	r9, #0
 800b5e8:	dc33      	bgt.n	800b652 <_printf_float+0x396>
 800b5ea:	f04f 0800 	mov.w	r8, #0
 800b5ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5f2:	f104 0b1a 	add.w	fp, r4, #26
 800b5f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f8:	ebaa 0303 	sub.w	r3, sl, r3
 800b5fc:	eba3 0309 	sub.w	r3, r3, r9
 800b600:	4543      	cmp	r3, r8
 800b602:	f77f af79 	ble.w	800b4f8 <_printf_float+0x23c>
 800b606:	2301      	movs	r3, #1
 800b608:	465a      	mov	r2, fp
 800b60a:	4631      	mov	r1, r6
 800b60c:	4628      	mov	r0, r5
 800b60e:	47b8      	blx	r7
 800b610:	3001      	adds	r0, #1
 800b612:	f43f aeae 	beq.w	800b372 <_printf_float+0xb6>
 800b616:	f108 0801 	add.w	r8, r8, #1
 800b61a:	e7ec      	b.n	800b5f6 <_printf_float+0x33a>
 800b61c:	4642      	mov	r2, r8
 800b61e:	4631      	mov	r1, r6
 800b620:	4628      	mov	r0, r5
 800b622:	47b8      	blx	r7
 800b624:	3001      	adds	r0, #1
 800b626:	d1c2      	bne.n	800b5ae <_printf_float+0x2f2>
 800b628:	e6a3      	b.n	800b372 <_printf_float+0xb6>
 800b62a:	2301      	movs	r3, #1
 800b62c:	4631      	mov	r1, r6
 800b62e:	4628      	mov	r0, r5
 800b630:	9206      	str	r2, [sp, #24]
 800b632:	47b8      	blx	r7
 800b634:	3001      	adds	r0, #1
 800b636:	f43f ae9c 	beq.w	800b372 <_printf_float+0xb6>
 800b63a:	9a06      	ldr	r2, [sp, #24]
 800b63c:	f10b 0b01 	add.w	fp, fp, #1
 800b640:	e7bb      	b.n	800b5ba <_printf_float+0x2fe>
 800b642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b646:	4631      	mov	r1, r6
 800b648:	4628      	mov	r0, r5
 800b64a:	47b8      	blx	r7
 800b64c:	3001      	adds	r0, #1
 800b64e:	d1c0      	bne.n	800b5d2 <_printf_float+0x316>
 800b650:	e68f      	b.n	800b372 <_printf_float+0xb6>
 800b652:	9a06      	ldr	r2, [sp, #24]
 800b654:	464b      	mov	r3, r9
 800b656:	4442      	add	r2, r8
 800b658:	4631      	mov	r1, r6
 800b65a:	4628      	mov	r0, r5
 800b65c:	47b8      	blx	r7
 800b65e:	3001      	adds	r0, #1
 800b660:	d1c3      	bne.n	800b5ea <_printf_float+0x32e>
 800b662:	e686      	b.n	800b372 <_printf_float+0xb6>
 800b664:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b668:	f1ba 0f01 	cmp.w	sl, #1
 800b66c:	dc01      	bgt.n	800b672 <_printf_float+0x3b6>
 800b66e:	07db      	lsls	r3, r3, #31
 800b670:	d536      	bpl.n	800b6e0 <_printf_float+0x424>
 800b672:	2301      	movs	r3, #1
 800b674:	4642      	mov	r2, r8
 800b676:	4631      	mov	r1, r6
 800b678:	4628      	mov	r0, r5
 800b67a:	47b8      	blx	r7
 800b67c:	3001      	adds	r0, #1
 800b67e:	f43f ae78 	beq.w	800b372 <_printf_float+0xb6>
 800b682:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b686:	4631      	mov	r1, r6
 800b688:	4628      	mov	r0, r5
 800b68a:	47b8      	blx	r7
 800b68c:	3001      	adds	r0, #1
 800b68e:	f43f ae70 	beq.w	800b372 <_printf_float+0xb6>
 800b692:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b696:	2200      	movs	r2, #0
 800b698:	2300      	movs	r3, #0
 800b69a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b69e:	f7f5 fa13 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6a2:	b9c0      	cbnz	r0, 800b6d6 <_printf_float+0x41a>
 800b6a4:	4653      	mov	r3, sl
 800b6a6:	f108 0201 	add.w	r2, r8, #1
 800b6aa:	4631      	mov	r1, r6
 800b6ac:	4628      	mov	r0, r5
 800b6ae:	47b8      	blx	r7
 800b6b0:	3001      	adds	r0, #1
 800b6b2:	d10c      	bne.n	800b6ce <_printf_float+0x412>
 800b6b4:	e65d      	b.n	800b372 <_printf_float+0xb6>
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	465a      	mov	r2, fp
 800b6ba:	4631      	mov	r1, r6
 800b6bc:	4628      	mov	r0, r5
 800b6be:	47b8      	blx	r7
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f43f ae56 	beq.w	800b372 <_printf_float+0xb6>
 800b6c6:	f108 0801 	add.w	r8, r8, #1
 800b6ca:	45d0      	cmp	r8, sl
 800b6cc:	dbf3      	blt.n	800b6b6 <_printf_float+0x3fa>
 800b6ce:	464b      	mov	r3, r9
 800b6d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b6d4:	e6df      	b.n	800b496 <_printf_float+0x1da>
 800b6d6:	f04f 0800 	mov.w	r8, #0
 800b6da:	f104 0b1a 	add.w	fp, r4, #26
 800b6de:	e7f4      	b.n	800b6ca <_printf_float+0x40e>
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	4642      	mov	r2, r8
 800b6e4:	e7e1      	b.n	800b6aa <_printf_float+0x3ee>
 800b6e6:	2301      	movs	r3, #1
 800b6e8:	464a      	mov	r2, r9
 800b6ea:	4631      	mov	r1, r6
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	47b8      	blx	r7
 800b6f0:	3001      	adds	r0, #1
 800b6f2:	f43f ae3e 	beq.w	800b372 <_printf_float+0xb6>
 800b6f6:	f108 0801 	add.w	r8, r8, #1
 800b6fa:	68e3      	ldr	r3, [r4, #12]
 800b6fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b6fe:	1a5b      	subs	r3, r3, r1
 800b700:	4543      	cmp	r3, r8
 800b702:	dcf0      	bgt.n	800b6e6 <_printf_float+0x42a>
 800b704:	e6fc      	b.n	800b500 <_printf_float+0x244>
 800b706:	f04f 0800 	mov.w	r8, #0
 800b70a:	f104 0919 	add.w	r9, r4, #25
 800b70e:	e7f4      	b.n	800b6fa <_printf_float+0x43e>

0800b710 <_printf_common>:
 800b710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b714:	4616      	mov	r6, r2
 800b716:	4698      	mov	r8, r3
 800b718:	688a      	ldr	r2, [r1, #8]
 800b71a:	690b      	ldr	r3, [r1, #16]
 800b71c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b720:	4293      	cmp	r3, r2
 800b722:	bfb8      	it	lt
 800b724:	4613      	movlt	r3, r2
 800b726:	6033      	str	r3, [r6, #0]
 800b728:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b72c:	4607      	mov	r7, r0
 800b72e:	460c      	mov	r4, r1
 800b730:	b10a      	cbz	r2, 800b736 <_printf_common+0x26>
 800b732:	3301      	adds	r3, #1
 800b734:	6033      	str	r3, [r6, #0]
 800b736:	6823      	ldr	r3, [r4, #0]
 800b738:	0699      	lsls	r1, r3, #26
 800b73a:	bf42      	ittt	mi
 800b73c:	6833      	ldrmi	r3, [r6, #0]
 800b73e:	3302      	addmi	r3, #2
 800b740:	6033      	strmi	r3, [r6, #0]
 800b742:	6825      	ldr	r5, [r4, #0]
 800b744:	f015 0506 	ands.w	r5, r5, #6
 800b748:	d106      	bne.n	800b758 <_printf_common+0x48>
 800b74a:	f104 0a19 	add.w	sl, r4, #25
 800b74e:	68e3      	ldr	r3, [r4, #12]
 800b750:	6832      	ldr	r2, [r6, #0]
 800b752:	1a9b      	subs	r3, r3, r2
 800b754:	42ab      	cmp	r3, r5
 800b756:	dc26      	bgt.n	800b7a6 <_printf_common+0x96>
 800b758:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b75c:	6822      	ldr	r2, [r4, #0]
 800b75e:	3b00      	subs	r3, #0
 800b760:	bf18      	it	ne
 800b762:	2301      	movne	r3, #1
 800b764:	0692      	lsls	r2, r2, #26
 800b766:	d42b      	bmi.n	800b7c0 <_printf_common+0xb0>
 800b768:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b76c:	4641      	mov	r1, r8
 800b76e:	4638      	mov	r0, r7
 800b770:	47c8      	blx	r9
 800b772:	3001      	adds	r0, #1
 800b774:	d01e      	beq.n	800b7b4 <_printf_common+0xa4>
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	6922      	ldr	r2, [r4, #16]
 800b77a:	f003 0306 	and.w	r3, r3, #6
 800b77e:	2b04      	cmp	r3, #4
 800b780:	bf02      	ittt	eq
 800b782:	68e5      	ldreq	r5, [r4, #12]
 800b784:	6833      	ldreq	r3, [r6, #0]
 800b786:	1aed      	subeq	r5, r5, r3
 800b788:	68a3      	ldr	r3, [r4, #8]
 800b78a:	bf0c      	ite	eq
 800b78c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b790:	2500      	movne	r5, #0
 800b792:	4293      	cmp	r3, r2
 800b794:	bfc4      	itt	gt
 800b796:	1a9b      	subgt	r3, r3, r2
 800b798:	18ed      	addgt	r5, r5, r3
 800b79a:	2600      	movs	r6, #0
 800b79c:	341a      	adds	r4, #26
 800b79e:	42b5      	cmp	r5, r6
 800b7a0:	d11a      	bne.n	800b7d8 <_printf_common+0xc8>
 800b7a2:	2000      	movs	r0, #0
 800b7a4:	e008      	b.n	800b7b8 <_printf_common+0xa8>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	4652      	mov	r2, sl
 800b7aa:	4641      	mov	r1, r8
 800b7ac:	4638      	mov	r0, r7
 800b7ae:	47c8      	blx	r9
 800b7b0:	3001      	adds	r0, #1
 800b7b2:	d103      	bne.n	800b7bc <_printf_common+0xac>
 800b7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7bc:	3501      	adds	r5, #1
 800b7be:	e7c6      	b.n	800b74e <_printf_common+0x3e>
 800b7c0:	18e1      	adds	r1, r4, r3
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	2030      	movs	r0, #48	@ 0x30
 800b7c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b7ca:	4422      	add	r2, r4
 800b7cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b7d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b7d4:	3302      	adds	r3, #2
 800b7d6:	e7c7      	b.n	800b768 <_printf_common+0x58>
 800b7d8:	2301      	movs	r3, #1
 800b7da:	4622      	mov	r2, r4
 800b7dc:	4641      	mov	r1, r8
 800b7de:	4638      	mov	r0, r7
 800b7e0:	47c8      	blx	r9
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d0e6      	beq.n	800b7b4 <_printf_common+0xa4>
 800b7e6:	3601      	adds	r6, #1
 800b7e8:	e7d9      	b.n	800b79e <_printf_common+0x8e>
	...

0800b7ec <_printf_i>:
 800b7ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b7f0:	7e0f      	ldrb	r7, [r1, #24]
 800b7f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b7f4:	2f78      	cmp	r7, #120	@ 0x78
 800b7f6:	4691      	mov	r9, r2
 800b7f8:	4680      	mov	r8, r0
 800b7fa:	460c      	mov	r4, r1
 800b7fc:	469a      	mov	sl, r3
 800b7fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b802:	d807      	bhi.n	800b814 <_printf_i+0x28>
 800b804:	2f62      	cmp	r7, #98	@ 0x62
 800b806:	d80a      	bhi.n	800b81e <_printf_i+0x32>
 800b808:	2f00      	cmp	r7, #0
 800b80a:	f000 80d1 	beq.w	800b9b0 <_printf_i+0x1c4>
 800b80e:	2f58      	cmp	r7, #88	@ 0x58
 800b810:	f000 80b8 	beq.w	800b984 <_printf_i+0x198>
 800b814:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b818:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b81c:	e03a      	b.n	800b894 <_printf_i+0xa8>
 800b81e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b822:	2b15      	cmp	r3, #21
 800b824:	d8f6      	bhi.n	800b814 <_printf_i+0x28>
 800b826:	a101      	add	r1, pc, #4	@ (adr r1, 800b82c <_printf_i+0x40>)
 800b828:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b82c:	0800b885 	.word	0x0800b885
 800b830:	0800b899 	.word	0x0800b899
 800b834:	0800b815 	.word	0x0800b815
 800b838:	0800b815 	.word	0x0800b815
 800b83c:	0800b815 	.word	0x0800b815
 800b840:	0800b815 	.word	0x0800b815
 800b844:	0800b899 	.word	0x0800b899
 800b848:	0800b815 	.word	0x0800b815
 800b84c:	0800b815 	.word	0x0800b815
 800b850:	0800b815 	.word	0x0800b815
 800b854:	0800b815 	.word	0x0800b815
 800b858:	0800b997 	.word	0x0800b997
 800b85c:	0800b8c3 	.word	0x0800b8c3
 800b860:	0800b951 	.word	0x0800b951
 800b864:	0800b815 	.word	0x0800b815
 800b868:	0800b815 	.word	0x0800b815
 800b86c:	0800b9b9 	.word	0x0800b9b9
 800b870:	0800b815 	.word	0x0800b815
 800b874:	0800b8c3 	.word	0x0800b8c3
 800b878:	0800b815 	.word	0x0800b815
 800b87c:	0800b815 	.word	0x0800b815
 800b880:	0800b959 	.word	0x0800b959
 800b884:	6833      	ldr	r3, [r6, #0]
 800b886:	1d1a      	adds	r2, r3, #4
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	6032      	str	r2, [r6, #0]
 800b88c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b890:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b894:	2301      	movs	r3, #1
 800b896:	e09c      	b.n	800b9d2 <_printf_i+0x1e6>
 800b898:	6833      	ldr	r3, [r6, #0]
 800b89a:	6820      	ldr	r0, [r4, #0]
 800b89c:	1d19      	adds	r1, r3, #4
 800b89e:	6031      	str	r1, [r6, #0]
 800b8a0:	0606      	lsls	r6, r0, #24
 800b8a2:	d501      	bpl.n	800b8a8 <_printf_i+0xbc>
 800b8a4:	681d      	ldr	r5, [r3, #0]
 800b8a6:	e003      	b.n	800b8b0 <_printf_i+0xc4>
 800b8a8:	0645      	lsls	r5, r0, #25
 800b8aa:	d5fb      	bpl.n	800b8a4 <_printf_i+0xb8>
 800b8ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b8b0:	2d00      	cmp	r5, #0
 800b8b2:	da03      	bge.n	800b8bc <_printf_i+0xd0>
 800b8b4:	232d      	movs	r3, #45	@ 0x2d
 800b8b6:	426d      	negs	r5, r5
 800b8b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8bc:	4858      	ldr	r0, [pc, #352]	@ (800ba20 <_printf_i+0x234>)
 800b8be:	230a      	movs	r3, #10
 800b8c0:	e011      	b.n	800b8e6 <_printf_i+0xfa>
 800b8c2:	6821      	ldr	r1, [r4, #0]
 800b8c4:	6833      	ldr	r3, [r6, #0]
 800b8c6:	0608      	lsls	r0, r1, #24
 800b8c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b8cc:	d402      	bmi.n	800b8d4 <_printf_i+0xe8>
 800b8ce:	0649      	lsls	r1, r1, #25
 800b8d0:	bf48      	it	mi
 800b8d2:	b2ad      	uxthmi	r5, r5
 800b8d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b8d6:	4852      	ldr	r0, [pc, #328]	@ (800ba20 <_printf_i+0x234>)
 800b8d8:	6033      	str	r3, [r6, #0]
 800b8da:	bf14      	ite	ne
 800b8dc:	230a      	movne	r3, #10
 800b8de:	2308      	moveq	r3, #8
 800b8e0:	2100      	movs	r1, #0
 800b8e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b8e6:	6866      	ldr	r6, [r4, #4]
 800b8e8:	60a6      	str	r6, [r4, #8]
 800b8ea:	2e00      	cmp	r6, #0
 800b8ec:	db05      	blt.n	800b8fa <_printf_i+0x10e>
 800b8ee:	6821      	ldr	r1, [r4, #0]
 800b8f0:	432e      	orrs	r6, r5
 800b8f2:	f021 0104 	bic.w	r1, r1, #4
 800b8f6:	6021      	str	r1, [r4, #0]
 800b8f8:	d04b      	beq.n	800b992 <_printf_i+0x1a6>
 800b8fa:	4616      	mov	r6, r2
 800b8fc:	fbb5 f1f3 	udiv	r1, r5, r3
 800b900:	fb03 5711 	mls	r7, r3, r1, r5
 800b904:	5dc7      	ldrb	r7, [r0, r7]
 800b906:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b90a:	462f      	mov	r7, r5
 800b90c:	42bb      	cmp	r3, r7
 800b90e:	460d      	mov	r5, r1
 800b910:	d9f4      	bls.n	800b8fc <_printf_i+0x110>
 800b912:	2b08      	cmp	r3, #8
 800b914:	d10b      	bne.n	800b92e <_printf_i+0x142>
 800b916:	6823      	ldr	r3, [r4, #0]
 800b918:	07df      	lsls	r7, r3, #31
 800b91a:	d508      	bpl.n	800b92e <_printf_i+0x142>
 800b91c:	6923      	ldr	r3, [r4, #16]
 800b91e:	6861      	ldr	r1, [r4, #4]
 800b920:	4299      	cmp	r1, r3
 800b922:	bfde      	ittt	le
 800b924:	2330      	movle	r3, #48	@ 0x30
 800b926:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b92a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b92e:	1b92      	subs	r2, r2, r6
 800b930:	6122      	str	r2, [r4, #16]
 800b932:	f8cd a000 	str.w	sl, [sp]
 800b936:	464b      	mov	r3, r9
 800b938:	aa03      	add	r2, sp, #12
 800b93a:	4621      	mov	r1, r4
 800b93c:	4640      	mov	r0, r8
 800b93e:	f7ff fee7 	bl	800b710 <_printf_common>
 800b942:	3001      	adds	r0, #1
 800b944:	d14a      	bne.n	800b9dc <_printf_i+0x1f0>
 800b946:	f04f 30ff 	mov.w	r0, #4294967295
 800b94a:	b004      	add	sp, #16
 800b94c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b950:	6823      	ldr	r3, [r4, #0]
 800b952:	f043 0320 	orr.w	r3, r3, #32
 800b956:	6023      	str	r3, [r4, #0]
 800b958:	4832      	ldr	r0, [pc, #200]	@ (800ba24 <_printf_i+0x238>)
 800b95a:	2778      	movs	r7, #120	@ 0x78
 800b95c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b960:	6823      	ldr	r3, [r4, #0]
 800b962:	6831      	ldr	r1, [r6, #0]
 800b964:	061f      	lsls	r7, r3, #24
 800b966:	f851 5b04 	ldr.w	r5, [r1], #4
 800b96a:	d402      	bmi.n	800b972 <_printf_i+0x186>
 800b96c:	065f      	lsls	r7, r3, #25
 800b96e:	bf48      	it	mi
 800b970:	b2ad      	uxthmi	r5, r5
 800b972:	6031      	str	r1, [r6, #0]
 800b974:	07d9      	lsls	r1, r3, #31
 800b976:	bf44      	itt	mi
 800b978:	f043 0320 	orrmi.w	r3, r3, #32
 800b97c:	6023      	strmi	r3, [r4, #0]
 800b97e:	b11d      	cbz	r5, 800b988 <_printf_i+0x19c>
 800b980:	2310      	movs	r3, #16
 800b982:	e7ad      	b.n	800b8e0 <_printf_i+0xf4>
 800b984:	4826      	ldr	r0, [pc, #152]	@ (800ba20 <_printf_i+0x234>)
 800b986:	e7e9      	b.n	800b95c <_printf_i+0x170>
 800b988:	6823      	ldr	r3, [r4, #0]
 800b98a:	f023 0320 	bic.w	r3, r3, #32
 800b98e:	6023      	str	r3, [r4, #0]
 800b990:	e7f6      	b.n	800b980 <_printf_i+0x194>
 800b992:	4616      	mov	r6, r2
 800b994:	e7bd      	b.n	800b912 <_printf_i+0x126>
 800b996:	6833      	ldr	r3, [r6, #0]
 800b998:	6825      	ldr	r5, [r4, #0]
 800b99a:	6961      	ldr	r1, [r4, #20]
 800b99c:	1d18      	adds	r0, r3, #4
 800b99e:	6030      	str	r0, [r6, #0]
 800b9a0:	062e      	lsls	r6, r5, #24
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	d501      	bpl.n	800b9aa <_printf_i+0x1be>
 800b9a6:	6019      	str	r1, [r3, #0]
 800b9a8:	e002      	b.n	800b9b0 <_printf_i+0x1c4>
 800b9aa:	0668      	lsls	r0, r5, #25
 800b9ac:	d5fb      	bpl.n	800b9a6 <_printf_i+0x1ba>
 800b9ae:	8019      	strh	r1, [r3, #0]
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	6123      	str	r3, [r4, #16]
 800b9b4:	4616      	mov	r6, r2
 800b9b6:	e7bc      	b.n	800b932 <_printf_i+0x146>
 800b9b8:	6833      	ldr	r3, [r6, #0]
 800b9ba:	1d1a      	adds	r2, r3, #4
 800b9bc:	6032      	str	r2, [r6, #0]
 800b9be:	681e      	ldr	r6, [r3, #0]
 800b9c0:	6862      	ldr	r2, [r4, #4]
 800b9c2:	2100      	movs	r1, #0
 800b9c4:	4630      	mov	r0, r6
 800b9c6:	f7f4 fc03 	bl	80001d0 <memchr>
 800b9ca:	b108      	cbz	r0, 800b9d0 <_printf_i+0x1e4>
 800b9cc:	1b80      	subs	r0, r0, r6
 800b9ce:	6060      	str	r0, [r4, #4]
 800b9d0:	6863      	ldr	r3, [r4, #4]
 800b9d2:	6123      	str	r3, [r4, #16]
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9da:	e7aa      	b.n	800b932 <_printf_i+0x146>
 800b9dc:	6923      	ldr	r3, [r4, #16]
 800b9de:	4632      	mov	r2, r6
 800b9e0:	4649      	mov	r1, r9
 800b9e2:	4640      	mov	r0, r8
 800b9e4:	47d0      	blx	sl
 800b9e6:	3001      	adds	r0, #1
 800b9e8:	d0ad      	beq.n	800b946 <_printf_i+0x15a>
 800b9ea:	6823      	ldr	r3, [r4, #0]
 800b9ec:	079b      	lsls	r3, r3, #30
 800b9ee:	d413      	bmi.n	800ba18 <_printf_i+0x22c>
 800b9f0:	68e0      	ldr	r0, [r4, #12]
 800b9f2:	9b03      	ldr	r3, [sp, #12]
 800b9f4:	4298      	cmp	r0, r3
 800b9f6:	bfb8      	it	lt
 800b9f8:	4618      	movlt	r0, r3
 800b9fa:	e7a6      	b.n	800b94a <_printf_i+0x15e>
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	4632      	mov	r2, r6
 800ba00:	4649      	mov	r1, r9
 800ba02:	4640      	mov	r0, r8
 800ba04:	47d0      	blx	sl
 800ba06:	3001      	adds	r0, #1
 800ba08:	d09d      	beq.n	800b946 <_printf_i+0x15a>
 800ba0a:	3501      	adds	r5, #1
 800ba0c:	68e3      	ldr	r3, [r4, #12]
 800ba0e:	9903      	ldr	r1, [sp, #12]
 800ba10:	1a5b      	subs	r3, r3, r1
 800ba12:	42ab      	cmp	r3, r5
 800ba14:	dcf2      	bgt.n	800b9fc <_printf_i+0x210>
 800ba16:	e7eb      	b.n	800b9f0 <_printf_i+0x204>
 800ba18:	2500      	movs	r5, #0
 800ba1a:	f104 0619 	add.w	r6, r4, #25
 800ba1e:	e7f5      	b.n	800ba0c <_printf_i+0x220>
 800ba20:	0800e37d 	.word	0x0800e37d
 800ba24:	0800e38e 	.word	0x0800e38e

0800ba28 <std>:
 800ba28:	2300      	movs	r3, #0
 800ba2a:	b510      	push	{r4, lr}
 800ba2c:	4604      	mov	r4, r0
 800ba2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ba32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ba36:	6083      	str	r3, [r0, #8]
 800ba38:	8181      	strh	r1, [r0, #12]
 800ba3a:	6643      	str	r3, [r0, #100]	@ 0x64
 800ba3c:	81c2      	strh	r2, [r0, #14]
 800ba3e:	6183      	str	r3, [r0, #24]
 800ba40:	4619      	mov	r1, r3
 800ba42:	2208      	movs	r2, #8
 800ba44:	305c      	adds	r0, #92	@ 0x5c
 800ba46:	f000 fa1b 	bl	800be80 <memset>
 800ba4a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba80 <std+0x58>)
 800ba4c:	6263      	str	r3, [r4, #36]	@ 0x24
 800ba4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba84 <std+0x5c>)
 800ba50:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ba52:	4b0d      	ldr	r3, [pc, #52]	@ (800ba88 <std+0x60>)
 800ba54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ba56:	4b0d      	ldr	r3, [pc, #52]	@ (800ba8c <std+0x64>)
 800ba58:	6323      	str	r3, [r4, #48]	@ 0x30
 800ba5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ba90 <std+0x68>)
 800ba5c:	6224      	str	r4, [r4, #32]
 800ba5e:	429c      	cmp	r4, r3
 800ba60:	d006      	beq.n	800ba70 <std+0x48>
 800ba62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ba66:	4294      	cmp	r4, r2
 800ba68:	d002      	beq.n	800ba70 <std+0x48>
 800ba6a:	33d0      	adds	r3, #208	@ 0xd0
 800ba6c:	429c      	cmp	r4, r3
 800ba6e:	d105      	bne.n	800ba7c <std+0x54>
 800ba70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ba74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba78:	f000 ba7e 	b.w	800bf78 <__retarget_lock_init_recursive>
 800ba7c:	bd10      	pop	{r4, pc}
 800ba7e:	bf00      	nop
 800ba80:	0800bcd1 	.word	0x0800bcd1
 800ba84:	0800bcf3 	.word	0x0800bcf3
 800ba88:	0800bd2b 	.word	0x0800bd2b
 800ba8c:	0800bd4f 	.word	0x0800bd4f
 800ba90:	20000e74 	.word	0x20000e74

0800ba94 <stdio_exit_handler>:
 800ba94:	4a02      	ldr	r2, [pc, #8]	@ (800baa0 <stdio_exit_handler+0xc>)
 800ba96:	4903      	ldr	r1, [pc, #12]	@ (800baa4 <stdio_exit_handler+0x10>)
 800ba98:	4803      	ldr	r0, [pc, #12]	@ (800baa8 <stdio_exit_handler+0x14>)
 800ba9a:	f000 b869 	b.w	800bb70 <_fwalk_sglue>
 800ba9e:	bf00      	nop
 800baa0:	20000024 	.word	0x20000024
 800baa4:	0800dbb9 	.word	0x0800dbb9
 800baa8:	20000034 	.word	0x20000034

0800baac <cleanup_stdio>:
 800baac:	6841      	ldr	r1, [r0, #4]
 800baae:	4b0c      	ldr	r3, [pc, #48]	@ (800bae0 <cleanup_stdio+0x34>)
 800bab0:	4299      	cmp	r1, r3
 800bab2:	b510      	push	{r4, lr}
 800bab4:	4604      	mov	r4, r0
 800bab6:	d001      	beq.n	800babc <cleanup_stdio+0x10>
 800bab8:	f002 f87e 	bl	800dbb8 <_fflush_r>
 800babc:	68a1      	ldr	r1, [r4, #8]
 800babe:	4b09      	ldr	r3, [pc, #36]	@ (800bae4 <cleanup_stdio+0x38>)
 800bac0:	4299      	cmp	r1, r3
 800bac2:	d002      	beq.n	800baca <cleanup_stdio+0x1e>
 800bac4:	4620      	mov	r0, r4
 800bac6:	f002 f877 	bl	800dbb8 <_fflush_r>
 800baca:	68e1      	ldr	r1, [r4, #12]
 800bacc:	4b06      	ldr	r3, [pc, #24]	@ (800bae8 <cleanup_stdio+0x3c>)
 800bace:	4299      	cmp	r1, r3
 800bad0:	d004      	beq.n	800badc <cleanup_stdio+0x30>
 800bad2:	4620      	mov	r0, r4
 800bad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bad8:	f002 b86e 	b.w	800dbb8 <_fflush_r>
 800badc:	bd10      	pop	{r4, pc}
 800bade:	bf00      	nop
 800bae0:	20000e74 	.word	0x20000e74
 800bae4:	20000edc 	.word	0x20000edc
 800bae8:	20000f44 	.word	0x20000f44

0800baec <global_stdio_init.part.0>:
 800baec:	b510      	push	{r4, lr}
 800baee:	4b0b      	ldr	r3, [pc, #44]	@ (800bb1c <global_stdio_init.part.0+0x30>)
 800baf0:	4c0b      	ldr	r4, [pc, #44]	@ (800bb20 <global_stdio_init.part.0+0x34>)
 800baf2:	4a0c      	ldr	r2, [pc, #48]	@ (800bb24 <global_stdio_init.part.0+0x38>)
 800baf4:	601a      	str	r2, [r3, #0]
 800baf6:	4620      	mov	r0, r4
 800baf8:	2200      	movs	r2, #0
 800bafa:	2104      	movs	r1, #4
 800bafc:	f7ff ff94 	bl	800ba28 <std>
 800bb00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bb04:	2201      	movs	r2, #1
 800bb06:	2109      	movs	r1, #9
 800bb08:	f7ff ff8e 	bl	800ba28 <std>
 800bb0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bb10:	2202      	movs	r2, #2
 800bb12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb16:	2112      	movs	r1, #18
 800bb18:	f7ff bf86 	b.w	800ba28 <std>
 800bb1c:	20000fac 	.word	0x20000fac
 800bb20:	20000e74 	.word	0x20000e74
 800bb24:	0800ba95 	.word	0x0800ba95

0800bb28 <__sfp_lock_acquire>:
 800bb28:	4801      	ldr	r0, [pc, #4]	@ (800bb30 <__sfp_lock_acquire+0x8>)
 800bb2a:	f000 ba26 	b.w	800bf7a <__retarget_lock_acquire_recursive>
 800bb2e:	bf00      	nop
 800bb30:	20000fb5 	.word	0x20000fb5

0800bb34 <__sfp_lock_release>:
 800bb34:	4801      	ldr	r0, [pc, #4]	@ (800bb3c <__sfp_lock_release+0x8>)
 800bb36:	f000 ba21 	b.w	800bf7c <__retarget_lock_release_recursive>
 800bb3a:	bf00      	nop
 800bb3c:	20000fb5 	.word	0x20000fb5

0800bb40 <__sinit>:
 800bb40:	b510      	push	{r4, lr}
 800bb42:	4604      	mov	r4, r0
 800bb44:	f7ff fff0 	bl	800bb28 <__sfp_lock_acquire>
 800bb48:	6a23      	ldr	r3, [r4, #32]
 800bb4a:	b11b      	cbz	r3, 800bb54 <__sinit+0x14>
 800bb4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb50:	f7ff bff0 	b.w	800bb34 <__sfp_lock_release>
 800bb54:	4b04      	ldr	r3, [pc, #16]	@ (800bb68 <__sinit+0x28>)
 800bb56:	6223      	str	r3, [r4, #32]
 800bb58:	4b04      	ldr	r3, [pc, #16]	@ (800bb6c <__sinit+0x2c>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d1f5      	bne.n	800bb4c <__sinit+0xc>
 800bb60:	f7ff ffc4 	bl	800baec <global_stdio_init.part.0>
 800bb64:	e7f2      	b.n	800bb4c <__sinit+0xc>
 800bb66:	bf00      	nop
 800bb68:	0800baad 	.word	0x0800baad
 800bb6c:	20000fac 	.word	0x20000fac

0800bb70 <_fwalk_sglue>:
 800bb70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb74:	4607      	mov	r7, r0
 800bb76:	4688      	mov	r8, r1
 800bb78:	4614      	mov	r4, r2
 800bb7a:	2600      	movs	r6, #0
 800bb7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb80:	f1b9 0901 	subs.w	r9, r9, #1
 800bb84:	d505      	bpl.n	800bb92 <_fwalk_sglue+0x22>
 800bb86:	6824      	ldr	r4, [r4, #0]
 800bb88:	2c00      	cmp	r4, #0
 800bb8a:	d1f7      	bne.n	800bb7c <_fwalk_sglue+0xc>
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb92:	89ab      	ldrh	r3, [r5, #12]
 800bb94:	2b01      	cmp	r3, #1
 800bb96:	d907      	bls.n	800bba8 <_fwalk_sglue+0x38>
 800bb98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	d003      	beq.n	800bba8 <_fwalk_sglue+0x38>
 800bba0:	4629      	mov	r1, r5
 800bba2:	4638      	mov	r0, r7
 800bba4:	47c0      	blx	r8
 800bba6:	4306      	orrs	r6, r0
 800bba8:	3568      	adds	r5, #104	@ 0x68
 800bbaa:	e7e9      	b.n	800bb80 <_fwalk_sglue+0x10>

0800bbac <iprintf>:
 800bbac:	b40f      	push	{r0, r1, r2, r3}
 800bbae:	b507      	push	{r0, r1, r2, lr}
 800bbb0:	4906      	ldr	r1, [pc, #24]	@ (800bbcc <iprintf+0x20>)
 800bbb2:	ab04      	add	r3, sp, #16
 800bbb4:	6808      	ldr	r0, [r1, #0]
 800bbb6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbba:	6881      	ldr	r1, [r0, #8]
 800bbbc:	9301      	str	r3, [sp, #4]
 800bbbe:	f001 fe5f 	bl	800d880 <_vfiprintf_r>
 800bbc2:	b003      	add	sp, #12
 800bbc4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bbc8:	b004      	add	sp, #16
 800bbca:	4770      	bx	lr
 800bbcc:	20000030 	.word	0x20000030

0800bbd0 <_puts_r>:
 800bbd0:	6a03      	ldr	r3, [r0, #32]
 800bbd2:	b570      	push	{r4, r5, r6, lr}
 800bbd4:	6884      	ldr	r4, [r0, #8]
 800bbd6:	4605      	mov	r5, r0
 800bbd8:	460e      	mov	r6, r1
 800bbda:	b90b      	cbnz	r3, 800bbe0 <_puts_r+0x10>
 800bbdc:	f7ff ffb0 	bl	800bb40 <__sinit>
 800bbe0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bbe2:	07db      	lsls	r3, r3, #31
 800bbe4:	d405      	bmi.n	800bbf2 <_puts_r+0x22>
 800bbe6:	89a3      	ldrh	r3, [r4, #12]
 800bbe8:	0598      	lsls	r0, r3, #22
 800bbea:	d402      	bmi.n	800bbf2 <_puts_r+0x22>
 800bbec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bbee:	f000 f9c4 	bl	800bf7a <__retarget_lock_acquire_recursive>
 800bbf2:	89a3      	ldrh	r3, [r4, #12]
 800bbf4:	0719      	lsls	r1, r3, #28
 800bbf6:	d502      	bpl.n	800bbfe <_puts_r+0x2e>
 800bbf8:	6923      	ldr	r3, [r4, #16]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d135      	bne.n	800bc6a <_puts_r+0x9a>
 800bbfe:	4621      	mov	r1, r4
 800bc00:	4628      	mov	r0, r5
 800bc02:	f000 f8e7 	bl	800bdd4 <__swsetup_r>
 800bc06:	b380      	cbz	r0, 800bc6a <_puts_r+0x9a>
 800bc08:	f04f 35ff 	mov.w	r5, #4294967295
 800bc0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bc0e:	07da      	lsls	r2, r3, #31
 800bc10:	d405      	bmi.n	800bc1e <_puts_r+0x4e>
 800bc12:	89a3      	ldrh	r3, [r4, #12]
 800bc14:	059b      	lsls	r3, r3, #22
 800bc16:	d402      	bmi.n	800bc1e <_puts_r+0x4e>
 800bc18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bc1a:	f000 f9af 	bl	800bf7c <__retarget_lock_release_recursive>
 800bc1e:	4628      	mov	r0, r5
 800bc20:	bd70      	pop	{r4, r5, r6, pc}
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	da04      	bge.n	800bc30 <_puts_r+0x60>
 800bc26:	69a2      	ldr	r2, [r4, #24]
 800bc28:	429a      	cmp	r2, r3
 800bc2a:	dc17      	bgt.n	800bc5c <_puts_r+0x8c>
 800bc2c:	290a      	cmp	r1, #10
 800bc2e:	d015      	beq.n	800bc5c <_puts_r+0x8c>
 800bc30:	6823      	ldr	r3, [r4, #0]
 800bc32:	1c5a      	adds	r2, r3, #1
 800bc34:	6022      	str	r2, [r4, #0]
 800bc36:	7019      	strb	r1, [r3, #0]
 800bc38:	68a3      	ldr	r3, [r4, #8]
 800bc3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	60a3      	str	r3, [r4, #8]
 800bc42:	2900      	cmp	r1, #0
 800bc44:	d1ed      	bne.n	800bc22 <_puts_r+0x52>
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	da11      	bge.n	800bc6e <_puts_r+0x9e>
 800bc4a:	4622      	mov	r2, r4
 800bc4c:	210a      	movs	r1, #10
 800bc4e:	4628      	mov	r0, r5
 800bc50:	f000 f881 	bl	800bd56 <__swbuf_r>
 800bc54:	3001      	adds	r0, #1
 800bc56:	d0d7      	beq.n	800bc08 <_puts_r+0x38>
 800bc58:	250a      	movs	r5, #10
 800bc5a:	e7d7      	b.n	800bc0c <_puts_r+0x3c>
 800bc5c:	4622      	mov	r2, r4
 800bc5e:	4628      	mov	r0, r5
 800bc60:	f000 f879 	bl	800bd56 <__swbuf_r>
 800bc64:	3001      	adds	r0, #1
 800bc66:	d1e7      	bne.n	800bc38 <_puts_r+0x68>
 800bc68:	e7ce      	b.n	800bc08 <_puts_r+0x38>
 800bc6a:	3e01      	subs	r6, #1
 800bc6c:	e7e4      	b.n	800bc38 <_puts_r+0x68>
 800bc6e:	6823      	ldr	r3, [r4, #0]
 800bc70:	1c5a      	adds	r2, r3, #1
 800bc72:	6022      	str	r2, [r4, #0]
 800bc74:	220a      	movs	r2, #10
 800bc76:	701a      	strb	r2, [r3, #0]
 800bc78:	e7ee      	b.n	800bc58 <_puts_r+0x88>
	...

0800bc7c <puts>:
 800bc7c:	4b02      	ldr	r3, [pc, #8]	@ (800bc88 <puts+0xc>)
 800bc7e:	4601      	mov	r1, r0
 800bc80:	6818      	ldr	r0, [r3, #0]
 800bc82:	f7ff bfa5 	b.w	800bbd0 <_puts_r>
 800bc86:	bf00      	nop
 800bc88:	20000030 	.word	0x20000030

0800bc8c <siprintf>:
 800bc8c:	b40e      	push	{r1, r2, r3}
 800bc8e:	b510      	push	{r4, lr}
 800bc90:	b09d      	sub	sp, #116	@ 0x74
 800bc92:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bc94:	9002      	str	r0, [sp, #8]
 800bc96:	9006      	str	r0, [sp, #24]
 800bc98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bc9c:	480a      	ldr	r0, [pc, #40]	@ (800bcc8 <siprintf+0x3c>)
 800bc9e:	9107      	str	r1, [sp, #28]
 800bca0:	9104      	str	r1, [sp, #16]
 800bca2:	490a      	ldr	r1, [pc, #40]	@ (800bccc <siprintf+0x40>)
 800bca4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bca8:	9105      	str	r1, [sp, #20]
 800bcaa:	2400      	movs	r4, #0
 800bcac:	a902      	add	r1, sp, #8
 800bcae:	6800      	ldr	r0, [r0, #0]
 800bcb0:	9301      	str	r3, [sp, #4]
 800bcb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bcb4:	f001 fcbe 	bl	800d634 <_svfiprintf_r>
 800bcb8:	9b02      	ldr	r3, [sp, #8]
 800bcba:	701c      	strb	r4, [r3, #0]
 800bcbc:	b01d      	add	sp, #116	@ 0x74
 800bcbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcc2:	b003      	add	sp, #12
 800bcc4:	4770      	bx	lr
 800bcc6:	bf00      	nop
 800bcc8:	20000030 	.word	0x20000030
 800bccc:	ffff0208 	.word	0xffff0208

0800bcd0 <__sread>:
 800bcd0:	b510      	push	{r4, lr}
 800bcd2:	460c      	mov	r4, r1
 800bcd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcd8:	f000 f900 	bl	800bedc <_read_r>
 800bcdc:	2800      	cmp	r0, #0
 800bcde:	bfab      	itete	ge
 800bce0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bce2:	89a3      	ldrhlt	r3, [r4, #12]
 800bce4:	181b      	addge	r3, r3, r0
 800bce6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bcea:	bfac      	ite	ge
 800bcec:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bcee:	81a3      	strhlt	r3, [r4, #12]
 800bcf0:	bd10      	pop	{r4, pc}

0800bcf2 <__swrite>:
 800bcf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcf6:	461f      	mov	r7, r3
 800bcf8:	898b      	ldrh	r3, [r1, #12]
 800bcfa:	05db      	lsls	r3, r3, #23
 800bcfc:	4605      	mov	r5, r0
 800bcfe:	460c      	mov	r4, r1
 800bd00:	4616      	mov	r6, r2
 800bd02:	d505      	bpl.n	800bd10 <__swrite+0x1e>
 800bd04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd08:	2302      	movs	r3, #2
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	f000 f8d4 	bl	800beb8 <_lseek_r>
 800bd10:	89a3      	ldrh	r3, [r4, #12]
 800bd12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bd1a:	81a3      	strh	r3, [r4, #12]
 800bd1c:	4632      	mov	r2, r6
 800bd1e:	463b      	mov	r3, r7
 800bd20:	4628      	mov	r0, r5
 800bd22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd26:	f000 b8eb 	b.w	800bf00 <_write_r>

0800bd2a <__sseek>:
 800bd2a:	b510      	push	{r4, lr}
 800bd2c:	460c      	mov	r4, r1
 800bd2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd32:	f000 f8c1 	bl	800beb8 <_lseek_r>
 800bd36:	1c43      	adds	r3, r0, #1
 800bd38:	89a3      	ldrh	r3, [r4, #12]
 800bd3a:	bf15      	itete	ne
 800bd3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bd3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bd42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bd46:	81a3      	strheq	r3, [r4, #12]
 800bd48:	bf18      	it	ne
 800bd4a:	81a3      	strhne	r3, [r4, #12]
 800bd4c:	bd10      	pop	{r4, pc}

0800bd4e <__sclose>:
 800bd4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd52:	f000 b8a1 	b.w	800be98 <_close_r>

0800bd56 <__swbuf_r>:
 800bd56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd58:	460e      	mov	r6, r1
 800bd5a:	4614      	mov	r4, r2
 800bd5c:	4605      	mov	r5, r0
 800bd5e:	b118      	cbz	r0, 800bd68 <__swbuf_r+0x12>
 800bd60:	6a03      	ldr	r3, [r0, #32]
 800bd62:	b90b      	cbnz	r3, 800bd68 <__swbuf_r+0x12>
 800bd64:	f7ff feec 	bl	800bb40 <__sinit>
 800bd68:	69a3      	ldr	r3, [r4, #24]
 800bd6a:	60a3      	str	r3, [r4, #8]
 800bd6c:	89a3      	ldrh	r3, [r4, #12]
 800bd6e:	071a      	lsls	r2, r3, #28
 800bd70:	d501      	bpl.n	800bd76 <__swbuf_r+0x20>
 800bd72:	6923      	ldr	r3, [r4, #16]
 800bd74:	b943      	cbnz	r3, 800bd88 <__swbuf_r+0x32>
 800bd76:	4621      	mov	r1, r4
 800bd78:	4628      	mov	r0, r5
 800bd7a:	f000 f82b 	bl	800bdd4 <__swsetup_r>
 800bd7e:	b118      	cbz	r0, 800bd88 <__swbuf_r+0x32>
 800bd80:	f04f 37ff 	mov.w	r7, #4294967295
 800bd84:	4638      	mov	r0, r7
 800bd86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd88:	6823      	ldr	r3, [r4, #0]
 800bd8a:	6922      	ldr	r2, [r4, #16]
 800bd8c:	1a98      	subs	r0, r3, r2
 800bd8e:	6963      	ldr	r3, [r4, #20]
 800bd90:	b2f6      	uxtb	r6, r6
 800bd92:	4283      	cmp	r3, r0
 800bd94:	4637      	mov	r7, r6
 800bd96:	dc05      	bgt.n	800bda4 <__swbuf_r+0x4e>
 800bd98:	4621      	mov	r1, r4
 800bd9a:	4628      	mov	r0, r5
 800bd9c:	f001 ff0c 	bl	800dbb8 <_fflush_r>
 800bda0:	2800      	cmp	r0, #0
 800bda2:	d1ed      	bne.n	800bd80 <__swbuf_r+0x2a>
 800bda4:	68a3      	ldr	r3, [r4, #8]
 800bda6:	3b01      	subs	r3, #1
 800bda8:	60a3      	str	r3, [r4, #8]
 800bdaa:	6823      	ldr	r3, [r4, #0]
 800bdac:	1c5a      	adds	r2, r3, #1
 800bdae:	6022      	str	r2, [r4, #0]
 800bdb0:	701e      	strb	r6, [r3, #0]
 800bdb2:	6962      	ldr	r2, [r4, #20]
 800bdb4:	1c43      	adds	r3, r0, #1
 800bdb6:	429a      	cmp	r2, r3
 800bdb8:	d004      	beq.n	800bdc4 <__swbuf_r+0x6e>
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	07db      	lsls	r3, r3, #31
 800bdbe:	d5e1      	bpl.n	800bd84 <__swbuf_r+0x2e>
 800bdc0:	2e0a      	cmp	r6, #10
 800bdc2:	d1df      	bne.n	800bd84 <__swbuf_r+0x2e>
 800bdc4:	4621      	mov	r1, r4
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	f001 fef6 	bl	800dbb8 <_fflush_r>
 800bdcc:	2800      	cmp	r0, #0
 800bdce:	d0d9      	beq.n	800bd84 <__swbuf_r+0x2e>
 800bdd0:	e7d6      	b.n	800bd80 <__swbuf_r+0x2a>
	...

0800bdd4 <__swsetup_r>:
 800bdd4:	b538      	push	{r3, r4, r5, lr}
 800bdd6:	4b29      	ldr	r3, [pc, #164]	@ (800be7c <__swsetup_r+0xa8>)
 800bdd8:	4605      	mov	r5, r0
 800bdda:	6818      	ldr	r0, [r3, #0]
 800bddc:	460c      	mov	r4, r1
 800bdde:	b118      	cbz	r0, 800bde8 <__swsetup_r+0x14>
 800bde0:	6a03      	ldr	r3, [r0, #32]
 800bde2:	b90b      	cbnz	r3, 800bde8 <__swsetup_r+0x14>
 800bde4:	f7ff feac 	bl	800bb40 <__sinit>
 800bde8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdec:	0719      	lsls	r1, r3, #28
 800bdee:	d422      	bmi.n	800be36 <__swsetup_r+0x62>
 800bdf0:	06da      	lsls	r2, r3, #27
 800bdf2:	d407      	bmi.n	800be04 <__swsetup_r+0x30>
 800bdf4:	2209      	movs	r2, #9
 800bdf6:	602a      	str	r2, [r5, #0]
 800bdf8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdfc:	81a3      	strh	r3, [r4, #12]
 800bdfe:	f04f 30ff 	mov.w	r0, #4294967295
 800be02:	e033      	b.n	800be6c <__swsetup_r+0x98>
 800be04:	0758      	lsls	r0, r3, #29
 800be06:	d512      	bpl.n	800be2e <__swsetup_r+0x5a>
 800be08:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800be0a:	b141      	cbz	r1, 800be1e <__swsetup_r+0x4a>
 800be0c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be10:	4299      	cmp	r1, r3
 800be12:	d002      	beq.n	800be1a <__swsetup_r+0x46>
 800be14:	4628      	mov	r0, r5
 800be16:	f000 ff37 	bl	800cc88 <_free_r>
 800be1a:	2300      	movs	r3, #0
 800be1c:	6363      	str	r3, [r4, #52]	@ 0x34
 800be1e:	89a3      	ldrh	r3, [r4, #12]
 800be20:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800be24:	81a3      	strh	r3, [r4, #12]
 800be26:	2300      	movs	r3, #0
 800be28:	6063      	str	r3, [r4, #4]
 800be2a:	6923      	ldr	r3, [r4, #16]
 800be2c:	6023      	str	r3, [r4, #0]
 800be2e:	89a3      	ldrh	r3, [r4, #12]
 800be30:	f043 0308 	orr.w	r3, r3, #8
 800be34:	81a3      	strh	r3, [r4, #12]
 800be36:	6923      	ldr	r3, [r4, #16]
 800be38:	b94b      	cbnz	r3, 800be4e <__swsetup_r+0x7a>
 800be3a:	89a3      	ldrh	r3, [r4, #12]
 800be3c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be44:	d003      	beq.n	800be4e <__swsetup_r+0x7a>
 800be46:	4621      	mov	r1, r4
 800be48:	4628      	mov	r0, r5
 800be4a:	f001 ff15 	bl	800dc78 <__smakebuf_r>
 800be4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be52:	f013 0201 	ands.w	r2, r3, #1
 800be56:	d00a      	beq.n	800be6e <__swsetup_r+0x9a>
 800be58:	2200      	movs	r2, #0
 800be5a:	60a2      	str	r2, [r4, #8]
 800be5c:	6962      	ldr	r2, [r4, #20]
 800be5e:	4252      	negs	r2, r2
 800be60:	61a2      	str	r2, [r4, #24]
 800be62:	6922      	ldr	r2, [r4, #16]
 800be64:	b942      	cbnz	r2, 800be78 <__swsetup_r+0xa4>
 800be66:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be6a:	d1c5      	bne.n	800bdf8 <__swsetup_r+0x24>
 800be6c:	bd38      	pop	{r3, r4, r5, pc}
 800be6e:	0799      	lsls	r1, r3, #30
 800be70:	bf58      	it	pl
 800be72:	6962      	ldrpl	r2, [r4, #20]
 800be74:	60a2      	str	r2, [r4, #8]
 800be76:	e7f4      	b.n	800be62 <__swsetup_r+0x8e>
 800be78:	2000      	movs	r0, #0
 800be7a:	e7f7      	b.n	800be6c <__swsetup_r+0x98>
 800be7c:	20000030 	.word	0x20000030

0800be80 <memset>:
 800be80:	4402      	add	r2, r0
 800be82:	4603      	mov	r3, r0
 800be84:	4293      	cmp	r3, r2
 800be86:	d100      	bne.n	800be8a <memset+0xa>
 800be88:	4770      	bx	lr
 800be8a:	f803 1b01 	strb.w	r1, [r3], #1
 800be8e:	e7f9      	b.n	800be84 <memset+0x4>

0800be90 <_localeconv_r>:
 800be90:	4800      	ldr	r0, [pc, #0]	@ (800be94 <_localeconv_r+0x4>)
 800be92:	4770      	bx	lr
 800be94:	20000170 	.word	0x20000170

0800be98 <_close_r>:
 800be98:	b538      	push	{r3, r4, r5, lr}
 800be9a:	4d06      	ldr	r5, [pc, #24]	@ (800beb4 <_close_r+0x1c>)
 800be9c:	2300      	movs	r3, #0
 800be9e:	4604      	mov	r4, r0
 800bea0:	4608      	mov	r0, r1
 800bea2:	602b      	str	r3, [r5, #0]
 800bea4:	f7f8 fc90 	bl	80047c8 <_close>
 800bea8:	1c43      	adds	r3, r0, #1
 800beaa:	d102      	bne.n	800beb2 <_close_r+0x1a>
 800beac:	682b      	ldr	r3, [r5, #0]
 800beae:	b103      	cbz	r3, 800beb2 <_close_r+0x1a>
 800beb0:	6023      	str	r3, [r4, #0]
 800beb2:	bd38      	pop	{r3, r4, r5, pc}
 800beb4:	20000fb0 	.word	0x20000fb0

0800beb8 <_lseek_r>:
 800beb8:	b538      	push	{r3, r4, r5, lr}
 800beba:	4d07      	ldr	r5, [pc, #28]	@ (800bed8 <_lseek_r+0x20>)
 800bebc:	4604      	mov	r4, r0
 800bebe:	4608      	mov	r0, r1
 800bec0:	4611      	mov	r1, r2
 800bec2:	2200      	movs	r2, #0
 800bec4:	602a      	str	r2, [r5, #0]
 800bec6:	461a      	mov	r2, r3
 800bec8:	f7f8 fca5 	bl	8004816 <_lseek>
 800becc:	1c43      	adds	r3, r0, #1
 800bece:	d102      	bne.n	800bed6 <_lseek_r+0x1e>
 800bed0:	682b      	ldr	r3, [r5, #0]
 800bed2:	b103      	cbz	r3, 800bed6 <_lseek_r+0x1e>
 800bed4:	6023      	str	r3, [r4, #0]
 800bed6:	bd38      	pop	{r3, r4, r5, pc}
 800bed8:	20000fb0 	.word	0x20000fb0

0800bedc <_read_r>:
 800bedc:	b538      	push	{r3, r4, r5, lr}
 800bede:	4d07      	ldr	r5, [pc, #28]	@ (800befc <_read_r+0x20>)
 800bee0:	4604      	mov	r4, r0
 800bee2:	4608      	mov	r0, r1
 800bee4:	4611      	mov	r1, r2
 800bee6:	2200      	movs	r2, #0
 800bee8:	602a      	str	r2, [r5, #0]
 800beea:	461a      	mov	r2, r3
 800beec:	f7f8 fc33 	bl	8004756 <_read>
 800bef0:	1c43      	adds	r3, r0, #1
 800bef2:	d102      	bne.n	800befa <_read_r+0x1e>
 800bef4:	682b      	ldr	r3, [r5, #0]
 800bef6:	b103      	cbz	r3, 800befa <_read_r+0x1e>
 800bef8:	6023      	str	r3, [r4, #0]
 800befa:	bd38      	pop	{r3, r4, r5, pc}
 800befc:	20000fb0 	.word	0x20000fb0

0800bf00 <_write_r>:
 800bf00:	b538      	push	{r3, r4, r5, lr}
 800bf02:	4d07      	ldr	r5, [pc, #28]	@ (800bf20 <_write_r+0x20>)
 800bf04:	4604      	mov	r4, r0
 800bf06:	4608      	mov	r0, r1
 800bf08:	4611      	mov	r1, r2
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	602a      	str	r2, [r5, #0]
 800bf0e:	461a      	mov	r2, r3
 800bf10:	f7f8 fc3e 	bl	8004790 <_write>
 800bf14:	1c43      	adds	r3, r0, #1
 800bf16:	d102      	bne.n	800bf1e <_write_r+0x1e>
 800bf18:	682b      	ldr	r3, [r5, #0]
 800bf1a:	b103      	cbz	r3, 800bf1e <_write_r+0x1e>
 800bf1c:	6023      	str	r3, [r4, #0]
 800bf1e:	bd38      	pop	{r3, r4, r5, pc}
 800bf20:	20000fb0 	.word	0x20000fb0

0800bf24 <__errno>:
 800bf24:	4b01      	ldr	r3, [pc, #4]	@ (800bf2c <__errno+0x8>)
 800bf26:	6818      	ldr	r0, [r3, #0]
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	20000030 	.word	0x20000030

0800bf30 <__libc_init_array>:
 800bf30:	b570      	push	{r4, r5, r6, lr}
 800bf32:	4d0d      	ldr	r5, [pc, #52]	@ (800bf68 <__libc_init_array+0x38>)
 800bf34:	4c0d      	ldr	r4, [pc, #52]	@ (800bf6c <__libc_init_array+0x3c>)
 800bf36:	1b64      	subs	r4, r4, r5
 800bf38:	10a4      	asrs	r4, r4, #2
 800bf3a:	2600      	movs	r6, #0
 800bf3c:	42a6      	cmp	r6, r4
 800bf3e:	d109      	bne.n	800bf54 <__libc_init_array+0x24>
 800bf40:	4d0b      	ldr	r5, [pc, #44]	@ (800bf70 <__libc_init_array+0x40>)
 800bf42:	4c0c      	ldr	r4, [pc, #48]	@ (800bf74 <__libc_init_array+0x44>)
 800bf44:	f001 ffd4 	bl	800def0 <_init>
 800bf48:	1b64      	subs	r4, r4, r5
 800bf4a:	10a4      	asrs	r4, r4, #2
 800bf4c:	2600      	movs	r6, #0
 800bf4e:	42a6      	cmp	r6, r4
 800bf50:	d105      	bne.n	800bf5e <__libc_init_array+0x2e>
 800bf52:	bd70      	pop	{r4, r5, r6, pc}
 800bf54:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf58:	4798      	blx	r3
 800bf5a:	3601      	adds	r6, #1
 800bf5c:	e7ee      	b.n	800bf3c <__libc_init_array+0xc>
 800bf5e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bf62:	4798      	blx	r3
 800bf64:	3601      	adds	r6, #1
 800bf66:	e7f2      	b.n	800bf4e <__libc_init_array+0x1e>
 800bf68:	0800e6d4 	.word	0x0800e6d4
 800bf6c:	0800e6d4 	.word	0x0800e6d4
 800bf70:	0800e6d4 	.word	0x0800e6d4
 800bf74:	0800e6d8 	.word	0x0800e6d8

0800bf78 <__retarget_lock_init_recursive>:
 800bf78:	4770      	bx	lr

0800bf7a <__retarget_lock_acquire_recursive>:
 800bf7a:	4770      	bx	lr

0800bf7c <__retarget_lock_release_recursive>:
 800bf7c:	4770      	bx	lr

0800bf7e <memcpy>:
 800bf7e:	440a      	add	r2, r1
 800bf80:	4291      	cmp	r1, r2
 800bf82:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf86:	d100      	bne.n	800bf8a <memcpy+0xc>
 800bf88:	4770      	bx	lr
 800bf8a:	b510      	push	{r4, lr}
 800bf8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf90:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf94:	4291      	cmp	r1, r2
 800bf96:	d1f9      	bne.n	800bf8c <memcpy+0xe>
 800bf98:	bd10      	pop	{r4, pc}
	...

0800bf9c <__assert_func>:
 800bf9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf9e:	4614      	mov	r4, r2
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	4b09      	ldr	r3, [pc, #36]	@ (800bfc8 <__assert_func+0x2c>)
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	4605      	mov	r5, r0
 800bfa8:	68d8      	ldr	r0, [r3, #12]
 800bfaa:	b14c      	cbz	r4, 800bfc0 <__assert_func+0x24>
 800bfac:	4b07      	ldr	r3, [pc, #28]	@ (800bfcc <__assert_func+0x30>)
 800bfae:	9100      	str	r1, [sp, #0]
 800bfb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bfb4:	4906      	ldr	r1, [pc, #24]	@ (800bfd0 <__assert_func+0x34>)
 800bfb6:	462b      	mov	r3, r5
 800bfb8:	f001 fe26 	bl	800dc08 <fiprintf>
 800bfbc:	f001 fee4 	bl	800dd88 <abort>
 800bfc0:	4b04      	ldr	r3, [pc, #16]	@ (800bfd4 <__assert_func+0x38>)
 800bfc2:	461c      	mov	r4, r3
 800bfc4:	e7f3      	b.n	800bfae <__assert_func+0x12>
 800bfc6:	bf00      	nop
 800bfc8:	20000030 	.word	0x20000030
 800bfcc:	0800e39f 	.word	0x0800e39f
 800bfd0:	0800e3ac 	.word	0x0800e3ac
 800bfd4:	0800e3da 	.word	0x0800e3da

0800bfd8 <quorem>:
 800bfd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfdc:	6903      	ldr	r3, [r0, #16]
 800bfde:	690c      	ldr	r4, [r1, #16]
 800bfe0:	42a3      	cmp	r3, r4
 800bfe2:	4607      	mov	r7, r0
 800bfe4:	db7e      	blt.n	800c0e4 <quorem+0x10c>
 800bfe6:	3c01      	subs	r4, #1
 800bfe8:	f101 0814 	add.w	r8, r1, #20
 800bfec:	00a3      	lsls	r3, r4, #2
 800bfee:	f100 0514 	add.w	r5, r0, #20
 800bff2:	9300      	str	r3, [sp, #0]
 800bff4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bff8:	9301      	str	r3, [sp, #4]
 800bffa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bffe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c002:	3301      	adds	r3, #1
 800c004:	429a      	cmp	r2, r3
 800c006:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c00a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c00e:	d32e      	bcc.n	800c06e <quorem+0x96>
 800c010:	f04f 0a00 	mov.w	sl, #0
 800c014:	46c4      	mov	ip, r8
 800c016:	46ae      	mov	lr, r5
 800c018:	46d3      	mov	fp, sl
 800c01a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c01e:	b298      	uxth	r0, r3
 800c020:	fb06 a000 	mla	r0, r6, r0, sl
 800c024:	0c02      	lsrs	r2, r0, #16
 800c026:	0c1b      	lsrs	r3, r3, #16
 800c028:	fb06 2303 	mla	r3, r6, r3, r2
 800c02c:	f8de 2000 	ldr.w	r2, [lr]
 800c030:	b280      	uxth	r0, r0
 800c032:	b292      	uxth	r2, r2
 800c034:	1a12      	subs	r2, r2, r0
 800c036:	445a      	add	r2, fp
 800c038:	f8de 0000 	ldr.w	r0, [lr]
 800c03c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c040:	b29b      	uxth	r3, r3
 800c042:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c046:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c04a:	b292      	uxth	r2, r2
 800c04c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c050:	45e1      	cmp	r9, ip
 800c052:	f84e 2b04 	str.w	r2, [lr], #4
 800c056:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c05a:	d2de      	bcs.n	800c01a <quorem+0x42>
 800c05c:	9b00      	ldr	r3, [sp, #0]
 800c05e:	58eb      	ldr	r3, [r5, r3]
 800c060:	b92b      	cbnz	r3, 800c06e <quorem+0x96>
 800c062:	9b01      	ldr	r3, [sp, #4]
 800c064:	3b04      	subs	r3, #4
 800c066:	429d      	cmp	r5, r3
 800c068:	461a      	mov	r2, r3
 800c06a:	d32f      	bcc.n	800c0cc <quorem+0xf4>
 800c06c:	613c      	str	r4, [r7, #16]
 800c06e:	4638      	mov	r0, r7
 800c070:	f001 f97c 	bl	800d36c <__mcmp>
 800c074:	2800      	cmp	r0, #0
 800c076:	db25      	blt.n	800c0c4 <quorem+0xec>
 800c078:	4629      	mov	r1, r5
 800c07a:	2000      	movs	r0, #0
 800c07c:	f858 2b04 	ldr.w	r2, [r8], #4
 800c080:	f8d1 c000 	ldr.w	ip, [r1]
 800c084:	fa1f fe82 	uxth.w	lr, r2
 800c088:	fa1f f38c 	uxth.w	r3, ip
 800c08c:	eba3 030e 	sub.w	r3, r3, lr
 800c090:	4403      	add	r3, r0
 800c092:	0c12      	lsrs	r2, r2, #16
 800c094:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c098:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c09c:	b29b      	uxth	r3, r3
 800c09e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0a2:	45c1      	cmp	r9, r8
 800c0a4:	f841 3b04 	str.w	r3, [r1], #4
 800c0a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c0ac:	d2e6      	bcs.n	800c07c <quorem+0xa4>
 800c0ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0b6:	b922      	cbnz	r2, 800c0c2 <quorem+0xea>
 800c0b8:	3b04      	subs	r3, #4
 800c0ba:	429d      	cmp	r5, r3
 800c0bc:	461a      	mov	r2, r3
 800c0be:	d30b      	bcc.n	800c0d8 <quorem+0x100>
 800c0c0:	613c      	str	r4, [r7, #16]
 800c0c2:	3601      	adds	r6, #1
 800c0c4:	4630      	mov	r0, r6
 800c0c6:	b003      	add	sp, #12
 800c0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0cc:	6812      	ldr	r2, [r2, #0]
 800c0ce:	3b04      	subs	r3, #4
 800c0d0:	2a00      	cmp	r2, #0
 800c0d2:	d1cb      	bne.n	800c06c <quorem+0x94>
 800c0d4:	3c01      	subs	r4, #1
 800c0d6:	e7c6      	b.n	800c066 <quorem+0x8e>
 800c0d8:	6812      	ldr	r2, [r2, #0]
 800c0da:	3b04      	subs	r3, #4
 800c0dc:	2a00      	cmp	r2, #0
 800c0de:	d1ef      	bne.n	800c0c0 <quorem+0xe8>
 800c0e0:	3c01      	subs	r4, #1
 800c0e2:	e7ea      	b.n	800c0ba <quorem+0xe2>
 800c0e4:	2000      	movs	r0, #0
 800c0e6:	e7ee      	b.n	800c0c6 <quorem+0xee>

0800c0e8 <_dtoa_r>:
 800c0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0ec:	69c7      	ldr	r7, [r0, #28]
 800c0ee:	b097      	sub	sp, #92	@ 0x5c
 800c0f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c0f4:	ec55 4b10 	vmov	r4, r5, d0
 800c0f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c0fa:	9107      	str	r1, [sp, #28]
 800c0fc:	4681      	mov	r9, r0
 800c0fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800c100:	9311      	str	r3, [sp, #68]	@ 0x44
 800c102:	b97f      	cbnz	r7, 800c124 <_dtoa_r+0x3c>
 800c104:	2010      	movs	r0, #16
 800c106:	f000 fe09 	bl	800cd1c <malloc>
 800c10a:	4602      	mov	r2, r0
 800c10c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c110:	b920      	cbnz	r0, 800c11c <_dtoa_r+0x34>
 800c112:	4ba9      	ldr	r3, [pc, #676]	@ (800c3b8 <_dtoa_r+0x2d0>)
 800c114:	21ef      	movs	r1, #239	@ 0xef
 800c116:	48a9      	ldr	r0, [pc, #676]	@ (800c3bc <_dtoa_r+0x2d4>)
 800c118:	f7ff ff40 	bl	800bf9c <__assert_func>
 800c11c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c120:	6007      	str	r7, [r0, #0]
 800c122:	60c7      	str	r7, [r0, #12]
 800c124:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c128:	6819      	ldr	r1, [r3, #0]
 800c12a:	b159      	cbz	r1, 800c144 <_dtoa_r+0x5c>
 800c12c:	685a      	ldr	r2, [r3, #4]
 800c12e:	604a      	str	r2, [r1, #4]
 800c130:	2301      	movs	r3, #1
 800c132:	4093      	lsls	r3, r2
 800c134:	608b      	str	r3, [r1, #8]
 800c136:	4648      	mov	r0, r9
 800c138:	f000 fee6 	bl	800cf08 <_Bfree>
 800c13c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c140:	2200      	movs	r2, #0
 800c142:	601a      	str	r2, [r3, #0]
 800c144:	1e2b      	subs	r3, r5, #0
 800c146:	bfb9      	ittee	lt
 800c148:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c14c:	9305      	strlt	r3, [sp, #20]
 800c14e:	2300      	movge	r3, #0
 800c150:	6033      	strge	r3, [r6, #0]
 800c152:	9f05      	ldr	r7, [sp, #20]
 800c154:	4b9a      	ldr	r3, [pc, #616]	@ (800c3c0 <_dtoa_r+0x2d8>)
 800c156:	bfbc      	itt	lt
 800c158:	2201      	movlt	r2, #1
 800c15a:	6032      	strlt	r2, [r6, #0]
 800c15c:	43bb      	bics	r3, r7
 800c15e:	d112      	bne.n	800c186 <_dtoa_r+0x9e>
 800c160:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c162:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c166:	6013      	str	r3, [r2, #0]
 800c168:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c16c:	4323      	orrs	r3, r4
 800c16e:	f000 855a 	beq.w	800cc26 <_dtoa_r+0xb3e>
 800c172:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c174:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c3d4 <_dtoa_r+0x2ec>
 800c178:	2b00      	cmp	r3, #0
 800c17a:	f000 855c 	beq.w	800cc36 <_dtoa_r+0xb4e>
 800c17e:	f10a 0303 	add.w	r3, sl, #3
 800c182:	f000 bd56 	b.w	800cc32 <_dtoa_r+0xb4a>
 800c186:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c18a:	2200      	movs	r2, #0
 800c18c:	ec51 0b17 	vmov	r0, r1, d7
 800c190:	2300      	movs	r3, #0
 800c192:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c196:	f7f4 fc97 	bl	8000ac8 <__aeabi_dcmpeq>
 800c19a:	4680      	mov	r8, r0
 800c19c:	b158      	cbz	r0, 800c1b6 <_dtoa_r+0xce>
 800c19e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	6013      	str	r3, [r2, #0]
 800c1a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c1a6:	b113      	cbz	r3, 800c1ae <_dtoa_r+0xc6>
 800c1a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c1aa:	4b86      	ldr	r3, [pc, #536]	@ (800c3c4 <_dtoa_r+0x2dc>)
 800c1ac:	6013      	str	r3, [r2, #0]
 800c1ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c3d8 <_dtoa_r+0x2f0>
 800c1b2:	f000 bd40 	b.w	800cc36 <_dtoa_r+0xb4e>
 800c1b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c1ba:	aa14      	add	r2, sp, #80	@ 0x50
 800c1bc:	a915      	add	r1, sp, #84	@ 0x54
 800c1be:	4648      	mov	r0, r9
 800c1c0:	f001 f984 	bl	800d4cc <__d2b>
 800c1c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c1c8:	9002      	str	r0, [sp, #8]
 800c1ca:	2e00      	cmp	r6, #0
 800c1cc:	d078      	beq.n	800c2c0 <_dtoa_r+0x1d8>
 800c1ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c1d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c1d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c1e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c1e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	2200      	movs	r2, #0
 800c1ec:	4b76      	ldr	r3, [pc, #472]	@ (800c3c8 <_dtoa_r+0x2e0>)
 800c1ee:	f7f4 f84b 	bl	8000288 <__aeabi_dsub>
 800c1f2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c3a0 <_dtoa_r+0x2b8>)
 800c1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f8:	f7f4 f9fe 	bl	80005f8 <__aeabi_dmul>
 800c1fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c3a8 <_dtoa_r+0x2c0>)
 800c1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c202:	f7f4 f843 	bl	800028c <__adddf3>
 800c206:	4604      	mov	r4, r0
 800c208:	4630      	mov	r0, r6
 800c20a:	460d      	mov	r5, r1
 800c20c:	f7f4 f98a 	bl	8000524 <__aeabi_i2d>
 800c210:	a367      	add	r3, pc, #412	@ (adr r3, 800c3b0 <_dtoa_r+0x2c8>)
 800c212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c216:	f7f4 f9ef 	bl	80005f8 <__aeabi_dmul>
 800c21a:	4602      	mov	r2, r0
 800c21c:	460b      	mov	r3, r1
 800c21e:	4620      	mov	r0, r4
 800c220:	4629      	mov	r1, r5
 800c222:	f7f4 f833 	bl	800028c <__adddf3>
 800c226:	4604      	mov	r4, r0
 800c228:	460d      	mov	r5, r1
 800c22a:	f7f4 fc95 	bl	8000b58 <__aeabi_d2iz>
 800c22e:	2200      	movs	r2, #0
 800c230:	4607      	mov	r7, r0
 800c232:	2300      	movs	r3, #0
 800c234:	4620      	mov	r0, r4
 800c236:	4629      	mov	r1, r5
 800c238:	f7f4 fc50 	bl	8000adc <__aeabi_dcmplt>
 800c23c:	b140      	cbz	r0, 800c250 <_dtoa_r+0x168>
 800c23e:	4638      	mov	r0, r7
 800c240:	f7f4 f970 	bl	8000524 <__aeabi_i2d>
 800c244:	4622      	mov	r2, r4
 800c246:	462b      	mov	r3, r5
 800c248:	f7f4 fc3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c24c:	b900      	cbnz	r0, 800c250 <_dtoa_r+0x168>
 800c24e:	3f01      	subs	r7, #1
 800c250:	2f16      	cmp	r7, #22
 800c252:	d852      	bhi.n	800c2fa <_dtoa_r+0x212>
 800c254:	4b5d      	ldr	r3, [pc, #372]	@ (800c3cc <_dtoa_r+0x2e4>)
 800c256:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c262:	f7f4 fc3b 	bl	8000adc <__aeabi_dcmplt>
 800c266:	2800      	cmp	r0, #0
 800c268:	d049      	beq.n	800c2fe <_dtoa_r+0x216>
 800c26a:	3f01      	subs	r7, #1
 800c26c:	2300      	movs	r3, #0
 800c26e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c270:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c272:	1b9b      	subs	r3, r3, r6
 800c274:	1e5a      	subs	r2, r3, #1
 800c276:	bf45      	ittet	mi
 800c278:	f1c3 0301 	rsbmi	r3, r3, #1
 800c27c:	9300      	strmi	r3, [sp, #0]
 800c27e:	2300      	movpl	r3, #0
 800c280:	2300      	movmi	r3, #0
 800c282:	9206      	str	r2, [sp, #24]
 800c284:	bf54      	ite	pl
 800c286:	9300      	strpl	r3, [sp, #0]
 800c288:	9306      	strmi	r3, [sp, #24]
 800c28a:	2f00      	cmp	r7, #0
 800c28c:	db39      	blt.n	800c302 <_dtoa_r+0x21a>
 800c28e:	9b06      	ldr	r3, [sp, #24]
 800c290:	970d      	str	r7, [sp, #52]	@ 0x34
 800c292:	443b      	add	r3, r7
 800c294:	9306      	str	r3, [sp, #24]
 800c296:	2300      	movs	r3, #0
 800c298:	9308      	str	r3, [sp, #32]
 800c29a:	9b07      	ldr	r3, [sp, #28]
 800c29c:	2b09      	cmp	r3, #9
 800c29e:	d863      	bhi.n	800c368 <_dtoa_r+0x280>
 800c2a0:	2b05      	cmp	r3, #5
 800c2a2:	bfc4      	itt	gt
 800c2a4:	3b04      	subgt	r3, #4
 800c2a6:	9307      	strgt	r3, [sp, #28]
 800c2a8:	9b07      	ldr	r3, [sp, #28]
 800c2aa:	f1a3 0302 	sub.w	r3, r3, #2
 800c2ae:	bfcc      	ite	gt
 800c2b0:	2400      	movgt	r4, #0
 800c2b2:	2401      	movle	r4, #1
 800c2b4:	2b03      	cmp	r3, #3
 800c2b6:	d863      	bhi.n	800c380 <_dtoa_r+0x298>
 800c2b8:	e8df f003 	tbb	[pc, r3]
 800c2bc:	2b375452 	.word	0x2b375452
 800c2c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c2c4:	441e      	add	r6, r3
 800c2c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c2ca:	2b20      	cmp	r3, #32
 800c2cc:	bfc1      	itttt	gt
 800c2ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c2d2:	409f      	lslgt	r7, r3
 800c2d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c2d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c2dc:	bfd6      	itet	le
 800c2de:	f1c3 0320 	rsble	r3, r3, #32
 800c2e2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c2e6:	fa04 f003 	lslle.w	r0, r4, r3
 800c2ea:	f7f4 f90b 	bl	8000504 <__aeabi_ui2d>
 800c2ee:	2201      	movs	r2, #1
 800c2f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c2f4:	3e01      	subs	r6, #1
 800c2f6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c2f8:	e776      	b.n	800c1e8 <_dtoa_r+0x100>
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e7b7      	b.n	800c26e <_dtoa_r+0x186>
 800c2fe:	9010      	str	r0, [sp, #64]	@ 0x40
 800c300:	e7b6      	b.n	800c270 <_dtoa_r+0x188>
 800c302:	9b00      	ldr	r3, [sp, #0]
 800c304:	1bdb      	subs	r3, r3, r7
 800c306:	9300      	str	r3, [sp, #0]
 800c308:	427b      	negs	r3, r7
 800c30a:	9308      	str	r3, [sp, #32]
 800c30c:	2300      	movs	r3, #0
 800c30e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c310:	e7c3      	b.n	800c29a <_dtoa_r+0x1b2>
 800c312:	2301      	movs	r3, #1
 800c314:	9309      	str	r3, [sp, #36]	@ 0x24
 800c316:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c318:	eb07 0b03 	add.w	fp, r7, r3
 800c31c:	f10b 0301 	add.w	r3, fp, #1
 800c320:	2b01      	cmp	r3, #1
 800c322:	9303      	str	r3, [sp, #12]
 800c324:	bfb8      	it	lt
 800c326:	2301      	movlt	r3, #1
 800c328:	e006      	b.n	800c338 <_dtoa_r+0x250>
 800c32a:	2301      	movs	r3, #1
 800c32c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c32e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c330:	2b00      	cmp	r3, #0
 800c332:	dd28      	ble.n	800c386 <_dtoa_r+0x29e>
 800c334:	469b      	mov	fp, r3
 800c336:	9303      	str	r3, [sp, #12]
 800c338:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c33c:	2100      	movs	r1, #0
 800c33e:	2204      	movs	r2, #4
 800c340:	f102 0514 	add.w	r5, r2, #20
 800c344:	429d      	cmp	r5, r3
 800c346:	d926      	bls.n	800c396 <_dtoa_r+0x2ae>
 800c348:	6041      	str	r1, [r0, #4]
 800c34a:	4648      	mov	r0, r9
 800c34c:	f000 fd9c 	bl	800ce88 <_Balloc>
 800c350:	4682      	mov	sl, r0
 800c352:	2800      	cmp	r0, #0
 800c354:	d142      	bne.n	800c3dc <_dtoa_r+0x2f4>
 800c356:	4b1e      	ldr	r3, [pc, #120]	@ (800c3d0 <_dtoa_r+0x2e8>)
 800c358:	4602      	mov	r2, r0
 800c35a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c35e:	e6da      	b.n	800c116 <_dtoa_r+0x2e>
 800c360:	2300      	movs	r3, #0
 800c362:	e7e3      	b.n	800c32c <_dtoa_r+0x244>
 800c364:	2300      	movs	r3, #0
 800c366:	e7d5      	b.n	800c314 <_dtoa_r+0x22c>
 800c368:	2401      	movs	r4, #1
 800c36a:	2300      	movs	r3, #0
 800c36c:	9307      	str	r3, [sp, #28]
 800c36e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c370:	f04f 3bff 	mov.w	fp, #4294967295
 800c374:	2200      	movs	r2, #0
 800c376:	f8cd b00c 	str.w	fp, [sp, #12]
 800c37a:	2312      	movs	r3, #18
 800c37c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c37e:	e7db      	b.n	800c338 <_dtoa_r+0x250>
 800c380:	2301      	movs	r3, #1
 800c382:	9309      	str	r3, [sp, #36]	@ 0x24
 800c384:	e7f4      	b.n	800c370 <_dtoa_r+0x288>
 800c386:	f04f 0b01 	mov.w	fp, #1
 800c38a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c38e:	465b      	mov	r3, fp
 800c390:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c394:	e7d0      	b.n	800c338 <_dtoa_r+0x250>
 800c396:	3101      	adds	r1, #1
 800c398:	0052      	lsls	r2, r2, #1
 800c39a:	e7d1      	b.n	800c340 <_dtoa_r+0x258>
 800c39c:	f3af 8000 	nop.w
 800c3a0:	636f4361 	.word	0x636f4361
 800c3a4:	3fd287a7 	.word	0x3fd287a7
 800c3a8:	8b60c8b3 	.word	0x8b60c8b3
 800c3ac:	3fc68a28 	.word	0x3fc68a28
 800c3b0:	509f79fb 	.word	0x509f79fb
 800c3b4:	3fd34413 	.word	0x3fd34413
 800c3b8:	0800e2fc 	.word	0x0800e2fc
 800c3bc:	0800e3e8 	.word	0x0800e3e8
 800c3c0:	7ff00000 	.word	0x7ff00000
 800c3c4:	0800e37c 	.word	0x0800e37c
 800c3c8:	3ff80000 	.word	0x3ff80000
 800c3cc:	0800e500 	.word	0x0800e500
 800c3d0:	0800e440 	.word	0x0800e440
 800c3d4:	0800e3e4 	.word	0x0800e3e4
 800c3d8:	0800e37b 	.word	0x0800e37b
 800c3dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c3e0:	6018      	str	r0, [r3, #0]
 800c3e2:	9b03      	ldr	r3, [sp, #12]
 800c3e4:	2b0e      	cmp	r3, #14
 800c3e6:	f200 80a1 	bhi.w	800c52c <_dtoa_r+0x444>
 800c3ea:	2c00      	cmp	r4, #0
 800c3ec:	f000 809e 	beq.w	800c52c <_dtoa_r+0x444>
 800c3f0:	2f00      	cmp	r7, #0
 800c3f2:	dd33      	ble.n	800c45c <_dtoa_r+0x374>
 800c3f4:	4b9c      	ldr	r3, [pc, #624]	@ (800c668 <_dtoa_r+0x580>)
 800c3f6:	f007 020f 	and.w	r2, r7, #15
 800c3fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3fe:	ed93 7b00 	vldr	d7, [r3]
 800c402:	05f8      	lsls	r0, r7, #23
 800c404:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c408:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c40c:	d516      	bpl.n	800c43c <_dtoa_r+0x354>
 800c40e:	4b97      	ldr	r3, [pc, #604]	@ (800c66c <_dtoa_r+0x584>)
 800c410:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c414:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c418:	f7f4 fa18 	bl	800084c <__aeabi_ddiv>
 800c41c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c420:	f004 040f 	and.w	r4, r4, #15
 800c424:	2603      	movs	r6, #3
 800c426:	4d91      	ldr	r5, [pc, #580]	@ (800c66c <_dtoa_r+0x584>)
 800c428:	b954      	cbnz	r4, 800c440 <_dtoa_r+0x358>
 800c42a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c42e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c432:	f7f4 fa0b 	bl	800084c <__aeabi_ddiv>
 800c436:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c43a:	e028      	b.n	800c48e <_dtoa_r+0x3a6>
 800c43c:	2602      	movs	r6, #2
 800c43e:	e7f2      	b.n	800c426 <_dtoa_r+0x33e>
 800c440:	07e1      	lsls	r1, r4, #31
 800c442:	d508      	bpl.n	800c456 <_dtoa_r+0x36e>
 800c444:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c448:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c44c:	f7f4 f8d4 	bl	80005f8 <__aeabi_dmul>
 800c450:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c454:	3601      	adds	r6, #1
 800c456:	1064      	asrs	r4, r4, #1
 800c458:	3508      	adds	r5, #8
 800c45a:	e7e5      	b.n	800c428 <_dtoa_r+0x340>
 800c45c:	f000 80af 	beq.w	800c5be <_dtoa_r+0x4d6>
 800c460:	427c      	negs	r4, r7
 800c462:	4b81      	ldr	r3, [pc, #516]	@ (800c668 <_dtoa_r+0x580>)
 800c464:	4d81      	ldr	r5, [pc, #516]	@ (800c66c <_dtoa_r+0x584>)
 800c466:	f004 020f 	and.w	r2, r4, #15
 800c46a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c46e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c472:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c476:	f7f4 f8bf 	bl	80005f8 <__aeabi_dmul>
 800c47a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c47e:	1124      	asrs	r4, r4, #4
 800c480:	2300      	movs	r3, #0
 800c482:	2602      	movs	r6, #2
 800c484:	2c00      	cmp	r4, #0
 800c486:	f040 808f 	bne.w	800c5a8 <_dtoa_r+0x4c0>
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d1d3      	bne.n	800c436 <_dtoa_r+0x34e>
 800c48e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c490:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c494:	2b00      	cmp	r3, #0
 800c496:	f000 8094 	beq.w	800c5c2 <_dtoa_r+0x4da>
 800c49a:	4b75      	ldr	r3, [pc, #468]	@ (800c670 <_dtoa_r+0x588>)
 800c49c:	2200      	movs	r2, #0
 800c49e:	4620      	mov	r0, r4
 800c4a0:	4629      	mov	r1, r5
 800c4a2:	f7f4 fb1b 	bl	8000adc <__aeabi_dcmplt>
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	f000 808b 	beq.w	800c5c2 <_dtoa_r+0x4da>
 800c4ac:	9b03      	ldr	r3, [sp, #12]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	f000 8087 	beq.w	800c5c2 <_dtoa_r+0x4da>
 800c4b4:	f1bb 0f00 	cmp.w	fp, #0
 800c4b8:	dd34      	ble.n	800c524 <_dtoa_r+0x43c>
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	4b6d      	ldr	r3, [pc, #436]	@ (800c674 <_dtoa_r+0x58c>)
 800c4be:	2200      	movs	r2, #0
 800c4c0:	4629      	mov	r1, r5
 800c4c2:	f7f4 f899 	bl	80005f8 <__aeabi_dmul>
 800c4c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4ca:	f107 38ff 	add.w	r8, r7, #4294967295
 800c4ce:	3601      	adds	r6, #1
 800c4d0:	465c      	mov	r4, fp
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	f7f4 f826 	bl	8000524 <__aeabi_i2d>
 800c4d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4dc:	f7f4 f88c 	bl	80005f8 <__aeabi_dmul>
 800c4e0:	4b65      	ldr	r3, [pc, #404]	@ (800c678 <_dtoa_r+0x590>)
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	f7f3 fed2 	bl	800028c <__adddf3>
 800c4e8:	4605      	mov	r5, r0
 800c4ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c4ee:	2c00      	cmp	r4, #0
 800c4f0:	d16a      	bne.n	800c5c8 <_dtoa_r+0x4e0>
 800c4f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4f6:	4b61      	ldr	r3, [pc, #388]	@ (800c67c <_dtoa_r+0x594>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	f7f3 fec5 	bl	8000288 <__aeabi_dsub>
 800c4fe:	4602      	mov	r2, r0
 800c500:	460b      	mov	r3, r1
 800c502:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c506:	462a      	mov	r2, r5
 800c508:	4633      	mov	r3, r6
 800c50a:	f7f4 fb05 	bl	8000b18 <__aeabi_dcmpgt>
 800c50e:	2800      	cmp	r0, #0
 800c510:	f040 8298 	bne.w	800ca44 <_dtoa_r+0x95c>
 800c514:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c518:	462a      	mov	r2, r5
 800c51a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c51e:	f7f4 fadd 	bl	8000adc <__aeabi_dcmplt>
 800c522:	bb38      	cbnz	r0, 800c574 <_dtoa_r+0x48c>
 800c524:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c528:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c52c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c52e:	2b00      	cmp	r3, #0
 800c530:	f2c0 8157 	blt.w	800c7e2 <_dtoa_r+0x6fa>
 800c534:	2f0e      	cmp	r7, #14
 800c536:	f300 8154 	bgt.w	800c7e2 <_dtoa_r+0x6fa>
 800c53a:	4b4b      	ldr	r3, [pc, #300]	@ (800c668 <_dtoa_r+0x580>)
 800c53c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c540:	ed93 7b00 	vldr	d7, [r3]
 800c544:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c546:	2b00      	cmp	r3, #0
 800c548:	ed8d 7b00 	vstr	d7, [sp]
 800c54c:	f280 80e5 	bge.w	800c71a <_dtoa_r+0x632>
 800c550:	9b03      	ldr	r3, [sp, #12]
 800c552:	2b00      	cmp	r3, #0
 800c554:	f300 80e1 	bgt.w	800c71a <_dtoa_r+0x632>
 800c558:	d10c      	bne.n	800c574 <_dtoa_r+0x48c>
 800c55a:	4b48      	ldr	r3, [pc, #288]	@ (800c67c <_dtoa_r+0x594>)
 800c55c:	2200      	movs	r2, #0
 800c55e:	ec51 0b17 	vmov	r0, r1, d7
 800c562:	f7f4 f849 	bl	80005f8 <__aeabi_dmul>
 800c566:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c56a:	f7f4 facb 	bl	8000b04 <__aeabi_dcmpge>
 800c56e:	2800      	cmp	r0, #0
 800c570:	f000 8266 	beq.w	800ca40 <_dtoa_r+0x958>
 800c574:	2400      	movs	r4, #0
 800c576:	4625      	mov	r5, r4
 800c578:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c57a:	4656      	mov	r6, sl
 800c57c:	ea6f 0803 	mvn.w	r8, r3
 800c580:	2700      	movs	r7, #0
 800c582:	4621      	mov	r1, r4
 800c584:	4648      	mov	r0, r9
 800c586:	f000 fcbf 	bl	800cf08 <_Bfree>
 800c58a:	2d00      	cmp	r5, #0
 800c58c:	f000 80bd 	beq.w	800c70a <_dtoa_r+0x622>
 800c590:	b12f      	cbz	r7, 800c59e <_dtoa_r+0x4b6>
 800c592:	42af      	cmp	r7, r5
 800c594:	d003      	beq.n	800c59e <_dtoa_r+0x4b6>
 800c596:	4639      	mov	r1, r7
 800c598:	4648      	mov	r0, r9
 800c59a:	f000 fcb5 	bl	800cf08 <_Bfree>
 800c59e:	4629      	mov	r1, r5
 800c5a0:	4648      	mov	r0, r9
 800c5a2:	f000 fcb1 	bl	800cf08 <_Bfree>
 800c5a6:	e0b0      	b.n	800c70a <_dtoa_r+0x622>
 800c5a8:	07e2      	lsls	r2, r4, #31
 800c5aa:	d505      	bpl.n	800c5b8 <_dtoa_r+0x4d0>
 800c5ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c5b0:	f7f4 f822 	bl	80005f8 <__aeabi_dmul>
 800c5b4:	3601      	adds	r6, #1
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	1064      	asrs	r4, r4, #1
 800c5ba:	3508      	adds	r5, #8
 800c5bc:	e762      	b.n	800c484 <_dtoa_r+0x39c>
 800c5be:	2602      	movs	r6, #2
 800c5c0:	e765      	b.n	800c48e <_dtoa_r+0x3a6>
 800c5c2:	9c03      	ldr	r4, [sp, #12]
 800c5c4:	46b8      	mov	r8, r7
 800c5c6:	e784      	b.n	800c4d2 <_dtoa_r+0x3ea>
 800c5c8:	4b27      	ldr	r3, [pc, #156]	@ (800c668 <_dtoa_r+0x580>)
 800c5ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c5d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c5d4:	4454      	add	r4, sl
 800c5d6:	2900      	cmp	r1, #0
 800c5d8:	d054      	beq.n	800c684 <_dtoa_r+0x59c>
 800c5da:	4929      	ldr	r1, [pc, #164]	@ (800c680 <_dtoa_r+0x598>)
 800c5dc:	2000      	movs	r0, #0
 800c5de:	f7f4 f935 	bl	800084c <__aeabi_ddiv>
 800c5e2:	4633      	mov	r3, r6
 800c5e4:	462a      	mov	r2, r5
 800c5e6:	f7f3 fe4f 	bl	8000288 <__aeabi_dsub>
 800c5ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5ee:	4656      	mov	r6, sl
 800c5f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5f4:	f7f4 fab0 	bl	8000b58 <__aeabi_d2iz>
 800c5f8:	4605      	mov	r5, r0
 800c5fa:	f7f3 ff93 	bl	8000524 <__aeabi_i2d>
 800c5fe:	4602      	mov	r2, r0
 800c600:	460b      	mov	r3, r1
 800c602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c606:	f7f3 fe3f 	bl	8000288 <__aeabi_dsub>
 800c60a:	3530      	adds	r5, #48	@ 0x30
 800c60c:	4602      	mov	r2, r0
 800c60e:	460b      	mov	r3, r1
 800c610:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c614:	f806 5b01 	strb.w	r5, [r6], #1
 800c618:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c61c:	f7f4 fa5e 	bl	8000adc <__aeabi_dcmplt>
 800c620:	2800      	cmp	r0, #0
 800c622:	d172      	bne.n	800c70a <_dtoa_r+0x622>
 800c624:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c628:	4911      	ldr	r1, [pc, #68]	@ (800c670 <_dtoa_r+0x588>)
 800c62a:	2000      	movs	r0, #0
 800c62c:	f7f3 fe2c 	bl	8000288 <__aeabi_dsub>
 800c630:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c634:	f7f4 fa52 	bl	8000adc <__aeabi_dcmplt>
 800c638:	2800      	cmp	r0, #0
 800c63a:	f040 80b4 	bne.w	800c7a6 <_dtoa_r+0x6be>
 800c63e:	42a6      	cmp	r6, r4
 800c640:	f43f af70 	beq.w	800c524 <_dtoa_r+0x43c>
 800c644:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c648:	4b0a      	ldr	r3, [pc, #40]	@ (800c674 <_dtoa_r+0x58c>)
 800c64a:	2200      	movs	r2, #0
 800c64c:	f7f3 ffd4 	bl	80005f8 <__aeabi_dmul>
 800c650:	4b08      	ldr	r3, [pc, #32]	@ (800c674 <_dtoa_r+0x58c>)
 800c652:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c656:	2200      	movs	r2, #0
 800c658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c65c:	f7f3 ffcc 	bl	80005f8 <__aeabi_dmul>
 800c660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c664:	e7c4      	b.n	800c5f0 <_dtoa_r+0x508>
 800c666:	bf00      	nop
 800c668:	0800e500 	.word	0x0800e500
 800c66c:	0800e4d8 	.word	0x0800e4d8
 800c670:	3ff00000 	.word	0x3ff00000
 800c674:	40240000 	.word	0x40240000
 800c678:	401c0000 	.word	0x401c0000
 800c67c:	40140000 	.word	0x40140000
 800c680:	3fe00000 	.word	0x3fe00000
 800c684:	4631      	mov	r1, r6
 800c686:	4628      	mov	r0, r5
 800c688:	f7f3 ffb6 	bl	80005f8 <__aeabi_dmul>
 800c68c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c690:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c692:	4656      	mov	r6, sl
 800c694:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c698:	f7f4 fa5e 	bl	8000b58 <__aeabi_d2iz>
 800c69c:	4605      	mov	r5, r0
 800c69e:	f7f3 ff41 	bl	8000524 <__aeabi_i2d>
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6aa:	f7f3 fded 	bl	8000288 <__aeabi_dsub>
 800c6ae:	3530      	adds	r5, #48	@ 0x30
 800c6b0:	f806 5b01 	strb.w	r5, [r6], #1
 800c6b4:	4602      	mov	r2, r0
 800c6b6:	460b      	mov	r3, r1
 800c6b8:	42a6      	cmp	r6, r4
 800c6ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c6be:	f04f 0200 	mov.w	r2, #0
 800c6c2:	d124      	bne.n	800c70e <_dtoa_r+0x626>
 800c6c4:	4baf      	ldr	r3, [pc, #700]	@ (800c984 <_dtoa_r+0x89c>)
 800c6c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c6ca:	f7f3 fddf 	bl	800028c <__adddf3>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6d6:	f7f4 fa1f 	bl	8000b18 <__aeabi_dcmpgt>
 800c6da:	2800      	cmp	r0, #0
 800c6dc:	d163      	bne.n	800c7a6 <_dtoa_r+0x6be>
 800c6de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c6e2:	49a8      	ldr	r1, [pc, #672]	@ (800c984 <_dtoa_r+0x89c>)
 800c6e4:	2000      	movs	r0, #0
 800c6e6:	f7f3 fdcf 	bl	8000288 <__aeabi_dsub>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6f2:	f7f4 f9f3 	bl	8000adc <__aeabi_dcmplt>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	f43f af14 	beq.w	800c524 <_dtoa_r+0x43c>
 800c6fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c6fe:	1e73      	subs	r3, r6, #1
 800c700:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c702:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c706:	2b30      	cmp	r3, #48	@ 0x30
 800c708:	d0f8      	beq.n	800c6fc <_dtoa_r+0x614>
 800c70a:	4647      	mov	r7, r8
 800c70c:	e03b      	b.n	800c786 <_dtoa_r+0x69e>
 800c70e:	4b9e      	ldr	r3, [pc, #632]	@ (800c988 <_dtoa_r+0x8a0>)
 800c710:	f7f3 ff72 	bl	80005f8 <__aeabi_dmul>
 800c714:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c718:	e7bc      	b.n	800c694 <_dtoa_r+0x5ac>
 800c71a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c71e:	4656      	mov	r6, sl
 800c720:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c724:	4620      	mov	r0, r4
 800c726:	4629      	mov	r1, r5
 800c728:	f7f4 f890 	bl	800084c <__aeabi_ddiv>
 800c72c:	f7f4 fa14 	bl	8000b58 <__aeabi_d2iz>
 800c730:	4680      	mov	r8, r0
 800c732:	f7f3 fef7 	bl	8000524 <__aeabi_i2d>
 800c736:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c73a:	f7f3 ff5d 	bl	80005f8 <__aeabi_dmul>
 800c73e:	4602      	mov	r2, r0
 800c740:	460b      	mov	r3, r1
 800c742:	4620      	mov	r0, r4
 800c744:	4629      	mov	r1, r5
 800c746:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c74a:	f7f3 fd9d 	bl	8000288 <__aeabi_dsub>
 800c74e:	f806 4b01 	strb.w	r4, [r6], #1
 800c752:	9d03      	ldr	r5, [sp, #12]
 800c754:	eba6 040a 	sub.w	r4, r6, sl
 800c758:	42a5      	cmp	r5, r4
 800c75a:	4602      	mov	r2, r0
 800c75c:	460b      	mov	r3, r1
 800c75e:	d133      	bne.n	800c7c8 <_dtoa_r+0x6e0>
 800c760:	f7f3 fd94 	bl	800028c <__adddf3>
 800c764:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c768:	4604      	mov	r4, r0
 800c76a:	460d      	mov	r5, r1
 800c76c:	f7f4 f9d4 	bl	8000b18 <__aeabi_dcmpgt>
 800c770:	b9c0      	cbnz	r0, 800c7a4 <_dtoa_r+0x6bc>
 800c772:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c776:	4620      	mov	r0, r4
 800c778:	4629      	mov	r1, r5
 800c77a:	f7f4 f9a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800c77e:	b110      	cbz	r0, 800c786 <_dtoa_r+0x69e>
 800c780:	f018 0f01 	tst.w	r8, #1
 800c784:	d10e      	bne.n	800c7a4 <_dtoa_r+0x6bc>
 800c786:	9902      	ldr	r1, [sp, #8]
 800c788:	4648      	mov	r0, r9
 800c78a:	f000 fbbd 	bl	800cf08 <_Bfree>
 800c78e:	2300      	movs	r3, #0
 800c790:	7033      	strb	r3, [r6, #0]
 800c792:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c794:	3701      	adds	r7, #1
 800c796:	601f      	str	r7, [r3, #0]
 800c798:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	f000 824b 	beq.w	800cc36 <_dtoa_r+0xb4e>
 800c7a0:	601e      	str	r6, [r3, #0]
 800c7a2:	e248      	b.n	800cc36 <_dtoa_r+0xb4e>
 800c7a4:	46b8      	mov	r8, r7
 800c7a6:	4633      	mov	r3, r6
 800c7a8:	461e      	mov	r6, r3
 800c7aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7ae:	2a39      	cmp	r2, #57	@ 0x39
 800c7b0:	d106      	bne.n	800c7c0 <_dtoa_r+0x6d8>
 800c7b2:	459a      	cmp	sl, r3
 800c7b4:	d1f8      	bne.n	800c7a8 <_dtoa_r+0x6c0>
 800c7b6:	2230      	movs	r2, #48	@ 0x30
 800c7b8:	f108 0801 	add.w	r8, r8, #1
 800c7bc:	f88a 2000 	strb.w	r2, [sl]
 800c7c0:	781a      	ldrb	r2, [r3, #0]
 800c7c2:	3201      	adds	r2, #1
 800c7c4:	701a      	strb	r2, [r3, #0]
 800c7c6:	e7a0      	b.n	800c70a <_dtoa_r+0x622>
 800c7c8:	4b6f      	ldr	r3, [pc, #444]	@ (800c988 <_dtoa_r+0x8a0>)
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	f7f3 ff14 	bl	80005f8 <__aeabi_dmul>
 800c7d0:	2200      	movs	r2, #0
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	4604      	mov	r4, r0
 800c7d6:	460d      	mov	r5, r1
 800c7d8:	f7f4 f976 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7dc:	2800      	cmp	r0, #0
 800c7de:	d09f      	beq.n	800c720 <_dtoa_r+0x638>
 800c7e0:	e7d1      	b.n	800c786 <_dtoa_r+0x69e>
 800c7e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7e4:	2a00      	cmp	r2, #0
 800c7e6:	f000 80ea 	beq.w	800c9be <_dtoa_r+0x8d6>
 800c7ea:	9a07      	ldr	r2, [sp, #28]
 800c7ec:	2a01      	cmp	r2, #1
 800c7ee:	f300 80cd 	bgt.w	800c98c <_dtoa_r+0x8a4>
 800c7f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c7f4:	2a00      	cmp	r2, #0
 800c7f6:	f000 80c1 	beq.w	800c97c <_dtoa_r+0x894>
 800c7fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c7fe:	9c08      	ldr	r4, [sp, #32]
 800c800:	9e00      	ldr	r6, [sp, #0]
 800c802:	9a00      	ldr	r2, [sp, #0]
 800c804:	441a      	add	r2, r3
 800c806:	9200      	str	r2, [sp, #0]
 800c808:	9a06      	ldr	r2, [sp, #24]
 800c80a:	2101      	movs	r1, #1
 800c80c:	441a      	add	r2, r3
 800c80e:	4648      	mov	r0, r9
 800c810:	9206      	str	r2, [sp, #24]
 800c812:	f000 fc2d 	bl	800d070 <__i2b>
 800c816:	4605      	mov	r5, r0
 800c818:	b166      	cbz	r6, 800c834 <_dtoa_r+0x74c>
 800c81a:	9b06      	ldr	r3, [sp, #24]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	dd09      	ble.n	800c834 <_dtoa_r+0x74c>
 800c820:	42b3      	cmp	r3, r6
 800c822:	9a00      	ldr	r2, [sp, #0]
 800c824:	bfa8      	it	ge
 800c826:	4633      	movge	r3, r6
 800c828:	1ad2      	subs	r2, r2, r3
 800c82a:	9200      	str	r2, [sp, #0]
 800c82c:	9a06      	ldr	r2, [sp, #24]
 800c82e:	1af6      	subs	r6, r6, r3
 800c830:	1ad3      	subs	r3, r2, r3
 800c832:	9306      	str	r3, [sp, #24]
 800c834:	9b08      	ldr	r3, [sp, #32]
 800c836:	b30b      	cbz	r3, 800c87c <_dtoa_r+0x794>
 800c838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	f000 80c6 	beq.w	800c9cc <_dtoa_r+0x8e4>
 800c840:	2c00      	cmp	r4, #0
 800c842:	f000 80c0 	beq.w	800c9c6 <_dtoa_r+0x8de>
 800c846:	4629      	mov	r1, r5
 800c848:	4622      	mov	r2, r4
 800c84a:	4648      	mov	r0, r9
 800c84c:	f000 fcc8 	bl	800d1e0 <__pow5mult>
 800c850:	9a02      	ldr	r2, [sp, #8]
 800c852:	4601      	mov	r1, r0
 800c854:	4605      	mov	r5, r0
 800c856:	4648      	mov	r0, r9
 800c858:	f000 fc20 	bl	800d09c <__multiply>
 800c85c:	9902      	ldr	r1, [sp, #8]
 800c85e:	4680      	mov	r8, r0
 800c860:	4648      	mov	r0, r9
 800c862:	f000 fb51 	bl	800cf08 <_Bfree>
 800c866:	9b08      	ldr	r3, [sp, #32]
 800c868:	1b1b      	subs	r3, r3, r4
 800c86a:	9308      	str	r3, [sp, #32]
 800c86c:	f000 80b1 	beq.w	800c9d2 <_dtoa_r+0x8ea>
 800c870:	9a08      	ldr	r2, [sp, #32]
 800c872:	4641      	mov	r1, r8
 800c874:	4648      	mov	r0, r9
 800c876:	f000 fcb3 	bl	800d1e0 <__pow5mult>
 800c87a:	9002      	str	r0, [sp, #8]
 800c87c:	2101      	movs	r1, #1
 800c87e:	4648      	mov	r0, r9
 800c880:	f000 fbf6 	bl	800d070 <__i2b>
 800c884:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c886:	4604      	mov	r4, r0
 800c888:	2b00      	cmp	r3, #0
 800c88a:	f000 81d8 	beq.w	800cc3e <_dtoa_r+0xb56>
 800c88e:	461a      	mov	r2, r3
 800c890:	4601      	mov	r1, r0
 800c892:	4648      	mov	r0, r9
 800c894:	f000 fca4 	bl	800d1e0 <__pow5mult>
 800c898:	9b07      	ldr	r3, [sp, #28]
 800c89a:	2b01      	cmp	r3, #1
 800c89c:	4604      	mov	r4, r0
 800c89e:	f300 809f 	bgt.w	800c9e0 <_dtoa_r+0x8f8>
 800c8a2:	9b04      	ldr	r3, [sp, #16]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	f040 8097 	bne.w	800c9d8 <_dtoa_r+0x8f0>
 800c8aa:	9b05      	ldr	r3, [sp, #20]
 800c8ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	f040 8093 	bne.w	800c9dc <_dtoa_r+0x8f4>
 800c8b6:	9b05      	ldr	r3, [sp, #20]
 800c8b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c8bc:	0d1b      	lsrs	r3, r3, #20
 800c8be:	051b      	lsls	r3, r3, #20
 800c8c0:	b133      	cbz	r3, 800c8d0 <_dtoa_r+0x7e8>
 800c8c2:	9b00      	ldr	r3, [sp, #0]
 800c8c4:	3301      	adds	r3, #1
 800c8c6:	9300      	str	r3, [sp, #0]
 800c8c8:	9b06      	ldr	r3, [sp, #24]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	9306      	str	r3, [sp, #24]
 800c8ce:	2301      	movs	r3, #1
 800c8d0:	9308      	str	r3, [sp, #32]
 800c8d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	f000 81b8 	beq.w	800cc4a <_dtoa_r+0xb62>
 800c8da:	6923      	ldr	r3, [r4, #16]
 800c8dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c8e0:	6918      	ldr	r0, [r3, #16]
 800c8e2:	f000 fb79 	bl	800cfd8 <__hi0bits>
 800c8e6:	f1c0 0020 	rsb	r0, r0, #32
 800c8ea:	9b06      	ldr	r3, [sp, #24]
 800c8ec:	4418      	add	r0, r3
 800c8ee:	f010 001f 	ands.w	r0, r0, #31
 800c8f2:	f000 8082 	beq.w	800c9fa <_dtoa_r+0x912>
 800c8f6:	f1c0 0320 	rsb	r3, r0, #32
 800c8fa:	2b04      	cmp	r3, #4
 800c8fc:	dd73      	ble.n	800c9e6 <_dtoa_r+0x8fe>
 800c8fe:	9b00      	ldr	r3, [sp, #0]
 800c900:	f1c0 001c 	rsb	r0, r0, #28
 800c904:	4403      	add	r3, r0
 800c906:	9300      	str	r3, [sp, #0]
 800c908:	9b06      	ldr	r3, [sp, #24]
 800c90a:	4403      	add	r3, r0
 800c90c:	4406      	add	r6, r0
 800c90e:	9306      	str	r3, [sp, #24]
 800c910:	9b00      	ldr	r3, [sp, #0]
 800c912:	2b00      	cmp	r3, #0
 800c914:	dd05      	ble.n	800c922 <_dtoa_r+0x83a>
 800c916:	9902      	ldr	r1, [sp, #8]
 800c918:	461a      	mov	r2, r3
 800c91a:	4648      	mov	r0, r9
 800c91c:	f000 fcba 	bl	800d294 <__lshift>
 800c920:	9002      	str	r0, [sp, #8]
 800c922:	9b06      	ldr	r3, [sp, #24]
 800c924:	2b00      	cmp	r3, #0
 800c926:	dd05      	ble.n	800c934 <_dtoa_r+0x84c>
 800c928:	4621      	mov	r1, r4
 800c92a:	461a      	mov	r2, r3
 800c92c:	4648      	mov	r0, r9
 800c92e:	f000 fcb1 	bl	800d294 <__lshift>
 800c932:	4604      	mov	r4, r0
 800c934:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c936:	2b00      	cmp	r3, #0
 800c938:	d061      	beq.n	800c9fe <_dtoa_r+0x916>
 800c93a:	9802      	ldr	r0, [sp, #8]
 800c93c:	4621      	mov	r1, r4
 800c93e:	f000 fd15 	bl	800d36c <__mcmp>
 800c942:	2800      	cmp	r0, #0
 800c944:	da5b      	bge.n	800c9fe <_dtoa_r+0x916>
 800c946:	2300      	movs	r3, #0
 800c948:	9902      	ldr	r1, [sp, #8]
 800c94a:	220a      	movs	r2, #10
 800c94c:	4648      	mov	r0, r9
 800c94e:	f000 fafd 	bl	800cf4c <__multadd>
 800c952:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c954:	9002      	str	r0, [sp, #8]
 800c956:	f107 38ff 	add.w	r8, r7, #4294967295
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	f000 8177 	beq.w	800cc4e <_dtoa_r+0xb66>
 800c960:	4629      	mov	r1, r5
 800c962:	2300      	movs	r3, #0
 800c964:	220a      	movs	r2, #10
 800c966:	4648      	mov	r0, r9
 800c968:	f000 faf0 	bl	800cf4c <__multadd>
 800c96c:	f1bb 0f00 	cmp.w	fp, #0
 800c970:	4605      	mov	r5, r0
 800c972:	dc6f      	bgt.n	800ca54 <_dtoa_r+0x96c>
 800c974:	9b07      	ldr	r3, [sp, #28]
 800c976:	2b02      	cmp	r3, #2
 800c978:	dc49      	bgt.n	800ca0e <_dtoa_r+0x926>
 800c97a:	e06b      	b.n	800ca54 <_dtoa_r+0x96c>
 800c97c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c97e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c982:	e73c      	b.n	800c7fe <_dtoa_r+0x716>
 800c984:	3fe00000 	.word	0x3fe00000
 800c988:	40240000 	.word	0x40240000
 800c98c:	9b03      	ldr	r3, [sp, #12]
 800c98e:	1e5c      	subs	r4, r3, #1
 800c990:	9b08      	ldr	r3, [sp, #32]
 800c992:	42a3      	cmp	r3, r4
 800c994:	db09      	blt.n	800c9aa <_dtoa_r+0x8c2>
 800c996:	1b1c      	subs	r4, r3, r4
 800c998:	9b03      	ldr	r3, [sp, #12]
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	f6bf af30 	bge.w	800c800 <_dtoa_r+0x718>
 800c9a0:	9b00      	ldr	r3, [sp, #0]
 800c9a2:	9a03      	ldr	r2, [sp, #12]
 800c9a4:	1a9e      	subs	r6, r3, r2
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	e72b      	b.n	800c802 <_dtoa_r+0x71a>
 800c9aa:	9b08      	ldr	r3, [sp, #32]
 800c9ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c9ae:	9408      	str	r4, [sp, #32]
 800c9b0:	1ae3      	subs	r3, r4, r3
 800c9b2:	441a      	add	r2, r3
 800c9b4:	9e00      	ldr	r6, [sp, #0]
 800c9b6:	9b03      	ldr	r3, [sp, #12]
 800c9b8:	920d      	str	r2, [sp, #52]	@ 0x34
 800c9ba:	2400      	movs	r4, #0
 800c9bc:	e721      	b.n	800c802 <_dtoa_r+0x71a>
 800c9be:	9c08      	ldr	r4, [sp, #32]
 800c9c0:	9e00      	ldr	r6, [sp, #0]
 800c9c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c9c4:	e728      	b.n	800c818 <_dtoa_r+0x730>
 800c9c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c9ca:	e751      	b.n	800c870 <_dtoa_r+0x788>
 800c9cc:	9a08      	ldr	r2, [sp, #32]
 800c9ce:	9902      	ldr	r1, [sp, #8]
 800c9d0:	e750      	b.n	800c874 <_dtoa_r+0x78c>
 800c9d2:	f8cd 8008 	str.w	r8, [sp, #8]
 800c9d6:	e751      	b.n	800c87c <_dtoa_r+0x794>
 800c9d8:	2300      	movs	r3, #0
 800c9da:	e779      	b.n	800c8d0 <_dtoa_r+0x7e8>
 800c9dc:	9b04      	ldr	r3, [sp, #16]
 800c9de:	e777      	b.n	800c8d0 <_dtoa_r+0x7e8>
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	9308      	str	r3, [sp, #32]
 800c9e4:	e779      	b.n	800c8da <_dtoa_r+0x7f2>
 800c9e6:	d093      	beq.n	800c910 <_dtoa_r+0x828>
 800c9e8:	9a00      	ldr	r2, [sp, #0]
 800c9ea:	331c      	adds	r3, #28
 800c9ec:	441a      	add	r2, r3
 800c9ee:	9200      	str	r2, [sp, #0]
 800c9f0:	9a06      	ldr	r2, [sp, #24]
 800c9f2:	441a      	add	r2, r3
 800c9f4:	441e      	add	r6, r3
 800c9f6:	9206      	str	r2, [sp, #24]
 800c9f8:	e78a      	b.n	800c910 <_dtoa_r+0x828>
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	e7f4      	b.n	800c9e8 <_dtoa_r+0x900>
 800c9fe:	9b03      	ldr	r3, [sp, #12]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	46b8      	mov	r8, r7
 800ca04:	dc20      	bgt.n	800ca48 <_dtoa_r+0x960>
 800ca06:	469b      	mov	fp, r3
 800ca08:	9b07      	ldr	r3, [sp, #28]
 800ca0a:	2b02      	cmp	r3, #2
 800ca0c:	dd1e      	ble.n	800ca4c <_dtoa_r+0x964>
 800ca0e:	f1bb 0f00 	cmp.w	fp, #0
 800ca12:	f47f adb1 	bne.w	800c578 <_dtoa_r+0x490>
 800ca16:	4621      	mov	r1, r4
 800ca18:	465b      	mov	r3, fp
 800ca1a:	2205      	movs	r2, #5
 800ca1c:	4648      	mov	r0, r9
 800ca1e:	f000 fa95 	bl	800cf4c <__multadd>
 800ca22:	4601      	mov	r1, r0
 800ca24:	4604      	mov	r4, r0
 800ca26:	9802      	ldr	r0, [sp, #8]
 800ca28:	f000 fca0 	bl	800d36c <__mcmp>
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	f77f ada3 	ble.w	800c578 <_dtoa_r+0x490>
 800ca32:	4656      	mov	r6, sl
 800ca34:	2331      	movs	r3, #49	@ 0x31
 800ca36:	f806 3b01 	strb.w	r3, [r6], #1
 800ca3a:	f108 0801 	add.w	r8, r8, #1
 800ca3e:	e59f      	b.n	800c580 <_dtoa_r+0x498>
 800ca40:	9c03      	ldr	r4, [sp, #12]
 800ca42:	46b8      	mov	r8, r7
 800ca44:	4625      	mov	r5, r4
 800ca46:	e7f4      	b.n	800ca32 <_dtoa_r+0x94a>
 800ca48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ca4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	f000 8101 	beq.w	800cc56 <_dtoa_r+0xb6e>
 800ca54:	2e00      	cmp	r6, #0
 800ca56:	dd05      	ble.n	800ca64 <_dtoa_r+0x97c>
 800ca58:	4629      	mov	r1, r5
 800ca5a:	4632      	mov	r2, r6
 800ca5c:	4648      	mov	r0, r9
 800ca5e:	f000 fc19 	bl	800d294 <__lshift>
 800ca62:	4605      	mov	r5, r0
 800ca64:	9b08      	ldr	r3, [sp, #32]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d05c      	beq.n	800cb24 <_dtoa_r+0xa3c>
 800ca6a:	6869      	ldr	r1, [r5, #4]
 800ca6c:	4648      	mov	r0, r9
 800ca6e:	f000 fa0b 	bl	800ce88 <_Balloc>
 800ca72:	4606      	mov	r6, r0
 800ca74:	b928      	cbnz	r0, 800ca82 <_dtoa_r+0x99a>
 800ca76:	4b82      	ldr	r3, [pc, #520]	@ (800cc80 <_dtoa_r+0xb98>)
 800ca78:	4602      	mov	r2, r0
 800ca7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ca7e:	f7ff bb4a 	b.w	800c116 <_dtoa_r+0x2e>
 800ca82:	692a      	ldr	r2, [r5, #16]
 800ca84:	3202      	adds	r2, #2
 800ca86:	0092      	lsls	r2, r2, #2
 800ca88:	f105 010c 	add.w	r1, r5, #12
 800ca8c:	300c      	adds	r0, #12
 800ca8e:	f7ff fa76 	bl	800bf7e <memcpy>
 800ca92:	2201      	movs	r2, #1
 800ca94:	4631      	mov	r1, r6
 800ca96:	4648      	mov	r0, r9
 800ca98:	f000 fbfc 	bl	800d294 <__lshift>
 800ca9c:	f10a 0301 	add.w	r3, sl, #1
 800caa0:	9300      	str	r3, [sp, #0]
 800caa2:	eb0a 030b 	add.w	r3, sl, fp
 800caa6:	9308      	str	r3, [sp, #32]
 800caa8:	9b04      	ldr	r3, [sp, #16]
 800caaa:	f003 0301 	and.w	r3, r3, #1
 800caae:	462f      	mov	r7, r5
 800cab0:	9306      	str	r3, [sp, #24]
 800cab2:	4605      	mov	r5, r0
 800cab4:	9b00      	ldr	r3, [sp, #0]
 800cab6:	9802      	ldr	r0, [sp, #8]
 800cab8:	4621      	mov	r1, r4
 800caba:	f103 3bff 	add.w	fp, r3, #4294967295
 800cabe:	f7ff fa8b 	bl	800bfd8 <quorem>
 800cac2:	4603      	mov	r3, r0
 800cac4:	3330      	adds	r3, #48	@ 0x30
 800cac6:	9003      	str	r0, [sp, #12]
 800cac8:	4639      	mov	r1, r7
 800caca:	9802      	ldr	r0, [sp, #8]
 800cacc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cace:	f000 fc4d 	bl	800d36c <__mcmp>
 800cad2:	462a      	mov	r2, r5
 800cad4:	9004      	str	r0, [sp, #16]
 800cad6:	4621      	mov	r1, r4
 800cad8:	4648      	mov	r0, r9
 800cada:	f000 fc63 	bl	800d3a4 <__mdiff>
 800cade:	68c2      	ldr	r2, [r0, #12]
 800cae0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cae2:	4606      	mov	r6, r0
 800cae4:	bb02      	cbnz	r2, 800cb28 <_dtoa_r+0xa40>
 800cae6:	4601      	mov	r1, r0
 800cae8:	9802      	ldr	r0, [sp, #8]
 800caea:	f000 fc3f 	bl	800d36c <__mcmp>
 800caee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800caf0:	4602      	mov	r2, r0
 800caf2:	4631      	mov	r1, r6
 800caf4:	4648      	mov	r0, r9
 800caf6:	920c      	str	r2, [sp, #48]	@ 0x30
 800caf8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cafa:	f000 fa05 	bl	800cf08 <_Bfree>
 800cafe:	9b07      	ldr	r3, [sp, #28]
 800cb00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cb02:	9e00      	ldr	r6, [sp, #0]
 800cb04:	ea42 0103 	orr.w	r1, r2, r3
 800cb08:	9b06      	ldr	r3, [sp, #24]
 800cb0a:	4319      	orrs	r1, r3
 800cb0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb0e:	d10d      	bne.n	800cb2c <_dtoa_r+0xa44>
 800cb10:	2b39      	cmp	r3, #57	@ 0x39
 800cb12:	d027      	beq.n	800cb64 <_dtoa_r+0xa7c>
 800cb14:	9a04      	ldr	r2, [sp, #16]
 800cb16:	2a00      	cmp	r2, #0
 800cb18:	dd01      	ble.n	800cb1e <_dtoa_r+0xa36>
 800cb1a:	9b03      	ldr	r3, [sp, #12]
 800cb1c:	3331      	adds	r3, #49	@ 0x31
 800cb1e:	f88b 3000 	strb.w	r3, [fp]
 800cb22:	e52e      	b.n	800c582 <_dtoa_r+0x49a>
 800cb24:	4628      	mov	r0, r5
 800cb26:	e7b9      	b.n	800ca9c <_dtoa_r+0x9b4>
 800cb28:	2201      	movs	r2, #1
 800cb2a:	e7e2      	b.n	800caf2 <_dtoa_r+0xa0a>
 800cb2c:	9904      	ldr	r1, [sp, #16]
 800cb2e:	2900      	cmp	r1, #0
 800cb30:	db04      	blt.n	800cb3c <_dtoa_r+0xa54>
 800cb32:	9807      	ldr	r0, [sp, #28]
 800cb34:	4301      	orrs	r1, r0
 800cb36:	9806      	ldr	r0, [sp, #24]
 800cb38:	4301      	orrs	r1, r0
 800cb3a:	d120      	bne.n	800cb7e <_dtoa_r+0xa96>
 800cb3c:	2a00      	cmp	r2, #0
 800cb3e:	ddee      	ble.n	800cb1e <_dtoa_r+0xa36>
 800cb40:	9902      	ldr	r1, [sp, #8]
 800cb42:	9300      	str	r3, [sp, #0]
 800cb44:	2201      	movs	r2, #1
 800cb46:	4648      	mov	r0, r9
 800cb48:	f000 fba4 	bl	800d294 <__lshift>
 800cb4c:	4621      	mov	r1, r4
 800cb4e:	9002      	str	r0, [sp, #8]
 800cb50:	f000 fc0c 	bl	800d36c <__mcmp>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	9b00      	ldr	r3, [sp, #0]
 800cb58:	dc02      	bgt.n	800cb60 <_dtoa_r+0xa78>
 800cb5a:	d1e0      	bne.n	800cb1e <_dtoa_r+0xa36>
 800cb5c:	07da      	lsls	r2, r3, #31
 800cb5e:	d5de      	bpl.n	800cb1e <_dtoa_r+0xa36>
 800cb60:	2b39      	cmp	r3, #57	@ 0x39
 800cb62:	d1da      	bne.n	800cb1a <_dtoa_r+0xa32>
 800cb64:	2339      	movs	r3, #57	@ 0x39
 800cb66:	f88b 3000 	strb.w	r3, [fp]
 800cb6a:	4633      	mov	r3, r6
 800cb6c:	461e      	mov	r6, r3
 800cb6e:	3b01      	subs	r3, #1
 800cb70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cb74:	2a39      	cmp	r2, #57	@ 0x39
 800cb76:	d04e      	beq.n	800cc16 <_dtoa_r+0xb2e>
 800cb78:	3201      	adds	r2, #1
 800cb7a:	701a      	strb	r2, [r3, #0]
 800cb7c:	e501      	b.n	800c582 <_dtoa_r+0x49a>
 800cb7e:	2a00      	cmp	r2, #0
 800cb80:	dd03      	ble.n	800cb8a <_dtoa_r+0xaa2>
 800cb82:	2b39      	cmp	r3, #57	@ 0x39
 800cb84:	d0ee      	beq.n	800cb64 <_dtoa_r+0xa7c>
 800cb86:	3301      	adds	r3, #1
 800cb88:	e7c9      	b.n	800cb1e <_dtoa_r+0xa36>
 800cb8a:	9a00      	ldr	r2, [sp, #0]
 800cb8c:	9908      	ldr	r1, [sp, #32]
 800cb8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cb92:	428a      	cmp	r2, r1
 800cb94:	d028      	beq.n	800cbe8 <_dtoa_r+0xb00>
 800cb96:	9902      	ldr	r1, [sp, #8]
 800cb98:	2300      	movs	r3, #0
 800cb9a:	220a      	movs	r2, #10
 800cb9c:	4648      	mov	r0, r9
 800cb9e:	f000 f9d5 	bl	800cf4c <__multadd>
 800cba2:	42af      	cmp	r7, r5
 800cba4:	9002      	str	r0, [sp, #8]
 800cba6:	f04f 0300 	mov.w	r3, #0
 800cbaa:	f04f 020a 	mov.w	r2, #10
 800cbae:	4639      	mov	r1, r7
 800cbb0:	4648      	mov	r0, r9
 800cbb2:	d107      	bne.n	800cbc4 <_dtoa_r+0xadc>
 800cbb4:	f000 f9ca 	bl	800cf4c <__multadd>
 800cbb8:	4607      	mov	r7, r0
 800cbba:	4605      	mov	r5, r0
 800cbbc:	9b00      	ldr	r3, [sp, #0]
 800cbbe:	3301      	adds	r3, #1
 800cbc0:	9300      	str	r3, [sp, #0]
 800cbc2:	e777      	b.n	800cab4 <_dtoa_r+0x9cc>
 800cbc4:	f000 f9c2 	bl	800cf4c <__multadd>
 800cbc8:	4629      	mov	r1, r5
 800cbca:	4607      	mov	r7, r0
 800cbcc:	2300      	movs	r3, #0
 800cbce:	220a      	movs	r2, #10
 800cbd0:	4648      	mov	r0, r9
 800cbd2:	f000 f9bb 	bl	800cf4c <__multadd>
 800cbd6:	4605      	mov	r5, r0
 800cbd8:	e7f0      	b.n	800cbbc <_dtoa_r+0xad4>
 800cbda:	f1bb 0f00 	cmp.w	fp, #0
 800cbde:	bfcc      	ite	gt
 800cbe0:	465e      	movgt	r6, fp
 800cbe2:	2601      	movle	r6, #1
 800cbe4:	4456      	add	r6, sl
 800cbe6:	2700      	movs	r7, #0
 800cbe8:	9902      	ldr	r1, [sp, #8]
 800cbea:	9300      	str	r3, [sp, #0]
 800cbec:	2201      	movs	r2, #1
 800cbee:	4648      	mov	r0, r9
 800cbf0:	f000 fb50 	bl	800d294 <__lshift>
 800cbf4:	4621      	mov	r1, r4
 800cbf6:	9002      	str	r0, [sp, #8]
 800cbf8:	f000 fbb8 	bl	800d36c <__mcmp>
 800cbfc:	2800      	cmp	r0, #0
 800cbfe:	dcb4      	bgt.n	800cb6a <_dtoa_r+0xa82>
 800cc00:	d102      	bne.n	800cc08 <_dtoa_r+0xb20>
 800cc02:	9b00      	ldr	r3, [sp, #0]
 800cc04:	07db      	lsls	r3, r3, #31
 800cc06:	d4b0      	bmi.n	800cb6a <_dtoa_r+0xa82>
 800cc08:	4633      	mov	r3, r6
 800cc0a:	461e      	mov	r6, r3
 800cc0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc10:	2a30      	cmp	r2, #48	@ 0x30
 800cc12:	d0fa      	beq.n	800cc0a <_dtoa_r+0xb22>
 800cc14:	e4b5      	b.n	800c582 <_dtoa_r+0x49a>
 800cc16:	459a      	cmp	sl, r3
 800cc18:	d1a8      	bne.n	800cb6c <_dtoa_r+0xa84>
 800cc1a:	2331      	movs	r3, #49	@ 0x31
 800cc1c:	f108 0801 	add.w	r8, r8, #1
 800cc20:	f88a 3000 	strb.w	r3, [sl]
 800cc24:	e4ad      	b.n	800c582 <_dtoa_r+0x49a>
 800cc26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc28:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cc84 <_dtoa_r+0xb9c>
 800cc2c:	b11b      	cbz	r3, 800cc36 <_dtoa_r+0xb4e>
 800cc2e:	f10a 0308 	add.w	r3, sl, #8
 800cc32:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cc34:	6013      	str	r3, [r2, #0]
 800cc36:	4650      	mov	r0, sl
 800cc38:	b017      	add	sp, #92	@ 0x5c
 800cc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc3e:	9b07      	ldr	r3, [sp, #28]
 800cc40:	2b01      	cmp	r3, #1
 800cc42:	f77f ae2e 	ble.w	800c8a2 <_dtoa_r+0x7ba>
 800cc46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc48:	9308      	str	r3, [sp, #32]
 800cc4a:	2001      	movs	r0, #1
 800cc4c:	e64d      	b.n	800c8ea <_dtoa_r+0x802>
 800cc4e:	f1bb 0f00 	cmp.w	fp, #0
 800cc52:	f77f aed9 	ble.w	800ca08 <_dtoa_r+0x920>
 800cc56:	4656      	mov	r6, sl
 800cc58:	9802      	ldr	r0, [sp, #8]
 800cc5a:	4621      	mov	r1, r4
 800cc5c:	f7ff f9bc 	bl	800bfd8 <quorem>
 800cc60:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cc64:	f806 3b01 	strb.w	r3, [r6], #1
 800cc68:	eba6 020a 	sub.w	r2, r6, sl
 800cc6c:	4593      	cmp	fp, r2
 800cc6e:	ddb4      	ble.n	800cbda <_dtoa_r+0xaf2>
 800cc70:	9902      	ldr	r1, [sp, #8]
 800cc72:	2300      	movs	r3, #0
 800cc74:	220a      	movs	r2, #10
 800cc76:	4648      	mov	r0, r9
 800cc78:	f000 f968 	bl	800cf4c <__multadd>
 800cc7c:	9002      	str	r0, [sp, #8]
 800cc7e:	e7eb      	b.n	800cc58 <_dtoa_r+0xb70>
 800cc80:	0800e440 	.word	0x0800e440
 800cc84:	0800e3db 	.word	0x0800e3db

0800cc88 <_free_r>:
 800cc88:	b538      	push	{r3, r4, r5, lr}
 800cc8a:	4605      	mov	r5, r0
 800cc8c:	2900      	cmp	r1, #0
 800cc8e:	d041      	beq.n	800cd14 <_free_r+0x8c>
 800cc90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc94:	1f0c      	subs	r4, r1, #4
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	bfb8      	it	lt
 800cc9a:	18e4      	addlt	r4, r4, r3
 800cc9c:	f000 f8e8 	bl	800ce70 <__malloc_lock>
 800cca0:	4a1d      	ldr	r2, [pc, #116]	@ (800cd18 <_free_r+0x90>)
 800cca2:	6813      	ldr	r3, [r2, #0]
 800cca4:	b933      	cbnz	r3, 800ccb4 <_free_r+0x2c>
 800cca6:	6063      	str	r3, [r4, #4]
 800cca8:	6014      	str	r4, [r2, #0]
 800ccaa:	4628      	mov	r0, r5
 800ccac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ccb0:	f000 b8e4 	b.w	800ce7c <__malloc_unlock>
 800ccb4:	42a3      	cmp	r3, r4
 800ccb6:	d908      	bls.n	800ccca <_free_r+0x42>
 800ccb8:	6820      	ldr	r0, [r4, #0]
 800ccba:	1821      	adds	r1, r4, r0
 800ccbc:	428b      	cmp	r3, r1
 800ccbe:	bf01      	itttt	eq
 800ccc0:	6819      	ldreq	r1, [r3, #0]
 800ccc2:	685b      	ldreq	r3, [r3, #4]
 800ccc4:	1809      	addeq	r1, r1, r0
 800ccc6:	6021      	streq	r1, [r4, #0]
 800ccc8:	e7ed      	b.n	800cca6 <_free_r+0x1e>
 800ccca:	461a      	mov	r2, r3
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	b10b      	cbz	r3, 800ccd4 <_free_r+0x4c>
 800ccd0:	42a3      	cmp	r3, r4
 800ccd2:	d9fa      	bls.n	800ccca <_free_r+0x42>
 800ccd4:	6811      	ldr	r1, [r2, #0]
 800ccd6:	1850      	adds	r0, r2, r1
 800ccd8:	42a0      	cmp	r0, r4
 800ccda:	d10b      	bne.n	800ccf4 <_free_r+0x6c>
 800ccdc:	6820      	ldr	r0, [r4, #0]
 800ccde:	4401      	add	r1, r0
 800cce0:	1850      	adds	r0, r2, r1
 800cce2:	4283      	cmp	r3, r0
 800cce4:	6011      	str	r1, [r2, #0]
 800cce6:	d1e0      	bne.n	800ccaa <_free_r+0x22>
 800cce8:	6818      	ldr	r0, [r3, #0]
 800ccea:	685b      	ldr	r3, [r3, #4]
 800ccec:	6053      	str	r3, [r2, #4]
 800ccee:	4408      	add	r0, r1
 800ccf0:	6010      	str	r0, [r2, #0]
 800ccf2:	e7da      	b.n	800ccaa <_free_r+0x22>
 800ccf4:	d902      	bls.n	800ccfc <_free_r+0x74>
 800ccf6:	230c      	movs	r3, #12
 800ccf8:	602b      	str	r3, [r5, #0]
 800ccfa:	e7d6      	b.n	800ccaa <_free_r+0x22>
 800ccfc:	6820      	ldr	r0, [r4, #0]
 800ccfe:	1821      	adds	r1, r4, r0
 800cd00:	428b      	cmp	r3, r1
 800cd02:	bf04      	itt	eq
 800cd04:	6819      	ldreq	r1, [r3, #0]
 800cd06:	685b      	ldreq	r3, [r3, #4]
 800cd08:	6063      	str	r3, [r4, #4]
 800cd0a:	bf04      	itt	eq
 800cd0c:	1809      	addeq	r1, r1, r0
 800cd0e:	6021      	streq	r1, [r4, #0]
 800cd10:	6054      	str	r4, [r2, #4]
 800cd12:	e7ca      	b.n	800ccaa <_free_r+0x22>
 800cd14:	bd38      	pop	{r3, r4, r5, pc}
 800cd16:	bf00      	nop
 800cd18:	20000fbc 	.word	0x20000fbc

0800cd1c <malloc>:
 800cd1c:	4b02      	ldr	r3, [pc, #8]	@ (800cd28 <malloc+0xc>)
 800cd1e:	4601      	mov	r1, r0
 800cd20:	6818      	ldr	r0, [r3, #0]
 800cd22:	f000 b825 	b.w	800cd70 <_malloc_r>
 800cd26:	bf00      	nop
 800cd28:	20000030 	.word	0x20000030

0800cd2c <sbrk_aligned>:
 800cd2c:	b570      	push	{r4, r5, r6, lr}
 800cd2e:	4e0f      	ldr	r6, [pc, #60]	@ (800cd6c <sbrk_aligned+0x40>)
 800cd30:	460c      	mov	r4, r1
 800cd32:	6831      	ldr	r1, [r6, #0]
 800cd34:	4605      	mov	r5, r0
 800cd36:	b911      	cbnz	r1, 800cd3e <sbrk_aligned+0x12>
 800cd38:	f001 f816 	bl	800dd68 <_sbrk_r>
 800cd3c:	6030      	str	r0, [r6, #0]
 800cd3e:	4621      	mov	r1, r4
 800cd40:	4628      	mov	r0, r5
 800cd42:	f001 f811 	bl	800dd68 <_sbrk_r>
 800cd46:	1c43      	adds	r3, r0, #1
 800cd48:	d103      	bne.n	800cd52 <sbrk_aligned+0x26>
 800cd4a:	f04f 34ff 	mov.w	r4, #4294967295
 800cd4e:	4620      	mov	r0, r4
 800cd50:	bd70      	pop	{r4, r5, r6, pc}
 800cd52:	1cc4      	adds	r4, r0, #3
 800cd54:	f024 0403 	bic.w	r4, r4, #3
 800cd58:	42a0      	cmp	r0, r4
 800cd5a:	d0f8      	beq.n	800cd4e <sbrk_aligned+0x22>
 800cd5c:	1a21      	subs	r1, r4, r0
 800cd5e:	4628      	mov	r0, r5
 800cd60:	f001 f802 	bl	800dd68 <_sbrk_r>
 800cd64:	3001      	adds	r0, #1
 800cd66:	d1f2      	bne.n	800cd4e <sbrk_aligned+0x22>
 800cd68:	e7ef      	b.n	800cd4a <sbrk_aligned+0x1e>
 800cd6a:	bf00      	nop
 800cd6c:	20000fb8 	.word	0x20000fb8

0800cd70 <_malloc_r>:
 800cd70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd74:	1ccd      	adds	r5, r1, #3
 800cd76:	f025 0503 	bic.w	r5, r5, #3
 800cd7a:	3508      	adds	r5, #8
 800cd7c:	2d0c      	cmp	r5, #12
 800cd7e:	bf38      	it	cc
 800cd80:	250c      	movcc	r5, #12
 800cd82:	2d00      	cmp	r5, #0
 800cd84:	4606      	mov	r6, r0
 800cd86:	db01      	blt.n	800cd8c <_malloc_r+0x1c>
 800cd88:	42a9      	cmp	r1, r5
 800cd8a:	d904      	bls.n	800cd96 <_malloc_r+0x26>
 800cd8c:	230c      	movs	r3, #12
 800cd8e:	6033      	str	r3, [r6, #0]
 800cd90:	2000      	movs	r0, #0
 800cd92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ce6c <_malloc_r+0xfc>
 800cd9a:	f000 f869 	bl	800ce70 <__malloc_lock>
 800cd9e:	f8d8 3000 	ldr.w	r3, [r8]
 800cda2:	461c      	mov	r4, r3
 800cda4:	bb44      	cbnz	r4, 800cdf8 <_malloc_r+0x88>
 800cda6:	4629      	mov	r1, r5
 800cda8:	4630      	mov	r0, r6
 800cdaa:	f7ff ffbf 	bl	800cd2c <sbrk_aligned>
 800cdae:	1c43      	adds	r3, r0, #1
 800cdb0:	4604      	mov	r4, r0
 800cdb2:	d158      	bne.n	800ce66 <_malloc_r+0xf6>
 800cdb4:	f8d8 4000 	ldr.w	r4, [r8]
 800cdb8:	4627      	mov	r7, r4
 800cdba:	2f00      	cmp	r7, #0
 800cdbc:	d143      	bne.n	800ce46 <_malloc_r+0xd6>
 800cdbe:	2c00      	cmp	r4, #0
 800cdc0:	d04b      	beq.n	800ce5a <_malloc_r+0xea>
 800cdc2:	6823      	ldr	r3, [r4, #0]
 800cdc4:	4639      	mov	r1, r7
 800cdc6:	4630      	mov	r0, r6
 800cdc8:	eb04 0903 	add.w	r9, r4, r3
 800cdcc:	f000 ffcc 	bl	800dd68 <_sbrk_r>
 800cdd0:	4581      	cmp	r9, r0
 800cdd2:	d142      	bne.n	800ce5a <_malloc_r+0xea>
 800cdd4:	6821      	ldr	r1, [r4, #0]
 800cdd6:	1a6d      	subs	r5, r5, r1
 800cdd8:	4629      	mov	r1, r5
 800cdda:	4630      	mov	r0, r6
 800cddc:	f7ff ffa6 	bl	800cd2c <sbrk_aligned>
 800cde0:	3001      	adds	r0, #1
 800cde2:	d03a      	beq.n	800ce5a <_malloc_r+0xea>
 800cde4:	6823      	ldr	r3, [r4, #0]
 800cde6:	442b      	add	r3, r5
 800cde8:	6023      	str	r3, [r4, #0]
 800cdea:	f8d8 3000 	ldr.w	r3, [r8]
 800cdee:	685a      	ldr	r2, [r3, #4]
 800cdf0:	bb62      	cbnz	r2, 800ce4c <_malloc_r+0xdc>
 800cdf2:	f8c8 7000 	str.w	r7, [r8]
 800cdf6:	e00f      	b.n	800ce18 <_malloc_r+0xa8>
 800cdf8:	6822      	ldr	r2, [r4, #0]
 800cdfa:	1b52      	subs	r2, r2, r5
 800cdfc:	d420      	bmi.n	800ce40 <_malloc_r+0xd0>
 800cdfe:	2a0b      	cmp	r2, #11
 800ce00:	d917      	bls.n	800ce32 <_malloc_r+0xc2>
 800ce02:	1961      	adds	r1, r4, r5
 800ce04:	42a3      	cmp	r3, r4
 800ce06:	6025      	str	r5, [r4, #0]
 800ce08:	bf18      	it	ne
 800ce0a:	6059      	strne	r1, [r3, #4]
 800ce0c:	6863      	ldr	r3, [r4, #4]
 800ce0e:	bf08      	it	eq
 800ce10:	f8c8 1000 	streq.w	r1, [r8]
 800ce14:	5162      	str	r2, [r4, r5]
 800ce16:	604b      	str	r3, [r1, #4]
 800ce18:	4630      	mov	r0, r6
 800ce1a:	f000 f82f 	bl	800ce7c <__malloc_unlock>
 800ce1e:	f104 000b 	add.w	r0, r4, #11
 800ce22:	1d23      	adds	r3, r4, #4
 800ce24:	f020 0007 	bic.w	r0, r0, #7
 800ce28:	1ac2      	subs	r2, r0, r3
 800ce2a:	bf1c      	itt	ne
 800ce2c:	1a1b      	subne	r3, r3, r0
 800ce2e:	50a3      	strne	r3, [r4, r2]
 800ce30:	e7af      	b.n	800cd92 <_malloc_r+0x22>
 800ce32:	6862      	ldr	r2, [r4, #4]
 800ce34:	42a3      	cmp	r3, r4
 800ce36:	bf0c      	ite	eq
 800ce38:	f8c8 2000 	streq.w	r2, [r8]
 800ce3c:	605a      	strne	r2, [r3, #4]
 800ce3e:	e7eb      	b.n	800ce18 <_malloc_r+0xa8>
 800ce40:	4623      	mov	r3, r4
 800ce42:	6864      	ldr	r4, [r4, #4]
 800ce44:	e7ae      	b.n	800cda4 <_malloc_r+0x34>
 800ce46:	463c      	mov	r4, r7
 800ce48:	687f      	ldr	r7, [r7, #4]
 800ce4a:	e7b6      	b.n	800cdba <_malloc_r+0x4a>
 800ce4c:	461a      	mov	r2, r3
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	42a3      	cmp	r3, r4
 800ce52:	d1fb      	bne.n	800ce4c <_malloc_r+0xdc>
 800ce54:	2300      	movs	r3, #0
 800ce56:	6053      	str	r3, [r2, #4]
 800ce58:	e7de      	b.n	800ce18 <_malloc_r+0xa8>
 800ce5a:	230c      	movs	r3, #12
 800ce5c:	6033      	str	r3, [r6, #0]
 800ce5e:	4630      	mov	r0, r6
 800ce60:	f000 f80c 	bl	800ce7c <__malloc_unlock>
 800ce64:	e794      	b.n	800cd90 <_malloc_r+0x20>
 800ce66:	6005      	str	r5, [r0, #0]
 800ce68:	e7d6      	b.n	800ce18 <_malloc_r+0xa8>
 800ce6a:	bf00      	nop
 800ce6c:	20000fbc 	.word	0x20000fbc

0800ce70 <__malloc_lock>:
 800ce70:	4801      	ldr	r0, [pc, #4]	@ (800ce78 <__malloc_lock+0x8>)
 800ce72:	f7ff b882 	b.w	800bf7a <__retarget_lock_acquire_recursive>
 800ce76:	bf00      	nop
 800ce78:	20000fb4 	.word	0x20000fb4

0800ce7c <__malloc_unlock>:
 800ce7c:	4801      	ldr	r0, [pc, #4]	@ (800ce84 <__malloc_unlock+0x8>)
 800ce7e:	f7ff b87d 	b.w	800bf7c <__retarget_lock_release_recursive>
 800ce82:	bf00      	nop
 800ce84:	20000fb4 	.word	0x20000fb4

0800ce88 <_Balloc>:
 800ce88:	b570      	push	{r4, r5, r6, lr}
 800ce8a:	69c6      	ldr	r6, [r0, #28]
 800ce8c:	4604      	mov	r4, r0
 800ce8e:	460d      	mov	r5, r1
 800ce90:	b976      	cbnz	r6, 800ceb0 <_Balloc+0x28>
 800ce92:	2010      	movs	r0, #16
 800ce94:	f7ff ff42 	bl	800cd1c <malloc>
 800ce98:	4602      	mov	r2, r0
 800ce9a:	61e0      	str	r0, [r4, #28]
 800ce9c:	b920      	cbnz	r0, 800cea8 <_Balloc+0x20>
 800ce9e:	4b18      	ldr	r3, [pc, #96]	@ (800cf00 <_Balloc+0x78>)
 800cea0:	4818      	ldr	r0, [pc, #96]	@ (800cf04 <_Balloc+0x7c>)
 800cea2:	216b      	movs	r1, #107	@ 0x6b
 800cea4:	f7ff f87a 	bl	800bf9c <__assert_func>
 800cea8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ceac:	6006      	str	r6, [r0, #0]
 800ceae:	60c6      	str	r6, [r0, #12]
 800ceb0:	69e6      	ldr	r6, [r4, #28]
 800ceb2:	68f3      	ldr	r3, [r6, #12]
 800ceb4:	b183      	cbz	r3, 800ced8 <_Balloc+0x50>
 800ceb6:	69e3      	ldr	r3, [r4, #28]
 800ceb8:	68db      	ldr	r3, [r3, #12]
 800ceba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cebe:	b9b8      	cbnz	r0, 800cef0 <_Balloc+0x68>
 800cec0:	2101      	movs	r1, #1
 800cec2:	fa01 f605 	lsl.w	r6, r1, r5
 800cec6:	1d72      	adds	r2, r6, #5
 800cec8:	0092      	lsls	r2, r2, #2
 800ceca:	4620      	mov	r0, r4
 800cecc:	f000 ff63 	bl	800dd96 <_calloc_r>
 800ced0:	b160      	cbz	r0, 800ceec <_Balloc+0x64>
 800ced2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ced6:	e00e      	b.n	800cef6 <_Balloc+0x6e>
 800ced8:	2221      	movs	r2, #33	@ 0x21
 800ceda:	2104      	movs	r1, #4
 800cedc:	4620      	mov	r0, r4
 800cede:	f000 ff5a 	bl	800dd96 <_calloc_r>
 800cee2:	69e3      	ldr	r3, [r4, #28]
 800cee4:	60f0      	str	r0, [r6, #12]
 800cee6:	68db      	ldr	r3, [r3, #12]
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d1e4      	bne.n	800ceb6 <_Balloc+0x2e>
 800ceec:	2000      	movs	r0, #0
 800ceee:	bd70      	pop	{r4, r5, r6, pc}
 800cef0:	6802      	ldr	r2, [r0, #0]
 800cef2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cef6:	2300      	movs	r3, #0
 800cef8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cefc:	e7f7      	b.n	800ceee <_Balloc+0x66>
 800cefe:	bf00      	nop
 800cf00:	0800e2fc 	.word	0x0800e2fc
 800cf04:	0800e451 	.word	0x0800e451

0800cf08 <_Bfree>:
 800cf08:	b570      	push	{r4, r5, r6, lr}
 800cf0a:	69c6      	ldr	r6, [r0, #28]
 800cf0c:	4605      	mov	r5, r0
 800cf0e:	460c      	mov	r4, r1
 800cf10:	b976      	cbnz	r6, 800cf30 <_Bfree+0x28>
 800cf12:	2010      	movs	r0, #16
 800cf14:	f7ff ff02 	bl	800cd1c <malloc>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	61e8      	str	r0, [r5, #28]
 800cf1c:	b920      	cbnz	r0, 800cf28 <_Bfree+0x20>
 800cf1e:	4b09      	ldr	r3, [pc, #36]	@ (800cf44 <_Bfree+0x3c>)
 800cf20:	4809      	ldr	r0, [pc, #36]	@ (800cf48 <_Bfree+0x40>)
 800cf22:	218f      	movs	r1, #143	@ 0x8f
 800cf24:	f7ff f83a 	bl	800bf9c <__assert_func>
 800cf28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf2c:	6006      	str	r6, [r0, #0]
 800cf2e:	60c6      	str	r6, [r0, #12]
 800cf30:	b13c      	cbz	r4, 800cf42 <_Bfree+0x3a>
 800cf32:	69eb      	ldr	r3, [r5, #28]
 800cf34:	6862      	ldr	r2, [r4, #4]
 800cf36:	68db      	ldr	r3, [r3, #12]
 800cf38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cf3c:	6021      	str	r1, [r4, #0]
 800cf3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cf42:	bd70      	pop	{r4, r5, r6, pc}
 800cf44:	0800e2fc 	.word	0x0800e2fc
 800cf48:	0800e451 	.word	0x0800e451

0800cf4c <__multadd>:
 800cf4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf50:	690d      	ldr	r5, [r1, #16]
 800cf52:	4607      	mov	r7, r0
 800cf54:	460c      	mov	r4, r1
 800cf56:	461e      	mov	r6, r3
 800cf58:	f101 0c14 	add.w	ip, r1, #20
 800cf5c:	2000      	movs	r0, #0
 800cf5e:	f8dc 3000 	ldr.w	r3, [ip]
 800cf62:	b299      	uxth	r1, r3
 800cf64:	fb02 6101 	mla	r1, r2, r1, r6
 800cf68:	0c1e      	lsrs	r6, r3, #16
 800cf6a:	0c0b      	lsrs	r3, r1, #16
 800cf6c:	fb02 3306 	mla	r3, r2, r6, r3
 800cf70:	b289      	uxth	r1, r1
 800cf72:	3001      	adds	r0, #1
 800cf74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cf78:	4285      	cmp	r5, r0
 800cf7a:	f84c 1b04 	str.w	r1, [ip], #4
 800cf7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cf82:	dcec      	bgt.n	800cf5e <__multadd+0x12>
 800cf84:	b30e      	cbz	r6, 800cfca <__multadd+0x7e>
 800cf86:	68a3      	ldr	r3, [r4, #8]
 800cf88:	42ab      	cmp	r3, r5
 800cf8a:	dc19      	bgt.n	800cfc0 <__multadd+0x74>
 800cf8c:	6861      	ldr	r1, [r4, #4]
 800cf8e:	4638      	mov	r0, r7
 800cf90:	3101      	adds	r1, #1
 800cf92:	f7ff ff79 	bl	800ce88 <_Balloc>
 800cf96:	4680      	mov	r8, r0
 800cf98:	b928      	cbnz	r0, 800cfa6 <__multadd+0x5a>
 800cf9a:	4602      	mov	r2, r0
 800cf9c:	4b0c      	ldr	r3, [pc, #48]	@ (800cfd0 <__multadd+0x84>)
 800cf9e:	480d      	ldr	r0, [pc, #52]	@ (800cfd4 <__multadd+0x88>)
 800cfa0:	21ba      	movs	r1, #186	@ 0xba
 800cfa2:	f7fe fffb 	bl	800bf9c <__assert_func>
 800cfa6:	6922      	ldr	r2, [r4, #16]
 800cfa8:	3202      	adds	r2, #2
 800cfaa:	f104 010c 	add.w	r1, r4, #12
 800cfae:	0092      	lsls	r2, r2, #2
 800cfb0:	300c      	adds	r0, #12
 800cfb2:	f7fe ffe4 	bl	800bf7e <memcpy>
 800cfb6:	4621      	mov	r1, r4
 800cfb8:	4638      	mov	r0, r7
 800cfba:	f7ff ffa5 	bl	800cf08 <_Bfree>
 800cfbe:	4644      	mov	r4, r8
 800cfc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cfc4:	3501      	adds	r5, #1
 800cfc6:	615e      	str	r6, [r3, #20]
 800cfc8:	6125      	str	r5, [r4, #16]
 800cfca:	4620      	mov	r0, r4
 800cfcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfd0:	0800e440 	.word	0x0800e440
 800cfd4:	0800e451 	.word	0x0800e451

0800cfd8 <__hi0bits>:
 800cfd8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cfdc:	4603      	mov	r3, r0
 800cfde:	bf36      	itet	cc
 800cfe0:	0403      	lslcc	r3, r0, #16
 800cfe2:	2000      	movcs	r0, #0
 800cfe4:	2010      	movcc	r0, #16
 800cfe6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cfea:	bf3c      	itt	cc
 800cfec:	021b      	lslcc	r3, r3, #8
 800cfee:	3008      	addcc	r0, #8
 800cff0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cff4:	bf3c      	itt	cc
 800cff6:	011b      	lslcc	r3, r3, #4
 800cff8:	3004      	addcc	r0, #4
 800cffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cffe:	bf3c      	itt	cc
 800d000:	009b      	lslcc	r3, r3, #2
 800d002:	3002      	addcc	r0, #2
 800d004:	2b00      	cmp	r3, #0
 800d006:	db05      	blt.n	800d014 <__hi0bits+0x3c>
 800d008:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d00c:	f100 0001 	add.w	r0, r0, #1
 800d010:	bf08      	it	eq
 800d012:	2020      	moveq	r0, #32
 800d014:	4770      	bx	lr

0800d016 <__lo0bits>:
 800d016:	6803      	ldr	r3, [r0, #0]
 800d018:	4602      	mov	r2, r0
 800d01a:	f013 0007 	ands.w	r0, r3, #7
 800d01e:	d00b      	beq.n	800d038 <__lo0bits+0x22>
 800d020:	07d9      	lsls	r1, r3, #31
 800d022:	d421      	bmi.n	800d068 <__lo0bits+0x52>
 800d024:	0798      	lsls	r0, r3, #30
 800d026:	bf49      	itett	mi
 800d028:	085b      	lsrmi	r3, r3, #1
 800d02a:	089b      	lsrpl	r3, r3, #2
 800d02c:	2001      	movmi	r0, #1
 800d02e:	6013      	strmi	r3, [r2, #0]
 800d030:	bf5c      	itt	pl
 800d032:	6013      	strpl	r3, [r2, #0]
 800d034:	2002      	movpl	r0, #2
 800d036:	4770      	bx	lr
 800d038:	b299      	uxth	r1, r3
 800d03a:	b909      	cbnz	r1, 800d040 <__lo0bits+0x2a>
 800d03c:	0c1b      	lsrs	r3, r3, #16
 800d03e:	2010      	movs	r0, #16
 800d040:	b2d9      	uxtb	r1, r3
 800d042:	b909      	cbnz	r1, 800d048 <__lo0bits+0x32>
 800d044:	3008      	adds	r0, #8
 800d046:	0a1b      	lsrs	r3, r3, #8
 800d048:	0719      	lsls	r1, r3, #28
 800d04a:	bf04      	itt	eq
 800d04c:	091b      	lsreq	r3, r3, #4
 800d04e:	3004      	addeq	r0, #4
 800d050:	0799      	lsls	r1, r3, #30
 800d052:	bf04      	itt	eq
 800d054:	089b      	lsreq	r3, r3, #2
 800d056:	3002      	addeq	r0, #2
 800d058:	07d9      	lsls	r1, r3, #31
 800d05a:	d403      	bmi.n	800d064 <__lo0bits+0x4e>
 800d05c:	085b      	lsrs	r3, r3, #1
 800d05e:	f100 0001 	add.w	r0, r0, #1
 800d062:	d003      	beq.n	800d06c <__lo0bits+0x56>
 800d064:	6013      	str	r3, [r2, #0]
 800d066:	4770      	bx	lr
 800d068:	2000      	movs	r0, #0
 800d06a:	4770      	bx	lr
 800d06c:	2020      	movs	r0, #32
 800d06e:	4770      	bx	lr

0800d070 <__i2b>:
 800d070:	b510      	push	{r4, lr}
 800d072:	460c      	mov	r4, r1
 800d074:	2101      	movs	r1, #1
 800d076:	f7ff ff07 	bl	800ce88 <_Balloc>
 800d07a:	4602      	mov	r2, r0
 800d07c:	b928      	cbnz	r0, 800d08a <__i2b+0x1a>
 800d07e:	4b05      	ldr	r3, [pc, #20]	@ (800d094 <__i2b+0x24>)
 800d080:	4805      	ldr	r0, [pc, #20]	@ (800d098 <__i2b+0x28>)
 800d082:	f240 1145 	movw	r1, #325	@ 0x145
 800d086:	f7fe ff89 	bl	800bf9c <__assert_func>
 800d08a:	2301      	movs	r3, #1
 800d08c:	6144      	str	r4, [r0, #20]
 800d08e:	6103      	str	r3, [r0, #16]
 800d090:	bd10      	pop	{r4, pc}
 800d092:	bf00      	nop
 800d094:	0800e440 	.word	0x0800e440
 800d098:	0800e451 	.word	0x0800e451

0800d09c <__multiply>:
 800d09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a0:	4617      	mov	r7, r2
 800d0a2:	690a      	ldr	r2, [r1, #16]
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	429a      	cmp	r2, r3
 800d0a8:	bfa8      	it	ge
 800d0aa:	463b      	movge	r3, r7
 800d0ac:	4689      	mov	r9, r1
 800d0ae:	bfa4      	itt	ge
 800d0b0:	460f      	movge	r7, r1
 800d0b2:	4699      	movge	r9, r3
 800d0b4:	693d      	ldr	r5, [r7, #16]
 800d0b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	6879      	ldr	r1, [r7, #4]
 800d0be:	eb05 060a 	add.w	r6, r5, sl
 800d0c2:	42b3      	cmp	r3, r6
 800d0c4:	b085      	sub	sp, #20
 800d0c6:	bfb8      	it	lt
 800d0c8:	3101      	addlt	r1, #1
 800d0ca:	f7ff fedd 	bl	800ce88 <_Balloc>
 800d0ce:	b930      	cbnz	r0, 800d0de <__multiply+0x42>
 800d0d0:	4602      	mov	r2, r0
 800d0d2:	4b41      	ldr	r3, [pc, #260]	@ (800d1d8 <__multiply+0x13c>)
 800d0d4:	4841      	ldr	r0, [pc, #260]	@ (800d1dc <__multiply+0x140>)
 800d0d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d0da:	f7fe ff5f 	bl	800bf9c <__assert_func>
 800d0de:	f100 0414 	add.w	r4, r0, #20
 800d0e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d0e6:	4623      	mov	r3, r4
 800d0e8:	2200      	movs	r2, #0
 800d0ea:	4573      	cmp	r3, lr
 800d0ec:	d320      	bcc.n	800d130 <__multiply+0x94>
 800d0ee:	f107 0814 	add.w	r8, r7, #20
 800d0f2:	f109 0114 	add.w	r1, r9, #20
 800d0f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d0fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d0fe:	9302      	str	r3, [sp, #8]
 800d100:	1beb      	subs	r3, r5, r7
 800d102:	3b15      	subs	r3, #21
 800d104:	f023 0303 	bic.w	r3, r3, #3
 800d108:	3304      	adds	r3, #4
 800d10a:	3715      	adds	r7, #21
 800d10c:	42bd      	cmp	r5, r7
 800d10e:	bf38      	it	cc
 800d110:	2304      	movcc	r3, #4
 800d112:	9301      	str	r3, [sp, #4]
 800d114:	9b02      	ldr	r3, [sp, #8]
 800d116:	9103      	str	r1, [sp, #12]
 800d118:	428b      	cmp	r3, r1
 800d11a:	d80c      	bhi.n	800d136 <__multiply+0x9a>
 800d11c:	2e00      	cmp	r6, #0
 800d11e:	dd03      	ble.n	800d128 <__multiply+0x8c>
 800d120:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d124:	2b00      	cmp	r3, #0
 800d126:	d055      	beq.n	800d1d4 <__multiply+0x138>
 800d128:	6106      	str	r6, [r0, #16]
 800d12a:	b005      	add	sp, #20
 800d12c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d130:	f843 2b04 	str.w	r2, [r3], #4
 800d134:	e7d9      	b.n	800d0ea <__multiply+0x4e>
 800d136:	f8b1 a000 	ldrh.w	sl, [r1]
 800d13a:	f1ba 0f00 	cmp.w	sl, #0
 800d13e:	d01f      	beq.n	800d180 <__multiply+0xe4>
 800d140:	46c4      	mov	ip, r8
 800d142:	46a1      	mov	r9, r4
 800d144:	2700      	movs	r7, #0
 800d146:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d14a:	f8d9 3000 	ldr.w	r3, [r9]
 800d14e:	fa1f fb82 	uxth.w	fp, r2
 800d152:	b29b      	uxth	r3, r3
 800d154:	fb0a 330b 	mla	r3, sl, fp, r3
 800d158:	443b      	add	r3, r7
 800d15a:	f8d9 7000 	ldr.w	r7, [r9]
 800d15e:	0c12      	lsrs	r2, r2, #16
 800d160:	0c3f      	lsrs	r7, r7, #16
 800d162:	fb0a 7202 	mla	r2, sl, r2, r7
 800d166:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d16a:	b29b      	uxth	r3, r3
 800d16c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d170:	4565      	cmp	r5, ip
 800d172:	f849 3b04 	str.w	r3, [r9], #4
 800d176:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d17a:	d8e4      	bhi.n	800d146 <__multiply+0xaa>
 800d17c:	9b01      	ldr	r3, [sp, #4]
 800d17e:	50e7      	str	r7, [r4, r3]
 800d180:	9b03      	ldr	r3, [sp, #12]
 800d182:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d186:	3104      	adds	r1, #4
 800d188:	f1b9 0f00 	cmp.w	r9, #0
 800d18c:	d020      	beq.n	800d1d0 <__multiply+0x134>
 800d18e:	6823      	ldr	r3, [r4, #0]
 800d190:	4647      	mov	r7, r8
 800d192:	46a4      	mov	ip, r4
 800d194:	f04f 0a00 	mov.w	sl, #0
 800d198:	f8b7 b000 	ldrh.w	fp, [r7]
 800d19c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d1a0:	fb09 220b 	mla	r2, r9, fp, r2
 800d1a4:	4452      	add	r2, sl
 800d1a6:	b29b      	uxth	r3, r3
 800d1a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1ac:	f84c 3b04 	str.w	r3, [ip], #4
 800d1b0:	f857 3b04 	ldr.w	r3, [r7], #4
 800d1b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1b8:	f8bc 3000 	ldrh.w	r3, [ip]
 800d1bc:	fb09 330a 	mla	r3, r9, sl, r3
 800d1c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d1c4:	42bd      	cmp	r5, r7
 800d1c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1ca:	d8e5      	bhi.n	800d198 <__multiply+0xfc>
 800d1cc:	9a01      	ldr	r2, [sp, #4]
 800d1ce:	50a3      	str	r3, [r4, r2]
 800d1d0:	3404      	adds	r4, #4
 800d1d2:	e79f      	b.n	800d114 <__multiply+0x78>
 800d1d4:	3e01      	subs	r6, #1
 800d1d6:	e7a1      	b.n	800d11c <__multiply+0x80>
 800d1d8:	0800e440 	.word	0x0800e440
 800d1dc:	0800e451 	.word	0x0800e451

0800d1e0 <__pow5mult>:
 800d1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1e4:	4615      	mov	r5, r2
 800d1e6:	f012 0203 	ands.w	r2, r2, #3
 800d1ea:	4607      	mov	r7, r0
 800d1ec:	460e      	mov	r6, r1
 800d1ee:	d007      	beq.n	800d200 <__pow5mult+0x20>
 800d1f0:	4c25      	ldr	r4, [pc, #148]	@ (800d288 <__pow5mult+0xa8>)
 800d1f2:	3a01      	subs	r2, #1
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1fa:	f7ff fea7 	bl	800cf4c <__multadd>
 800d1fe:	4606      	mov	r6, r0
 800d200:	10ad      	asrs	r5, r5, #2
 800d202:	d03d      	beq.n	800d280 <__pow5mult+0xa0>
 800d204:	69fc      	ldr	r4, [r7, #28]
 800d206:	b97c      	cbnz	r4, 800d228 <__pow5mult+0x48>
 800d208:	2010      	movs	r0, #16
 800d20a:	f7ff fd87 	bl	800cd1c <malloc>
 800d20e:	4602      	mov	r2, r0
 800d210:	61f8      	str	r0, [r7, #28]
 800d212:	b928      	cbnz	r0, 800d220 <__pow5mult+0x40>
 800d214:	4b1d      	ldr	r3, [pc, #116]	@ (800d28c <__pow5mult+0xac>)
 800d216:	481e      	ldr	r0, [pc, #120]	@ (800d290 <__pow5mult+0xb0>)
 800d218:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d21c:	f7fe febe 	bl	800bf9c <__assert_func>
 800d220:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d224:	6004      	str	r4, [r0, #0]
 800d226:	60c4      	str	r4, [r0, #12]
 800d228:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d22c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d230:	b94c      	cbnz	r4, 800d246 <__pow5mult+0x66>
 800d232:	f240 2171 	movw	r1, #625	@ 0x271
 800d236:	4638      	mov	r0, r7
 800d238:	f7ff ff1a 	bl	800d070 <__i2b>
 800d23c:	2300      	movs	r3, #0
 800d23e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d242:	4604      	mov	r4, r0
 800d244:	6003      	str	r3, [r0, #0]
 800d246:	f04f 0900 	mov.w	r9, #0
 800d24a:	07eb      	lsls	r3, r5, #31
 800d24c:	d50a      	bpl.n	800d264 <__pow5mult+0x84>
 800d24e:	4631      	mov	r1, r6
 800d250:	4622      	mov	r2, r4
 800d252:	4638      	mov	r0, r7
 800d254:	f7ff ff22 	bl	800d09c <__multiply>
 800d258:	4631      	mov	r1, r6
 800d25a:	4680      	mov	r8, r0
 800d25c:	4638      	mov	r0, r7
 800d25e:	f7ff fe53 	bl	800cf08 <_Bfree>
 800d262:	4646      	mov	r6, r8
 800d264:	106d      	asrs	r5, r5, #1
 800d266:	d00b      	beq.n	800d280 <__pow5mult+0xa0>
 800d268:	6820      	ldr	r0, [r4, #0]
 800d26a:	b938      	cbnz	r0, 800d27c <__pow5mult+0x9c>
 800d26c:	4622      	mov	r2, r4
 800d26e:	4621      	mov	r1, r4
 800d270:	4638      	mov	r0, r7
 800d272:	f7ff ff13 	bl	800d09c <__multiply>
 800d276:	6020      	str	r0, [r4, #0]
 800d278:	f8c0 9000 	str.w	r9, [r0]
 800d27c:	4604      	mov	r4, r0
 800d27e:	e7e4      	b.n	800d24a <__pow5mult+0x6a>
 800d280:	4630      	mov	r0, r6
 800d282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d286:	bf00      	nop
 800d288:	0800e4c8 	.word	0x0800e4c8
 800d28c:	0800e2fc 	.word	0x0800e2fc
 800d290:	0800e451 	.word	0x0800e451

0800d294 <__lshift>:
 800d294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d298:	460c      	mov	r4, r1
 800d29a:	6849      	ldr	r1, [r1, #4]
 800d29c:	6923      	ldr	r3, [r4, #16]
 800d29e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d2a2:	68a3      	ldr	r3, [r4, #8]
 800d2a4:	4607      	mov	r7, r0
 800d2a6:	4691      	mov	r9, r2
 800d2a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2ac:	f108 0601 	add.w	r6, r8, #1
 800d2b0:	42b3      	cmp	r3, r6
 800d2b2:	db0b      	blt.n	800d2cc <__lshift+0x38>
 800d2b4:	4638      	mov	r0, r7
 800d2b6:	f7ff fde7 	bl	800ce88 <_Balloc>
 800d2ba:	4605      	mov	r5, r0
 800d2bc:	b948      	cbnz	r0, 800d2d2 <__lshift+0x3e>
 800d2be:	4602      	mov	r2, r0
 800d2c0:	4b28      	ldr	r3, [pc, #160]	@ (800d364 <__lshift+0xd0>)
 800d2c2:	4829      	ldr	r0, [pc, #164]	@ (800d368 <__lshift+0xd4>)
 800d2c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d2c8:	f7fe fe68 	bl	800bf9c <__assert_func>
 800d2cc:	3101      	adds	r1, #1
 800d2ce:	005b      	lsls	r3, r3, #1
 800d2d0:	e7ee      	b.n	800d2b0 <__lshift+0x1c>
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	f100 0114 	add.w	r1, r0, #20
 800d2d8:	f100 0210 	add.w	r2, r0, #16
 800d2dc:	4618      	mov	r0, r3
 800d2de:	4553      	cmp	r3, sl
 800d2e0:	db33      	blt.n	800d34a <__lshift+0xb6>
 800d2e2:	6920      	ldr	r0, [r4, #16]
 800d2e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2e8:	f104 0314 	add.w	r3, r4, #20
 800d2ec:	f019 091f 	ands.w	r9, r9, #31
 800d2f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d2f8:	d02b      	beq.n	800d352 <__lshift+0xbe>
 800d2fa:	f1c9 0e20 	rsb	lr, r9, #32
 800d2fe:	468a      	mov	sl, r1
 800d300:	2200      	movs	r2, #0
 800d302:	6818      	ldr	r0, [r3, #0]
 800d304:	fa00 f009 	lsl.w	r0, r0, r9
 800d308:	4310      	orrs	r0, r2
 800d30a:	f84a 0b04 	str.w	r0, [sl], #4
 800d30e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d312:	459c      	cmp	ip, r3
 800d314:	fa22 f20e 	lsr.w	r2, r2, lr
 800d318:	d8f3      	bhi.n	800d302 <__lshift+0x6e>
 800d31a:	ebac 0304 	sub.w	r3, ip, r4
 800d31e:	3b15      	subs	r3, #21
 800d320:	f023 0303 	bic.w	r3, r3, #3
 800d324:	3304      	adds	r3, #4
 800d326:	f104 0015 	add.w	r0, r4, #21
 800d32a:	4560      	cmp	r0, ip
 800d32c:	bf88      	it	hi
 800d32e:	2304      	movhi	r3, #4
 800d330:	50ca      	str	r2, [r1, r3]
 800d332:	b10a      	cbz	r2, 800d338 <__lshift+0xa4>
 800d334:	f108 0602 	add.w	r6, r8, #2
 800d338:	3e01      	subs	r6, #1
 800d33a:	4638      	mov	r0, r7
 800d33c:	612e      	str	r6, [r5, #16]
 800d33e:	4621      	mov	r1, r4
 800d340:	f7ff fde2 	bl	800cf08 <_Bfree>
 800d344:	4628      	mov	r0, r5
 800d346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d34a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d34e:	3301      	adds	r3, #1
 800d350:	e7c5      	b.n	800d2de <__lshift+0x4a>
 800d352:	3904      	subs	r1, #4
 800d354:	f853 2b04 	ldr.w	r2, [r3], #4
 800d358:	f841 2f04 	str.w	r2, [r1, #4]!
 800d35c:	459c      	cmp	ip, r3
 800d35e:	d8f9      	bhi.n	800d354 <__lshift+0xc0>
 800d360:	e7ea      	b.n	800d338 <__lshift+0xa4>
 800d362:	bf00      	nop
 800d364:	0800e440 	.word	0x0800e440
 800d368:	0800e451 	.word	0x0800e451

0800d36c <__mcmp>:
 800d36c:	690a      	ldr	r2, [r1, #16]
 800d36e:	4603      	mov	r3, r0
 800d370:	6900      	ldr	r0, [r0, #16]
 800d372:	1a80      	subs	r0, r0, r2
 800d374:	b530      	push	{r4, r5, lr}
 800d376:	d10e      	bne.n	800d396 <__mcmp+0x2a>
 800d378:	3314      	adds	r3, #20
 800d37a:	3114      	adds	r1, #20
 800d37c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d380:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d384:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d388:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d38c:	4295      	cmp	r5, r2
 800d38e:	d003      	beq.n	800d398 <__mcmp+0x2c>
 800d390:	d205      	bcs.n	800d39e <__mcmp+0x32>
 800d392:	f04f 30ff 	mov.w	r0, #4294967295
 800d396:	bd30      	pop	{r4, r5, pc}
 800d398:	42a3      	cmp	r3, r4
 800d39a:	d3f3      	bcc.n	800d384 <__mcmp+0x18>
 800d39c:	e7fb      	b.n	800d396 <__mcmp+0x2a>
 800d39e:	2001      	movs	r0, #1
 800d3a0:	e7f9      	b.n	800d396 <__mcmp+0x2a>
	...

0800d3a4 <__mdiff>:
 800d3a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3a8:	4689      	mov	r9, r1
 800d3aa:	4606      	mov	r6, r0
 800d3ac:	4611      	mov	r1, r2
 800d3ae:	4648      	mov	r0, r9
 800d3b0:	4614      	mov	r4, r2
 800d3b2:	f7ff ffdb 	bl	800d36c <__mcmp>
 800d3b6:	1e05      	subs	r5, r0, #0
 800d3b8:	d112      	bne.n	800d3e0 <__mdiff+0x3c>
 800d3ba:	4629      	mov	r1, r5
 800d3bc:	4630      	mov	r0, r6
 800d3be:	f7ff fd63 	bl	800ce88 <_Balloc>
 800d3c2:	4602      	mov	r2, r0
 800d3c4:	b928      	cbnz	r0, 800d3d2 <__mdiff+0x2e>
 800d3c6:	4b3f      	ldr	r3, [pc, #252]	@ (800d4c4 <__mdiff+0x120>)
 800d3c8:	f240 2137 	movw	r1, #567	@ 0x237
 800d3cc:	483e      	ldr	r0, [pc, #248]	@ (800d4c8 <__mdiff+0x124>)
 800d3ce:	f7fe fde5 	bl	800bf9c <__assert_func>
 800d3d2:	2301      	movs	r3, #1
 800d3d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3d8:	4610      	mov	r0, r2
 800d3da:	b003      	add	sp, #12
 800d3dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e0:	bfbc      	itt	lt
 800d3e2:	464b      	movlt	r3, r9
 800d3e4:	46a1      	movlt	r9, r4
 800d3e6:	4630      	mov	r0, r6
 800d3e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d3ec:	bfba      	itte	lt
 800d3ee:	461c      	movlt	r4, r3
 800d3f0:	2501      	movlt	r5, #1
 800d3f2:	2500      	movge	r5, #0
 800d3f4:	f7ff fd48 	bl	800ce88 <_Balloc>
 800d3f8:	4602      	mov	r2, r0
 800d3fa:	b918      	cbnz	r0, 800d404 <__mdiff+0x60>
 800d3fc:	4b31      	ldr	r3, [pc, #196]	@ (800d4c4 <__mdiff+0x120>)
 800d3fe:	f240 2145 	movw	r1, #581	@ 0x245
 800d402:	e7e3      	b.n	800d3cc <__mdiff+0x28>
 800d404:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d408:	6926      	ldr	r6, [r4, #16]
 800d40a:	60c5      	str	r5, [r0, #12]
 800d40c:	f109 0310 	add.w	r3, r9, #16
 800d410:	f109 0514 	add.w	r5, r9, #20
 800d414:	f104 0e14 	add.w	lr, r4, #20
 800d418:	f100 0b14 	add.w	fp, r0, #20
 800d41c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d420:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d424:	9301      	str	r3, [sp, #4]
 800d426:	46d9      	mov	r9, fp
 800d428:	f04f 0c00 	mov.w	ip, #0
 800d42c:	9b01      	ldr	r3, [sp, #4]
 800d42e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d432:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d436:	9301      	str	r3, [sp, #4]
 800d438:	fa1f f38a 	uxth.w	r3, sl
 800d43c:	4619      	mov	r1, r3
 800d43e:	b283      	uxth	r3, r0
 800d440:	1acb      	subs	r3, r1, r3
 800d442:	0c00      	lsrs	r0, r0, #16
 800d444:	4463      	add	r3, ip
 800d446:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d44a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d44e:	b29b      	uxth	r3, r3
 800d450:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d454:	4576      	cmp	r6, lr
 800d456:	f849 3b04 	str.w	r3, [r9], #4
 800d45a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d45e:	d8e5      	bhi.n	800d42c <__mdiff+0x88>
 800d460:	1b33      	subs	r3, r6, r4
 800d462:	3b15      	subs	r3, #21
 800d464:	f023 0303 	bic.w	r3, r3, #3
 800d468:	3415      	adds	r4, #21
 800d46a:	3304      	adds	r3, #4
 800d46c:	42a6      	cmp	r6, r4
 800d46e:	bf38      	it	cc
 800d470:	2304      	movcc	r3, #4
 800d472:	441d      	add	r5, r3
 800d474:	445b      	add	r3, fp
 800d476:	461e      	mov	r6, r3
 800d478:	462c      	mov	r4, r5
 800d47a:	4544      	cmp	r4, r8
 800d47c:	d30e      	bcc.n	800d49c <__mdiff+0xf8>
 800d47e:	f108 0103 	add.w	r1, r8, #3
 800d482:	1b49      	subs	r1, r1, r5
 800d484:	f021 0103 	bic.w	r1, r1, #3
 800d488:	3d03      	subs	r5, #3
 800d48a:	45a8      	cmp	r8, r5
 800d48c:	bf38      	it	cc
 800d48e:	2100      	movcc	r1, #0
 800d490:	440b      	add	r3, r1
 800d492:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d496:	b191      	cbz	r1, 800d4be <__mdiff+0x11a>
 800d498:	6117      	str	r7, [r2, #16]
 800d49a:	e79d      	b.n	800d3d8 <__mdiff+0x34>
 800d49c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d4a0:	46e6      	mov	lr, ip
 800d4a2:	0c08      	lsrs	r0, r1, #16
 800d4a4:	fa1c fc81 	uxtah	ip, ip, r1
 800d4a8:	4471      	add	r1, lr
 800d4aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d4ae:	b289      	uxth	r1, r1
 800d4b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d4b4:	f846 1b04 	str.w	r1, [r6], #4
 800d4b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4bc:	e7dd      	b.n	800d47a <__mdiff+0xd6>
 800d4be:	3f01      	subs	r7, #1
 800d4c0:	e7e7      	b.n	800d492 <__mdiff+0xee>
 800d4c2:	bf00      	nop
 800d4c4:	0800e440 	.word	0x0800e440
 800d4c8:	0800e451 	.word	0x0800e451

0800d4cc <__d2b>:
 800d4cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d4d0:	460f      	mov	r7, r1
 800d4d2:	2101      	movs	r1, #1
 800d4d4:	ec59 8b10 	vmov	r8, r9, d0
 800d4d8:	4616      	mov	r6, r2
 800d4da:	f7ff fcd5 	bl	800ce88 <_Balloc>
 800d4de:	4604      	mov	r4, r0
 800d4e0:	b930      	cbnz	r0, 800d4f0 <__d2b+0x24>
 800d4e2:	4602      	mov	r2, r0
 800d4e4:	4b23      	ldr	r3, [pc, #140]	@ (800d574 <__d2b+0xa8>)
 800d4e6:	4824      	ldr	r0, [pc, #144]	@ (800d578 <__d2b+0xac>)
 800d4e8:	f240 310f 	movw	r1, #783	@ 0x30f
 800d4ec:	f7fe fd56 	bl	800bf9c <__assert_func>
 800d4f0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d4f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d4f8:	b10d      	cbz	r5, 800d4fe <__d2b+0x32>
 800d4fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d4fe:	9301      	str	r3, [sp, #4]
 800d500:	f1b8 0300 	subs.w	r3, r8, #0
 800d504:	d023      	beq.n	800d54e <__d2b+0x82>
 800d506:	4668      	mov	r0, sp
 800d508:	9300      	str	r3, [sp, #0]
 800d50a:	f7ff fd84 	bl	800d016 <__lo0bits>
 800d50e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d512:	b1d0      	cbz	r0, 800d54a <__d2b+0x7e>
 800d514:	f1c0 0320 	rsb	r3, r0, #32
 800d518:	fa02 f303 	lsl.w	r3, r2, r3
 800d51c:	430b      	orrs	r3, r1
 800d51e:	40c2      	lsrs	r2, r0
 800d520:	6163      	str	r3, [r4, #20]
 800d522:	9201      	str	r2, [sp, #4]
 800d524:	9b01      	ldr	r3, [sp, #4]
 800d526:	61a3      	str	r3, [r4, #24]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	bf0c      	ite	eq
 800d52c:	2201      	moveq	r2, #1
 800d52e:	2202      	movne	r2, #2
 800d530:	6122      	str	r2, [r4, #16]
 800d532:	b1a5      	cbz	r5, 800d55e <__d2b+0x92>
 800d534:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d538:	4405      	add	r5, r0
 800d53a:	603d      	str	r5, [r7, #0]
 800d53c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d540:	6030      	str	r0, [r6, #0]
 800d542:	4620      	mov	r0, r4
 800d544:	b003      	add	sp, #12
 800d546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d54a:	6161      	str	r1, [r4, #20]
 800d54c:	e7ea      	b.n	800d524 <__d2b+0x58>
 800d54e:	a801      	add	r0, sp, #4
 800d550:	f7ff fd61 	bl	800d016 <__lo0bits>
 800d554:	9b01      	ldr	r3, [sp, #4]
 800d556:	6163      	str	r3, [r4, #20]
 800d558:	3020      	adds	r0, #32
 800d55a:	2201      	movs	r2, #1
 800d55c:	e7e8      	b.n	800d530 <__d2b+0x64>
 800d55e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d562:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d566:	6038      	str	r0, [r7, #0]
 800d568:	6918      	ldr	r0, [r3, #16]
 800d56a:	f7ff fd35 	bl	800cfd8 <__hi0bits>
 800d56e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d572:	e7e5      	b.n	800d540 <__d2b+0x74>
 800d574:	0800e440 	.word	0x0800e440
 800d578:	0800e451 	.word	0x0800e451

0800d57c <__ssputs_r>:
 800d57c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d580:	688e      	ldr	r6, [r1, #8]
 800d582:	461f      	mov	r7, r3
 800d584:	42be      	cmp	r6, r7
 800d586:	680b      	ldr	r3, [r1, #0]
 800d588:	4682      	mov	sl, r0
 800d58a:	460c      	mov	r4, r1
 800d58c:	4690      	mov	r8, r2
 800d58e:	d82d      	bhi.n	800d5ec <__ssputs_r+0x70>
 800d590:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d594:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d598:	d026      	beq.n	800d5e8 <__ssputs_r+0x6c>
 800d59a:	6965      	ldr	r5, [r4, #20]
 800d59c:	6909      	ldr	r1, [r1, #16]
 800d59e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d5a2:	eba3 0901 	sub.w	r9, r3, r1
 800d5a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d5aa:	1c7b      	adds	r3, r7, #1
 800d5ac:	444b      	add	r3, r9
 800d5ae:	106d      	asrs	r5, r5, #1
 800d5b0:	429d      	cmp	r5, r3
 800d5b2:	bf38      	it	cc
 800d5b4:	461d      	movcc	r5, r3
 800d5b6:	0553      	lsls	r3, r2, #21
 800d5b8:	d527      	bpl.n	800d60a <__ssputs_r+0x8e>
 800d5ba:	4629      	mov	r1, r5
 800d5bc:	f7ff fbd8 	bl	800cd70 <_malloc_r>
 800d5c0:	4606      	mov	r6, r0
 800d5c2:	b360      	cbz	r0, 800d61e <__ssputs_r+0xa2>
 800d5c4:	6921      	ldr	r1, [r4, #16]
 800d5c6:	464a      	mov	r2, r9
 800d5c8:	f7fe fcd9 	bl	800bf7e <memcpy>
 800d5cc:	89a3      	ldrh	r3, [r4, #12]
 800d5ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d5d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5d6:	81a3      	strh	r3, [r4, #12]
 800d5d8:	6126      	str	r6, [r4, #16]
 800d5da:	6165      	str	r5, [r4, #20]
 800d5dc:	444e      	add	r6, r9
 800d5de:	eba5 0509 	sub.w	r5, r5, r9
 800d5e2:	6026      	str	r6, [r4, #0]
 800d5e4:	60a5      	str	r5, [r4, #8]
 800d5e6:	463e      	mov	r6, r7
 800d5e8:	42be      	cmp	r6, r7
 800d5ea:	d900      	bls.n	800d5ee <__ssputs_r+0x72>
 800d5ec:	463e      	mov	r6, r7
 800d5ee:	6820      	ldr	r0, [r4, #0]
 800d5f0:	4632      	mov	r2, r6
 800d5f2:	4641      	mov	r1, r8
 800d5f4:	f000 fb7c 	bl	800dcf0 <memmove>
 800d5f8:	68a3      	ldr	r3, [r4, #8]
 800d5fa:	1b9b      	subs	r3, r3, r6
 800d5fc:	60a3      	str	r3, [r4, #8]
 800d5fe:	6823      	ldr	r3, [r4, #0]
 800d600:	4433      	add	r3, r6
 800d602:	6023      	str	r3, [r4, #0]
 800d604:	2000      	movs	r0, #0
 800d606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d60a:	462a      	mov	r2, r5
 800d60c:	f000 fbe9 	bl	800dde2 <_realloc_r>
 800d610:	4606      	mov	r6, r0
 800d612:	2800      	cmp	r0, #0
 800d614:	d1e0      	bne.n	800d5d8 <__ssputs_r+0x5c>
 800d616:	6921      	ldr	r1, [r4, #16]
 800d618:	4650      	mov	r0, sl
 800d61a:	f7ff fb35 	bl	800cc88 <_free_r>
 800d61e:	230c      	movs	r3, #12
 800d620:	f8ca 3000 	str.w	r3, [sl]
 800d624:	89a3      	ldrh	r3, [r4, #12]
 800d626:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d62a:	81a3      	strh	r3, [r4, #12]
 800d62c:	f04f 30ff 	mov.w	r0, #4294967295
 800d630:	e7e9      	b.n	800d606 <__ssputs_r+0x8a>
	...

0800d634 <_svfiprintf_r>:
 800d634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d638:	4698      	mov	r8, r3
 800d63a:	898b      	ldrh	r3, [r1, #12]
 800d63c:	061b      	lsls	r3, r3, #24
 800d63e:	b09d      	sub	sp, #116	@ 0x74
 800d640:	4607      	mov	r7, r0
 800d642:	460d      	mov	r5, r1
 800d644:	4614      	mov	r4, r2
 800d646:	d510      	bpl.n	800d66a <_svfiprintf_r+0x36>
 800d648:	690b      	ldr	r3, [r1, #16]
 800d64a:	b973      	cbnz	r3, 800d66a <_svfiprintf_r+0x36>
 800d64c:	2140      	movs	r1, #64	@ 0x40
 800d64e:	f7ff fb8f 	bl	800cd70 <_malloc_r>
 800d652:	6028      	str	r0, [r5, #0]
 800d654:	6128      	str	r0, [r5, #16]
 800d656:	b930      	cbnz	r0, 800d666 <_svfiprintf_r+0x32>
 800d658:	230c      	movs	r3, #12
 800d65a:	603b      	str	r3, [r7, #0]
 800d65c:	f04f 30ff 	mov.w	r0, #4294967295
 800d660:	b01d      	add	sp, #116	@ 0x74
 800d662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d666:	2340      	movs	r3, #64	@ 0x40
 800d668:	616b      	str	r3, [r5, #20]
 800d66a:	2300      	movs	r3, #0
 800d66c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d66e:	2320      	movs	r3, #32
 800d670:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d674:	f8cd 800c 	str.w	r8, [sp, #12]
 800d678:	2330      	movs	r3, #48	@ 0x30
 800d67a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d818 <_svfiprintf_r+0x1e4>
 800d67e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d682:	f04f 0901 	mov.w	r9, #1
 800d686:	4623      	mov	r3, r4
 800d688:	469a      	mov	sl, r3
 800d68a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d68e:	b10a      	cbz	r2, 800d694 <_svfiprintf_r+0x60>
 800d690:	2a25      	cmp	r2, #37	@ 0x25
 800d692:	d1f9      	bne.n	800d688 <_svfiprintf_r+0x54>
 800d694:	ebba 0b04 	subs.w	fp, sl, r4
 800d698:	d00b      	beq.n	800d6b2 <_svfiprintf_r+0x7e>
 800d69a:	465b      	mov	r3, fp
 800d69c:	4622      	mov	r2, r4
 800d69e:	4629      	mov	r1, r5
 800d6a0:	4638      	mov	r0, r7
 800d6a2:	f7ff ff6b 	bl	800d57c <__ssputs_r>
 800d6a6:	3001      	adds	r0, #1
 800d6a8:	f000 80a7 	beq.w	800d7fa <_svfiprintf_r+0x1c6>
 800d6ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6ae:	445a      	add	r2, fp
 800d6b0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	f000 809f 	beq.w	800d7fa <_svfiprintf_r+0x1c6>
 800d6bc:	2300      	movs	r3, #0
 800d6be:	f04f 32ff 	mov.w	r2, #4294967295
 800d6c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6c6:	f10a 0a01 	add.w	sl, sl, #1
 800d6ca:	9304      	str	r3, [sp, #16]
 800d6cc:	9307      	str	r3, [sp, #28]
 800d6ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6d2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6d4:	4654      	mov	r4, sl
 800d6d6:	2205      	movs	r2, #5
 800d6d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d6dc:	484e      	ldr	r0, [pc, #312]	@ (800d818 <_svfiprintf_r+0x1e4>)
 800d6de:	f7f2 fd77 	bl	80001d0 <memchr>
 800d6e2:	9a04      	ldr	r2, [sp, #16]
 800d6e4:	b9d8      	cbnz	r0, 800d71e <_svfiprintf_r+0xea>
 800d6e6:	06d0      	lsls	r0, r2, #27
 800d6e8:	bf44      	itt	mi
 800d6ea:	2320      	movmi	r3, #32
 800d6ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6f0:	0711      	lsls	r1, r2, #28
 800d6f2:	bf44      	itt	mi
 800d6f4:	232b      	movmi	r3, #43	@ 0x2b
 800d6f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d6fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800d700:	d015      	beq.n	800d72e <_svfiprintf_r+0xfa>
 800d702:	9a07      	ldr	r2, [sp, #28]
 800d704:	4654      	mov	r4, sl
 800d706:	2000      	movs	r0, #0
 800d708:	f04f 0c0a 	mov.w	ip, #10
 800d70c:	4621      	mov	r1, r4
 800d70e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d712:	3b30      	subs	r3, #48	@ 0x30
 800d714:	2b09      	cmp	r3, #9
 800d716:	d94b      	bls.n	800d7b0 <_svfiprintf_r+0x17c>
 800d718:	b1b0      	cbz	r0, 800d748 <_svfiprintf_r+0x114>
 800d71a:	9207      	str	r2, [sp, #28]
 800d71c:	e014      	b.n	800d748 <_svfiprintf_r+0x114>
 800d71e:	eba0 0308 	sub.w	r3, r0, r8
 800d722:	fa09 f303 	lsl.w	r3, r9, r3
 800d726:	4313      	orrs	r3, r2
 800d728:	9304      	str	r3, [sp, #16]
 800d72a:	46a2      	mov	sl, r4
 800d72c:	e7d2      	b.n	800d6d4 <_svfiprintf_r+0xa0>
 800d72e:	9b03      	ldr	r3, [sp, #12]
 800d730:	1d19      	adds	r1, r3, #4
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	9103      	str	r1, [sp, #12]
 800d736:	2b00      	cmp	r3, #0
 800d738:	bfbb      	ittet	lt
 800d73a:	425b      	neglt	r3, r3
 800d73c:	f042 0202 	orrlt.w	r2, r2, #2
 800d740:	9307      	strge	r3, [sp, #28]
 800d742:	9307      	strlt	r3, [sp, #28]
 800d744:	bfb8      	it	lt
 800d746:	9204      	strlt	r2, [sp, #16]
 800d748:	7823      	ldrb	r3, [r4, #0]
 800d74a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d74c:	d10a      	bne.n	800d764 <_svfiprintf_r+0x130>
 800d74e:	7863      	ldrb	r3, [r4, #1]
 800d750:	2b2a      	cmp	r3, #42	@ 0x2a
 800d752:	d132      	bne.n	800d7ba <_svfiprintf_r+0x186>
 800d754:	9b03      	ldr	r3, [sp, #12]
 800d756:	1d1a      	adds	r2, r3, #4
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	9203      	str	r2, [sp, #12]
 800d75c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d760:	3402      	adds	r4, #2
 800d762:	9305      	str	r3, [sp, #20]
 800d764:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d828 <_svfiprintf_r+0x1f4>
 800d768:	7821      	ldrb	r1, [r4, #0]
 800d76a:	2203      	movs	r2, #3
 800d76c:	4650      	mov	r0, sl
 800d76e:	f7f2 fd2f 	bl	80001d0 <memchr>
 800d772:	b138      	cbz	r0, 800d784 <_svfiprintf_r+0x150>
 800d774:	9b04      	ldr	r3, [sp, #16]
 800d776:	eba0 000a 	sub.w	r0, r0, sl
 800d77a:	2240      	movs	r2, #64	@ 0x40
 800d77c:	4082      	lsls	r2, r0
 800d77e:	4313      	orrs	r3, r2
 800d780:	3401      	adds	r4, #1
 800d782:	9304      	str	r3, [sp, #16]
 800d784:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d788:	4824      	ldr	r0, [pc, #144]	@ (800d81c <_svfiprintf_r+0x1e8>)
 800d78a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d78e:	2206      	movs	r2, #6
 800d790:	f7f2 fd1e 	bl	80001d0 <memchr>
 800d794:	2800      	cmp	r0, #0
 800d796:	d036      	beq.n	800d806 <_svfiprintf_r+0x1d2>
 800d798:	4b21      	ldr	r3, [pc, #132]	@ (800d820 <_svfiprintf_r+0x1ec>)
 800d79a:	bb1b      	cbnz	r3, 800d7e4 <_svfiprintf_r+0x1b0>
 800d79c:	9b03      	ldr	r3, [sp, #12]
 800d79e:	3307      	adds	r3, #7
 800d7a0:	f023 0307 	bic.w	r3, r3, #7
 800d7a4:	3308      	adds	r3, #8
 800d7a6:	9303      	str	r3, [sp, #12]
 800d7a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7aa:	4433      	add	r3, r6
 800d7ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7ae:	e76a      	b.n	800d686 <_svfiprintf_r+0x52>
 800d7b0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7b4:	460c      	mov	r4, r1
 800d7b6:	2001      	movs	r0, #1
 800d7b8:	e7a8      	b.n	800d70c <_svfiprintf_r+0xd8>
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	3401      	adds	r4, #1
 800d7be:	9305      	str	r3, [sp, #20]
 800d7c0:	4619      	mov	r1, r3
 800d7c2:	f04f 0c0a 	mov.w	ip, #10
 800d7c6:	4620      	mov	r0, r4
 800d7c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7cc:	3a30      	subs	r2, #48	@ 0x30
 800d7ce:	2a09      	cmp	r2, #9
 800d7d0:	d903      	bls.n	800d7da <_svfiprintf_r+0x1a6>
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d0c6      	beq.n	800d764 <_svfiprintf_r+0x130>
 800d7d6:	9105      	str	r1, [sp, #20]
 800d7d8:	e7c4      	b.n	800d764 <_svfiprintf_r+0x130>
 800d7da:	fb0c 2101 	mla	r1, ip, r1, r2
 800d7de:	4604      	mov	r4, r0
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	e7f0      	b.n	800d7c6 <_svfiprintf_r+0x192>
 800d7e4:	ab03      	add	r3, sp, #12
 800d7e6:	9300      	str	r3, [sp, #0]
 800d7e8:	462a      	mov	r2, r5
 800d7ea:	4b0e      	ldr	r3, [pc, #56]	@ (800d824 <_svfiprintf_r+0x1f0>)
 800d7ec:	a904      	add	r1, sp, #16
 800d7ee:	4638      	mov	r0, r7
 800d7f0:	f7fd fd64 	bl	800b2bc <_printf_float>
 800d7f4:	1c42      	adds	r2, r0, #1
 800d7f6:	4606      	mov	r6, r0
 800d7f8:	d1d6      	bne.n	800d7a8 <_svfiprintf_r+0x174>
 800d7fa:	89ab      	ldrh	r3, [r5, #12]
 800d7fc:	065b      	lsls	r3, r3, #25
 800d7fe:	f53f af2d 	bmi.w	800d65c <_svfiprintf_r+0x28>
 800d802:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d804:	e72c      	b.n	800d660 <_svfiprintf_r+0x2c>
 800d806:	ab03      	add	r3, sp, #12
 800d808:	9300      	str	r3, [sp, #0]
 800d80a:	462a      	mov	r2, r5
 800d80c:	4b05      	ldr	r3, [pc, #20]	@ (800d824 <_svfiprintf_r+0x1f0>)
 800d80e:	a904      	add	r1, sp, #16
 800d810:	4638      	mov	r0, r7
 800d812:	f7fd ffeb 	bl	800b7ec <_printf_i>
 800d816:	e7ed      	b.n	800d7f4 <_svfiprintf_r+0x1c0>
 800d818:	0800e4aa 	.word	0x0800e4aa
 800d81c:	0800e4b4 	.word	0x0800e4b4
 800d820:	0800b2bd 	.word	0x0800b2bd
 800d824:	0800d57d 	.word	0x0800d57d
 800d828:	0800e4b0 	.word	0x0800e4b0

0800d82c <__sfputc_r>:
 800d82c:	6893      	ldr	r3, [r2, #8]
 800d82e:	3b01      	subs	r3, #1
 800d830:	2b00      	cmp	r3, #0
 800d832:	b410      	push	{r4}
 800d834:	6093      	str	r3, [r2, #8]
 800d836:	da08      	bge.n	800d84a <__sfputc_r+0x1e>
 800d838:	6994      	ldr	r4, [r2, #24]
 800d83a:	42a3      	cmp	r3, r4
 800d83c:	db01      	blt.n	800d842 <__sfputc_r+0x16>
 800d83e:	290a      	cmp	r1, #10
 800d840:	d103      	bne.n	800d84a <__sfputc_r+0x1e>
 800d842:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d846:	f7fe ba86 	b.w	800bd56 <__swbuf_r>
 800d84a:	6813      	ldr	r3, [r2, #0]
 800d84c:	1c58      	adds	r0, r3, #1
 800d84e:	6010      	str	r0, [r2, #0]
 800d850:	7019      	strb	r1, [r3, #0]
 800d852:	4608      	mov	r0, r1
 800d854:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d858:	4770      	bx	lr

0800d85a <__sfputs_r>:
 800d85a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85c:	4606      	mov	r6, r0
 800d85e:	460f      	mov	r7, r1
 800d860:	4614      	mov	r4, r2
 800d862:	18d5      	adds	r5, r2, r3
 800d864:	42ac      	cmp	r4, r5
 800d866:	d101      	bne.n	800d86c <__sfputs_r+0x12>
 800d868:	2000      	movs	r0, #0
 800d86a:	e007      	b.n	800d87c <__sfputs_r+0x22>
 800d86c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d870:	463a      	mov	r2, r7
 800d872:	4630      	mov	r0, r6
 800d874:	f7ff ffda 	bl	800d82c <__sfputc_r>
 800d878:	1c43      	adds	r3, r0, #1
 800d87a:	d1f3      	bne.n	800d864 <__sfputs_r+0xa>
 800d87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d880 <_vfiprintf_r>:
 800d880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d884:	460d      	mov	r5, r1
 800d886:	b09d      	sub	sp, #116	@ 0x74
 800d888:	4614      	mov	r4, r2
 800d88a:	4698      	mov	r8, r3
 800d88c:	4606      	mov	r6, r0
 800d88e:	b118      	cbz	r0, 800d898 <_vfiprintf_r+0x18>
 800d890:	6a03      	ldr	r3, [r0, #32]
 800d892:	b90b      	cbnz	r3, 800d898 <_vfiprintf_r+0x18>
 800d894:	f7fe f954 	bl	800bb40 <__sinit>
 800d898:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d89a:	07d9      	lsls	r1, r3, #31
 800d89c:	d405      	bmi.n	800d8aa <_vfiprintf_r+0x2a>
 800d89e:	89ab      	ldrh	r3, [r5, #12]
 800d8a0:	059a      	lsls	r2, r3, #22
 800d8a2:	d402      	bmi.n	800d8aa <_vfiprintf_r+0x2a>
 800d8a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8a6:	f7fe fb68 	bl	800bf7a <__retarget_lock_acquire_recursive>
 800d8aa:	89ab      	ldrh	r3, [r5, #12]
 800d8ac:	071b      	lsls	r3, r3, #28
 800d8ae:	d501      	bpl.n	800d8b4 <_vfiprintf_r+0x34>
 800d8b0:	692b      	ldr	r3, [r5, #16]
 800d8b2:	b99b      	cbnz	r3, 800d8dc <_vfiprintf_r+0x5c>
 800d8b4:	4629      	mov	r1, r5
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	f7fe fa8c 	bl	800bdd4 <__swsetup_r>
 800d8bc:	b170      	cbz	r0, 800d8dc <_vfiprintf_r+0x5c>
 800d8be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d8c0:	07dc      	lsls	r4, r3, #31
 800d8c2:	d504      	bpl.n	800d8ce <_vfiprintf_r+0x4e>
 800d8c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d8c8:	b01d      	add	sp, #116	@ 0x74
 800d8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8ce:	89ab      	ldrh	r3, [r5, #12]
 800d8d0:	0598      	lsls	r0, r3, #22
 800d8d2:	d4f7      	bmi.n	800d8c4 <_vfiprintf_r+0x44>
 800d8d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d8d6:	f7fe fb51 	bl	800bf7c <__retarget_lock_release_recursive>
 800d8da:	e7f3      	b.n	800d8c4 <_vfiprintf_r+0x44>
 800d8dc:	2300      	movs	r3, #0
 800d8de:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8e0:	2320      	movs	r3, #32
 800d8e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d8e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8ea:	2330      	movs	r3, #48	@ 0x30
 800d8ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800da9c <_vfiprintf_r+0x21c>
 800d8f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d8f4:	f04f 0901 	mov.w	r9, #1
 800d8f8:	4623      	mov	r3, r4
 800d8fa:	469a      	mov	sl, r3
 800d8fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d900:	b10a      	cbz	r2, 800d906 <_vfiprintf_r+0x86>
 800d902:	2a25      	cmp	r2, #37	@ 0x25
 800d904:	d1f9      	bne.n	800d8fa <_vfiprintf_r+0x7a>
 800d906:	ebba 0b04 	subs.w	fp, sl, r4
 800d90a:	d00b      	beq.n	800d924 <_vfiprintf_r+0xa4>
 800d90c:	465b      	mov	r3, fp
 800d90e:	4622      	mov	r2, r4
 800d910:	4629      	mov	r1, r5
 800d912:	4630      	mov	r0, r6
 800d914:	f7ff ffa1 	bl	800d85a <__sfputs_r>
 800d918:	3001      	adds	r0, #1
 800d91a:	f000 80a7 	beq.w	800da6c <_vfiprintf_r+0x1ec>
 800d91e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d920:	445a      	add	r2, fp
 800d922:	9209      	str	r2, [sp, #36]	@ 0x24
 800d924:	f89a 3000 	ldrb.w	r3, [sl]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	f000 809f 	beq.w	800da6c <_vfiprintf_r+0x1ec>
 800d92e:	2300      	movs	r3, #0
 800d930:	f04f 32ff 	mov.w	r2, #4294967295
 800d934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d938:	f10a 0a01 	add.w	sl, sl, #1
 800d93c:	9304      	str	r3, [sp, #16]
 800d93e:	9307      	str	r3, [sp, #28]
 800d940:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d944:	931a      	str	r3, [sp, #104]	@ 0x68
 800d946:	4654      	mov	r4, sl
 800d948:	2205      	movs	r2, #5
 800d94a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d94e:	4853      	ldr	r0, [pc, #332]	@ (800da9c <_vfiprintf_r+0x21c>)
 800d950:	f7f2 fc3e 	bl	80001d0 <memchr>
 800d954:	9a04      	ldr	r2, [sp, #16]
 800d956:	b9d8      	cbnz	r0, 800d990 <_vfiprintf_r+0x110>
 800d958:	06d1      	lsls	r1, r2, #27
 800d95a:	bf44      	itt	mi
 800d95c:	2320      	movmi	r3, #32
 800d95e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d962:	0713      	lsls	r3, r2, #28
 800d964:	bf44      	itt	mi
 800d966:	232b      	movmi	r3, #43	@ 0x2b
 800d968:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d96c:	f89a 3000 	ldrb.w	r3, [sl]
 800d970:	2b2a      	cmp	r3, #42	@ 0x2a
 800d972:	d015      	beq.n	800d9a0 <_vfiprintf_r+0x120>
 800d974:	9a07      	ldr	r2, [sp, #28]
 800d976:	4654      	mov	r4, sl
 800d978:	2000      	movs	r0, #0
 800d97a:	f04f 0c0a 	mov.w	ip, #10
 800d97e:	4621      	mov	r1, r4
 800d980:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d984:	3b30      	subs	r3, #48	@ 0x30
 800d986:	2b09      	cmp	r3, #9
 800d988:	d94b      	bls.n	800da22 <_vfiprintf_r+0x1a2>
 800d98a:	b1b0      	cbz	r0, 800d9ba <_vfiprintf_r+0x13a>
 800d98c:	9207      	str	r2, [sp, #28]
 800d98e:	e014      	b.n	800d9ba <_vfiprintf_r+0x13a>
 800d990:	eba0 0308 	sub.w	r3, r0, r8
 800d994:	fa09 f303 	lsl.w	r3, r9, r3
 800d998:	4313      	orrs	r3, r2
 800d99a:	9304      	str	r3, [sp, #16]
 800d99c:	46a2      	mov	sl, r4
 800d99e:	e7d2      	b.n	800d946 <_vfiprintf_r+0xc6>
 800d9a0:	9b03      	ldr	r3, [sp, #12]
 800d9a2:	1d19      	adds	r1, r3, #4
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	9103      	str	r1, [sp, #12]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	bfbb      	ittet	lt
 800d9ac:	425b      	neglt	r3, r3
 800d9ae:	f042 0202 	orrlt.w	r2, r2, #2
 800d9b2:	9307      	strge	r3, [sp, #28]
 800d9b4:	9307      	strlt	r3, [sp, #28]
 800d9b6:	bfb8      	it	lt
 800d9b8:	9204      	strlt	r2, [sp, #16]
 800d9ba:	7823      	ldrb	r3, [r4, #0]
 800d9bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d9be:	d10a      	bne.n	800d9d6 <_vfiprintf_r+0x156>
 800d9c0:	7863      	ldrb	r3, [r4, #1]
 800d9c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9c4:	d132      	bne.n	800da2c <_vfiprintf_r+0x1ac>
 800d9c6:	9b03      	ldr	r3, [sp, #12]
 800d9c8:	1d1a      	adds	r2, r3, #4
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	9203      	str	r2, [sp, #12]
 800d9ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d9d2:	3402      	adds	r4, #2
 800d9d4:	9305      	str	r3, [sp, #20]
 800d9d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800daac <_vfiprintf_r+0x22c>
 800d9da:	7821      	ldrb	r1, [r4, #0]
 800d9dc:	2203      	movs	r2, #3
 800d9de:	4650      	mov	r0, sl
 800d9e0:	f7f2 fbf6 	bl	80001d0 <memchr>
 800d9e4:	b138      	cbz	r0, 800d9f6 <_vfiprintf_r+0x176>
 800d9e6:	9b04      	ldr	r3, [sp, #16]
 800d9e8:	eba0 000a 	sub.w	r0, r0, sl
 800d9ec:	2240      	movs	r2, #64	@ 0x40
 800d9ee:	4082      	lsls	r2, r0
 800d9f0:	4313      	orrs	r3, r2
 800d9f2:	3401      	adds	r4, #1
 800d9f4:	9304      	str	r3, [sp, #16]
 800d9f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9fa:	4829      	ldr	r0, [pc, #164]	@ (800daa0 <_vfiprintf_r+0x220>)
 800d9fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da00:	2206      	movs	r2, #6
 800da02:	f7f2 fbe5 	bl	80001d0 <memchr>
 800da06:	2800      	cmp	r0, #0
 800da08:	d03f      	beq.n	800da8a <_vfiprintf_r+0x20a>
 800da0a:	4b26      	ldr	r3, [pc, #152]	@ (800daa4 <_vfiprintf_r+0x224>)
 800da0c:	bb1b      	cbnz	r3, 800da56 <_vfiprintf_r+0x1d6>
 800da0e:	9b03      	ldr	r3, [sp, #12]
 800da10:	3307      	adds	r3, #7
 800da12:	f023 0307 	bic.w	r3, r3, #7
 800da16:	3308      	adds	r3, #8
 800da18:	9303      	str	r3, [sp, #12]
 800da1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da1c:	443b      	add	r3, r7
 800da1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800da20:	e76a      	b.n	800d8f8 <_vfiprintf_r+0x78>
 800da22:	fb0c 3202 	mla	r2, ip, r2, r3
 800da26:	460c      	mov	r4, r1
 800da28:	2001      	movs	r0, #1
 800da2a:	e7a8      	b.n	800d97e <_vfiprintf_r+0xfe>
 800da2c:	2300      	movs	r3, #0
 800da2e:	3401      	adds	r4, #1
 800da30:	9305      	str	r3, [sp, #20]
 800da32:	4619      	mov	r1, r3
 800da34:	f04f 0c0a 	mov.w	ip, #10
 800da38:	4620      	mov	r0, r4
 800da3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da3e:	3a30      	subs	r2, #48	@ 0x30
 800da40:	2a09      	cmp	r2, #9
 800da42:	d903      	bls.n	800da4c <_vfiprintf_r+0x1cc>
 800da44:	2b00      	cmp	r3, #0
 800da46:	d0c6      	beq.n	800d9d6 <_vfiprintf_r+0x156>
 800da48:	9105      	str	r1, [sp, #20]
 800da4a:	e7c4      	b.n	800d9d6 <_vfiprintf_r+0x156>
 800da4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800da50:	4604      	mov	r4, r0
 800da52:	2301      	movs	r3, #1
 800da54:	e7f0      	b.n	800da38 <_vfiprintf_r+0x1b8>
 800da56:	ab03      	add	r3, sp, #12
 800da58:	9300      	str	r3, [sp, #0]
 800da5a:	462a      	mov	r2, r5
 800da5c:	4b12      	ldr	r3, [pc, #72]	@ (800daa8 <_vfiprintf_r+0x228>)
 800da5e:	a904      	add	r1, sp, #16
 800da60:	4630      	mov	r0, r6
 800da62:	f7fd fc2b 	bl	800b2bc <_printf_float>
 800da66:	4607      	mov	r7, r0
 800da68:	1c78      	adds	r0, r7, #1
 800da6a:	d1d6      	bne.n	800da1a <_vfiprintf_r+0x19a>
 800da6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800da6e:	07d9      	lsls	r1, r3, #31
 800da70:	d405      	bmi.n	800da7e <_vfiprintf_r+0x1fe>
 800da72:	89ab      	ldrh	r3, [r5, #12]
 800da74:	059a      	lsls	r2, r3, #22
 800da76:	d402      	bmi.n	800da7e <_vfiprintf_r+0x1fe>
 800da78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800da7a:	f7fe fa7f 	bl	800bf7c <__retarget_lock_release_recursive>
 800da7e:	89ab      	ldrh	r3, [r5, #12]
 800da80:	065b      	lsls	r3, r3, #25
 800da82:	f53f af1f 	bmi.w	800d8c4 <_vfiprintf_r+0x44>
 800da86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800da88:	e71e      	b.n	800d8c8 <_vfiprintf_r+0x48>
 800da8a:	ab03      	add	r3, sp, #12
 800da8c:	9300      	str	r3, [sp, #0]
 800da8e:	462a      	mov	r2, r5
 800da90:	4b05      	ldr	r3, [pc, #20]	@ (800daa8 <_vfiprintf_r+0x228>)
 800da92:	a904      	add	r1, sp, #16
 800da94:	4630      	mov	r0, r6
 800da96:	f7fd fea9 	bl	800b7ec <_printf_i>
 800da9a:	e7e4      	b.n	800da66 <_vfiprintf_r+0x1e6>
 800da9c:	0800e4aa 	.word	0x0800e4aa
 800daa0:	0800e4b4 	.word	0x0800e4b4
 800daa4:	0800b2bd 	.word	0x0800b2bd
 800daa8:	0800d85b 	.word	0x0800d85b
 800daac:	0800e4b0 	.word	0x0800e4b0

0800dab0 <__sflush_r>:
 800dab0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dab8:	0716      	lsls	r6, r2, #28
 800daba:	4605      	mov	r5, r0
 800dabc:	460c      	mov	r4, r1
 800dabe:	d454      	bmi.n	800db6a <__sflush_r+0xba>
 800dac0:	684b      	ldr	r3, [r1, #4]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	dc02      	bgt.n	800dacc <__sflush_r+0x1c>
 800dac6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dac8:	2b00      	cmp	r3, #0
 800daca:	dd48      	ble.n	800db5e <__sflush_r+0xae>
 800dacc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dace:	2e00      	cmp	r6, #0
 800dad0:	d045      	beq.n	800db5e <__sflush_r+0xae>
 800dad2:	2300      	movs	r3, #0
 800dad4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dad8:	682f      	ldr	r7, [r5, #0]
 800dada:	6a21      	ldr	r1, [r4, #32]
 800dadc:	602b      	str	r3, [r5, #0]
 800dade:	d030      	beq.n	800db42 <__sflush_r+0x92>
 800dae0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dae2:	89a3      	ldrh	r3, [r4, #12]
 800dae4:	0759      	lsls	r1, r3, #29
 800dae6:	d505      	bpl.n	800daf4 <__sflush_r+0x44>
 800dae8:	6863      	ldr	r3, [r4, #4]
 800daea:	1ad2      	subs	r2, r2, r3
 800daec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800daee:	b10b      	cbz	r3, 800daf4 <__sflush_r+0x44>
 800daf0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800daf2:	1ad2      	subs	r2, r2, r3
 800daf4:	2300      	movs	r3, #0
 800daf6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800daf8:	6a21      	ldr	r1, [r4, #32]
 800dafa:	4628      	mov	r0, r5
 800dafc:	47b0      	blx	r6
 800dafe:	1c43      	adds	r3, r0, #1
 800db00:	89a3      	ldrh	r3, [r4, #12]
 800db02:	d106      	bne.n	800db12 <__sflush_r+0x62>
 800db04:	6829      	ldr	r1, [r5, #0]
 800db06:	291d      	cmp	r1, #29
 800db08:	d82b      	bhi.n	800db62 <__sflush_r+0xb2>
 800db0a:	4a2a      	ldr	r2, [pc, #168]	@ (800dbb4 <__sflush_r+0x104>)
 800db0c:	40ca      	lsrs	r2, r1
 800db0e:	07d6      	lsls	r6, r2, #31
 800db10:	d527      	bpl.n	800db62 <__sflush_r+0xb2>
 800db12:	2200      	movs	r2, #0
 800db14:	6062      	str	r2, [r4, #4]
 800db16:	04d9      	lsls	r1, r3, #19
 800db18:	6922      	ldr	r2, [r4, #16]
 800db1a:	6022      	str	r2, [r4, #0]
 800db1c:	d504      	bpl.n	800db28 <__sflush_r+0x78>
 800db1e:	1c42      	adds	r2, r0, #1
 800db20:	d101      	bne.n	800db26 <__sflush_r+0x76>
 800db22:	682b      	ldr	r3, [r5, #0]
 800db24:	b903      	cbnz	r3, 800db28 <__sflush_r+0x78>
 800db26:	6560      	str	r0, [r4, #84]	@ 0x54
 800db28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800db2a:	602f      	str	r7, [r5, #0]
 800db2c:	b1b9      	cbz	r1, 800db5e <__sflush_r+0xae>
 800db2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800db32:	4299      	cmp	r1, r3
 800db34:	d002      	beq.n	800db3c <__sflush_r+0x8c>
 800db36:	4628      	mov	r0, r5
 800db38:	f7ff f8a6 	bl	800cc88 <_free_r>
 800db3c:	2300      	movs	r3, #0
 800db3e:	6363      	str	r3, [r4, #52]	@ 0x34
 800db40:	e00d      	b.n	800db5e <__sflush_r+0xae>
 800db42:	2301      	movs	r3, #1
 800db44:	4628      	mov	r0, r5
 800db46:	47b0      	blx	r6
 800db48:	4602      	mov	r2, r0
 800db4a:	1c50      	adds	r0, r2, #1
 800db4c:	d1c9      	bne.n	800dae2 <__sflush_r+0x32>
 800db4e:	682b      	ldr	r3, [r5, #0]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d0c6      	beq.n	800dae2 <__sflush_r+0x32>
 800db54:	2b1d      	cmp	r3, #29
 800db56:	d001      	beq.n	800db5c <__sflush_r+0xac>
 800db58:	2b16      	cmp	r3, #22
 800db5a:	d11e      	bne.n	800db9a <__sflush_r+0xea>
 800db5c:	602f      	str	r7, [r5, #0]
 800db5e:	2000      	movs	r0, #0
 800db60:	e022      	b.n	800dba8 <__sflush_r+0xf8>
 800db62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db66:	b21b      	sxth	r3, r3
 800db68:	e01b      	b.n	800dba2 <__sflush_r+0xf2>
 800db6a:	690f      	ldr	r7, [r1, #16]
 800db6c:	2f00      	cmp	r7, #0
 800db6e:	d0f6      	beq.n	800db5e <__sflush_r+0xae>
 800db70:	0793      	lsls	r3, r2, #30
 800db72:	680e      	ldr	r6, [r1, #0]
 800db74:	bf08      	it	eq
 800db76:	694b      	ldreq	r3, [r1, #20]
 800db78:	600f      	str	r7, [r1, #0]
 800db7a:	bf18      	it	ne
 800db7c:	2300      	movne	r3, #0
 800db7e:	eba6 0807 	sub.w	r8, r6, r7
 800db82:	608b      	str	r3, [r1, #8]
 800db84:	f1b8 0f00 	cmp.w	r8, #0
 800db88:	dde9      	ble.n	800db5e <__sflush_r+0xae>
 800db8a:	6a21      	ldr	r1, [r4, #32]
 800db8c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800db8e:	4643      	mov	r3, r8
 800db90:	463a      	mov	r2, r7
 800db92:	4628      	mov	r0, r5
 800db94:	47b0      	blx	r6
 800db96:	2800      	cmp	r0, #0
 800db98:	dc08      	bgt.n	800dbac <__sflush_r+0xfc>
 800db9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dba2:	81a3      	strh	r3, [r4, #12]
 800dba4:	f04f 30ff 	mov.w	r0, #4294967295
 800dba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbac:	4407      	add	r7, r0
 800dbae:	eba8 0800 	sub.w	r8, r8, r0
 800dbb2:	e7e7      	b.n	800db84 <__sflush_r+0xd4>
 800dbb4:	20400001 	.word	0x20400001

0800dbb8 <_fflush_r>:
 800dbb8:	b538      	push	{r3, r4, r5, lr}
 800dbba:	690b      	ldr	r3, [r1, #16]
 800dbbc:	4605      	mov	r5, r0
 800dbbe:	460c      	mov	r4, r1
 800dbc0:	b913      	cbnz	r3, 800dbc8 <_fflush_r+0x10>
 800dbc2:	2500      	movs	r5, #0
 800dbc4:	4628      	mov	r0, r5
 800dbc6:	bd38      	pop	{r3, r4, r5, pc}
 800dbc8:	b118      	cbz	r0, 800dbd2 <_fflush_r+0x1a>
 800dbca:	6a03      	ldr	r3, [r0, #32]
 800dbcc:	b90b      	cbnz	r3, 800dbd2 <_fflush_r+0x1a>
 800dbce:	f7fd ffb7 	bl	800bb40 <__sinit>
 800dbd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d0f3      	beq.n	800dbc2 <_fflush_r+0xa>
 800dbda:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800dbdc:	07d0      	lsls	r0, r2, #31
 800dbde:	d404      	bmi.n	800dbea <_fflush_r+0x32>
 800dbe0:	0599      	lsls	r1, r3, #22
 800dbe2:	d402      	bmi.n	800dbea <_fflush_r+0x32>
 800dbe4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dbe6:	f7fe f9c8 	bl	800bf7a <__retarget_lock_acquire_recursive>
 800dbea:	4628      	mov	r0, r5
 800dbec:	4621      	mov	r1, r4
 800dbee:	f7ff ff5f 	bl	800dab0 <__sflush_r>
 800dbf2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800dbf4:	07da      	lsls	r2, r3, #31
 800dbf6:	4605      	mov	r5, r0
 800dbf8:	d4e4      	bmi.n	800dbc4 <_fflush_r+0xc>
 800dbfa:	89a3      	ldrh	r3, [r4, #12]
 800dbfc:	059b      	lsls	r3, r3, #22
 800dbfe:	d4e1      	bmi.n	800dbc4 <_fflush_r+0xc>
 800dc00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800dc02:	f7fe f9bb 	bl	800bf7c <__retarget_lock_release_recursive>
 800dc06:	e7dd      	b.n	800dbc4 <_fflush_r+0xc>

0800dc08 <fiprintf>:
 800dc08:	b40e      	push	{r1, r2, r3}
 800dc0a:	b503      	push	{r0, r1, lr}
 800dc0c:	4601      	mov	r1, r0
 800dc0e:	ab03      	add	r3, sp, #12
 800dc10:	4805      	ldr	r0, [pc, #20]	@ (800dc28 <fiprintf+0x20>)
 800dc12:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc16:	6800      	ldr	r0, [r0, #0]
 800dc18:	9301      	str	r3, [sp, #4]
 800dc1a:	f7ff fe31 	bl	800d880 <_vfiprintf_r>
 800dc1e:	b002      	add	sp, #8
 800dc20:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc24:	b003      	add	sp, #12
 800dc26:	4770      	bx	lr
 800dc28:	20000030 	.word	0x20000030

0800dc2c <__swhatbuf_r>:
 800dc2c:	b570      	push	{r4, r5, r6, lr}
 800dc2e:	460c      	mov	r4, r1
 800dc30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc34:	2900      	cmp	r1, #0
 800dc36:	b096      	sub	sp, #88	@ 0x58
 800dc38:	4615      	mov	r5, r2
 800dc3a:	461e      	mov	r6, r3
 800dc3c:	da0d      	bge.n	800dc5a <__swhatbuf_r+0x2e>
 800dc3e:	89a3      	ldrh	r3, [r4, #12]
 800dc40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dc44:	f04f 0100 	mov.w	r1, #0
 800dc48:	bf14      	ite	ne
 800dc4a:	2340      	movne	r3, #64	@ 0x40
 800dc4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dc50:	2000      	movs	r0, #0
 800dc52:	6031      	str	r1, [r6, #0]
 800dc54:	602b      	str	r3, [r5, #0]
 800dc56:	b016      	add	sp, #88	@ 0x58
 800dc58:	bd70      	pop	{r4, r5, r6, pc}
 800dc5a:	466a      	mov	r2, sp
 800dc5c:	f000 f862 	bl	800dd24 <_fstat_r>
 800dc60:	2800      	cmp	r0, #0
 800dc62:	dbec      	blt.n	800dc3e <__swhatbuf_r+0x12>
 800dc64:	9901      	ldr	r1, [sp, #4]
 800dc66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dc6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dc6e:	4259      	negs	r1, r3
 800dc70:	4159      	adcs	r1, r3
 800dc72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc76:	e7eb      	b.n	800dc50 <__swhatbuf_r+0x24>

0800dc78 <__smakebuf_r>:
 800dc78:	898b      	ldrh	r3, [r1, #12]
 800dc7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc7c:	079d      	lsls	r5, r3, #30
 800dc7e:	4606      	mov	r6, r0
 800dc80:	460c      	mov	r4, r1
 800dc82:	d507      	bpl.n	800dc94 <__smakebuf_r+0x1c>
 800dc84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dc88:	6023      	str	r3, [r4, #0]
 800dc8a:	6123      	str	r3, [r4, #16]
 800dc8c:	2301      	movs	r3, #1
 800dc8e:	6163      	str	r3, [r4, #20]
 800dc90:	b003      	add	sp, #12
 800dc92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc94:	ab01      	add	r3, sp, #4
 800dc96:	466a      	mov	r2, sp
 800dc98:	f7ff ffc8 	bl	800dc2c <__swhatbuf_r>
 800dc9c:	9f00      	ldr	r7, [sp, #0]
 800dc9e:	4605      	mov	r5, r0
 800dca0:	4639      	mov	r1, r7
 800dca2:	4630      	mov	r0, r6
 800dca4:	f7ff f864 	bl	800cd70 <_malloc_r>
 800dca8:	b948      	cbnz	r0, 800dcbe <__smakebuf_r+0x46>
 800dcaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcae:	059a      	lsls	r2, r3, #22
 800dcb0:	d4ee      	bmi.n	800dc90 <__smakebuf_r+0x18>
 800dcb2:	f023 0303 	bic.w	r3, r3, #3
 800dcb6:	f043 0302 	orr.w	r3, r3, #2
 800dcba:	81a3      	strh	r3, [r4, #12]
 800dcbc:	e7e2      	b.n	800dc84 <__smakebuf_r+0xc>
 800dcbe:	89a3      	ldrh	r3, [r4, #12]
 800dcc0:	6020      	str	r0, [r4, #0]
 800dcc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcc6:	81a3      	strh	r3, [r4, #12]
 800dcc8:	9b01      	ldr	r3, [sp, #4]
 800dcca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dcce:	b15b      	cbz	r3, 800dce8 <__smakebuf_r+0x70>
 800dcd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcd4:	4630      	mov	r0, r6
 800dcd6:	f000 f837 	bl	800dd48 <_isatty_r>
 800dcda:	b128      	cbz	r0, 800dce8 <__smakebuf_r+0x70>
 800dcdc:	89a3      	ldrh	r3, [r4, #12]
 800dcde:	f023 0303 	bic.w	r3, r3, #3
 800dce2:	f043 0301 	orr.w	r3, r3, #1
 800dce6:	81a3      	strh	r3, [r4, #12]
 800dce8:	89a3      	ldrh	r3, [r4, #12]
 800dcea:	431d      	orrs	r5, r3
 800dcec:	81a5      	strh	r5, [r4, #12]
 800dcee:	e7cf      	b.n	800dc90 <__smakebuf_r+0x18>

0800dcf0 <memmove>:
 800dcf0:	4288      	cmp	r0, r1
 800dcf2:	b510      	push	{r4, lr}
 800dcf4:	eb01 0402 	add.w	r4, r1, r2
 800dcf8:	d902      	bls.n	800dd00 <memmove+0x10>
 800dcfa:	4284      	cmp	r4, r0
 800dcfc:	4623      	mov	r3, r4
 800dcfe:	d807      	bhi.n	800dd10 <memmove+0x20>
 800dd00:	1e43      	subs	r3, r0, #1
 800dd02:	42a1      	cmp	r1, r4
 800dd04:	d008      	beq.n	800dd18 <memmove+0x28>
 800dd06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dd0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dd0e:	e7f8      	b.n	800dd02 <memmove+0x12>
 800dd10:	4402      	add	r2, r0
 800dd12:	4601      	mov	r1, r0
 800dd14:	428a      	cmp	r2, r1
 800dd16:	d100      	bne.n	800dd1a <memmove+0x2a>
 800dd18:	bd10      	pop	{r4, pc}
 800dd1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dd1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dd22:	e7f7      	b.n	800dd14 <memmove+0x24>

0800dd24 <_fstat_r>:
 800dd24:	b538      	push	{r3, r4, r5, lr}
 800dd26:	4d07      	ldr	r5, [pc, #28]	@ (800dd44 <_fstat_r+0x20>)
 800dd28:	2300      	movs	r3, #0
 800dd2a:	4604      	mov	r4, r0
 800dd2c:	4608      	mov	r0, r1
 800dd2e:	4611      	mov	r1, r2
 800dd30:	602b      	str	r3, [r5, #0]
 800dd32:	f7f6 fd55 	bl	80047e0 <_fstat>
 800dd36:	1c43      	adds	r3, r0, #1
 800dd38:	d102      	bne.n	800dd40 <_fstat_r+0x1c>
 800dd3a:	682b      	ldr	r3, [r5, #0]
 800dd3c:	b103      	cbz	r3, 800dd40 <_fstat_r+0x1c>
 800dd3e:	6023      	str	r3, [r4, #0]
 800dd40:	bd38      	pop	{r3, r4, r5, pc}
 800dd42:	bf00      	nop
 800dd44:	20000fb0 	.word	0x20000fb0

0800dd48 <_isatty_r>:
 800dd48:	b538      	push	{r3, r4, r5, lr}
 800dd4a:	4d06      	ldr	r5, [pc, #24]	@ (800dd64 <_isatty_r+0x1c>)
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	4604      	mov	r4, r0
 800dd50:	4608      	mov	r0, r1
 800dd52:	602b      	str	r3, [r5, #0]
 800dd54:	f7f6 fd54 	bl	8004800 <_isatty>
 800dd58:	1c43      	adds	r3, r0, #1
 800dd5a:	d102      	bne.n	800dd62 <_isatty_r+0x1a>
 800dd5c:	682b      	ldr	r3, [r5, #0]
 800dd5e:	b103      	cbz	r3, 800dd62 <_isatty_r+0x1a>
 800dd60:	6023      	str	r3, [r4, #0]
 800dd62:	bd38      	pop	{r3, r4, r5, pc}
 800dd64:	20000fb0 	.word	0x20000fb0

0800dd68 <_sbrk_r>:
 800dd68:	b538      	push	{r3, r4, r5, lr}
 800dd6a:	4d06      	ldr	r5, [pc, #24]	@ (800dd84 <_sbrk_r+0x1c>)
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	4604      	mov	r4, r0
 800dd70:	4608      	mov	r0, r1
 800dd72:	602b      	str	r3, [r5, #0]
 800dd74:	f7f6 fd5c 	bl	8004830 <_sbrk>
 800dd78:	1c43      	adds	r3, r0, #1
 800dd7a:	d102      	bne.n	800dd82 <_sbrk_r+0x1a>
 800dd7c:	682b      	ldr	r3, [r5, #0]
 800dd7e:	b103      	cbz	r3, 800dd82 <_sbrk_r+0x1a>
 800dd80:	6023      	str	r3, [r4, #0]
 800dd82:	bd38      	pop	{r3, r4, r5, pc}
 800dd84:	20000fb0 	.word	0x20000fb0

0800dd88 <abort>:
 800dd88:	b508      	push	{r3, lr}
 800dd8a:	2006      	movs	r0, #6
 800dd8c:	f000 f88c 	bl	800dea8 <raise>
 800dd90:	2001      	movs	r0, #1
 800dd92:	f7f6 fcd5 	bl	8004740 <_exit>

0800dd96 <_calloc_r>:
 800dd96:	b570      	push	{r4, r5, r6, lr}
 800dd98:	fba1 5402 	umull	r5, r4, r1, r2
 800dd9c:	b934      	cbnz	r4, 800ddac <_calloc_r+0x16>
 800dd9e:	4629      	mov	r1, r5
 800dda0:	f7fe ffe6 	bl	800cd70 <_malloc_r>
 800dda4:	4606      	mov	r6, r0
 800dda6:	b928      	cbnz	r0, 800ddb4 <_calloc_r+0x1e>
 800dda8:	4630      	mov	r0, r6
 800ddaa:	bd70      	pop	{r4, r5, r6, pc}
 800ddac:	220c      	movs	r2, #12
 800ddae:	6002      	str	r2, [r0, #0]
 800ddb0:	2600      	movs	r6, #0
 800ddb2:	e7f9      	b.n	800dda8 <_calloc_r+0x12>
 800ddb4:	462a      	mov	r2, r5
 800ddb6:	4621      	mov	r1, r4
 800ddb8:	f7fe f862 	bl	800be80 <memset>
 800ddbc:	e7f4      	b.n	800dda8 <_calloc_r+0x12>

0800ddbe <__ascii_mbtowc>:
 800ddbe:	b082      	sub	sp, #8
 800ddc0:	b901      	cbnz	r1, 800ddc4 <__ascii_mbtowc+0x6>
 800ddc2:	a901      	add	r1, sp, #4
 800ddc4:	b142      	cbz	r2, 800ddd8 <__ascii_mbtowc+0x1a>
 800ddc6:	b14b      	cbz	r3, 800dddc <__ascii_mbtowc+0x1e>
 800ddc8:	7813      	ldrb	r3, [r2, #0]
 800ddca:	600b      	str	r3, [r1, #0]
 800ddcc:	7812      	ldrb	r2, [r2, #0]
 800ddce:	1e10      	subs	r0, r2, #0
 800ddd0:	bf18      	it	ne
 800ddd2:	2001      	movne	r0, #1
 800ddd4:	b002      	add	sp, #8
 800ddd6:	4770      	bx	lr
 800ddd8:	4610      	mov	r0, r2
 800ddda:	e7fb      	b.n	800ddd4 <__ascii_mbtowc+0x16>
 800dddc:	f06f 0001 	mvn.w	r0, #1
 800dde0:	e7f8      	b.n	800ddd4 <__ascii_mbtowc+0x16>

0800dde2 <_realloc_r>:
 800dde2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dde6:	4607      	mov	r7, r0
 800dde8:	4614      	mov	r4, r2
 800ddea:	460d      	mov	r5, r1
 800ddec:	b921      	cbnz	r1, 800ddf8 <_realloc_r+0x16>
 800ddee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddf2:	4611      	mov	r1, r2
 800ddf4:	f7fe bfbc 	b.w	800cd70 <_malloc_r>
 800ddf8:	b92a      	cbnz	r2, 800de06 <_realloc_r+0x24>
 800ddfa:	f7fe ff45 	bl	800cc88 <_free_r>
 800ddfe:	4625      	mov	r5, r4
 800de00:	4628      	mov	r0, r5
 800de02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de06:	f000 f86b 	bl	800dee0 <_malloc_usable_size_r>
 800de0a:	4284      	cmp	r4, r0
 800de0c:	4606      	mov	r6, r0
 800de0e:	d802      	bhi.n	800de16 <_realloc_r+0x34>
 800de10:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800de14:	d8f4      	bhi.n	800de00 <_realloc_r+0x1e>
 800de16:	4621      	mov	r1, r4
 800de18:	4638      	mov	r0, r7
 800de1a:	f7fe ffa9 	bl	800cd70 <_malloc_r>
 800de1e:	4680      	mov	r8, r0
 800de20:	b908      	cbnz	r0, 800de26 <_realloc_r+0x44>
 800de22:	4645      	mov	r5, r8
 800de24:	e7ec      	b.n	800de00 <_realloc_r+0x1e>
 800de26:	42b4      	cmp	r4, r6
 800de28:	4622      	mov	r2, r4
 800de2a:	4629      	mov	r1, r5
 800de2c:	bf28      	it	cs
 800de2e:	4632      	movcs	r2, r6
 800de30:	f7fe f8a5 	bl	800bf7e <memcpy>
 800de34:	4629      	mov	r1, r5
 800de36:	4638      	mov	r0, r7
 800de38:	f7fe ff26 	bl	800cc88 <_free_r>
 800de3c:	e7f1      	b.n	800de22 <_realloc_r+0x40>

0800de3e <__ascii_wctomb>:
 800de3e:	4603      	mov	r3, r0
 800de40:	4608      	mov	r0, r1
 800de42:	b141      	cbz	r1, 800de56 <__ascii_wctomb+0x18>
 800de44:	2aff      	cmp	r2, #255	@ 0xff
 800de46:	d904      	bls.n	800de52 <__ascii_wctomb+0x14>
 800de48:	228a      	movs	r2, #138	@ 0x8a
 800de4a:	601a      	str	r2, [r3, #0]
 800de4c:	f04f 30ff 	mov.w	r0, #4294967295
 800de50:	4770      	bx	lr
 800de52:	700a      	strb	r2, [r1, #0]
 800de54:	2001      	movs	r0, #1
 800de56:	4770      	bx	lr

0800de58 <_raise_r>:
 800de58:	291f      	cmp	r1, #31
 800de5a:	b538      	push	{r3, r4, r5, lr}
 800de5c:	4605      	mov	r5, r0
 800de5e:	460c      	mov	r4, r1
 800de60:	d904      	bls.n	800de6c <_raise_r+0x14>
 800de62:	2316      	movs	r3, #22
 800de64:	6003      	str	r3, [r0, #0]
 800de66:	f04f 30ff 	mov.w	r0, #4294967295
 800de6a:	bd38      	pop	{r3, r4, r5, pc}
 800de6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800de6e:	b112      	cbz	r2, 800de76 <_raise_r+0x1e>
 800de70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de74:	b94b      	cbnz	r3, 800de8a <_raise_r+0x32>
 800de76:	4628      	mov	r0, r5
 800de78:	f000 f830 	bl	800dedc <_getpid_r>
 800de7c:	4622      	mov	r2, r4
 800de7e:	4601      	mov	r1, r0
 800de80:	4628      	mov	r0, r5
 800de82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de86:	f000 b817 	b.w	800deb8 <_kill_r>
 800de8a:	2b01      	cmp	r3, #1
 800de8c:	d00a      	beq.n	800dea4 <_raise_r+0x4c>
 800de8e:	1c59      	adds	r1, r3, #1
 800de90:	d103      	bne.n	800de9a <_raise_r+0x42>
 800de92:	2316      	movs	r3, #22
 800de94:	6003      	str	r3, [r0, #0]
 800de96:	2001      	movs	r0, #1
 800de98:	e7e7      	b.n	800de6a <_raise_r+0x12>
 800de9a:	2100      	movs	r1, #0
 800de9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dea0:	4620      	mov	r0, r4
 800dea2:	4798      	blx	r3
 800dea4:	2000      	movs	r0, #0
 800dea6:	e7e0      	b.n	800de6a <_raise_r+0x12>

0800dea8 <raise>:
 800dea8:	4b02      	ldr	r3, [pc, #8]	@ (800deb4 <raise+0xc>)
 800deaa:	4601      	mov	r1, r0
 800deac:	6818      	ldr	r0, [r3, #0]
 800deae:	f7ff bfd3 	b.w	800de58 <_raise_r>
 800deb2:	bf00      	nop
 800deb4:	20000030 	.word	0x20000030

0800deb8 <_kill_r>:
 800deb8:	b538      	push	{r3, r4, r5, lr}
 800deba:	4d07      	ldr	r5, [pc, #28]	@ (800ded8 <_kill_r+0x20>)
 800debc:	2300      	movs	r3, #0
 800debe:	4604      	mov	r4, r0
 800dec0:	4608      	mov	r0, r1
 800dec2:	4611      	mov	r1, r2
 800dec4:	602b      	str	r3, [r5, #0]
 800dec6:	f7f6 fc2b 	bl	8004720 <_kill>
 800deca:	1c43      	adds	r3, r0, #1
 800decc:	d102      	bne.n	800ded4 <_kill_r+0x1c>
 800dece:	682b      	ldr	r3, [r5, #0]
 800ded0:	b103      	cbz	r3, 800ded4 <_kill_r+0x1c>
 800ded2:	6023      	str	r3, [r4, #0]
 800ded4:	bd38      	pop	{r3, r4, r5, pc}
 800ded6:	bf00      	nop
 800ded8:	20000fb0 	.word	0x20000fb0

0800dedc <_getpid_r>:
 800dedc:	f7f6 bc18 	b.w	8004710 <_getpid>

0800dee0 <_malloc_usable_size_r>:
 800dee0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dee4:	1f18      	subs	r0, r3, #4
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	bfbc      	itt	lt
 800deea:	580b      	ldrlt	r3, [r1, r0]
 800deec:	18c0      	addlt	r0, r0, r3
 800deee:	4770      	bx	lr

0800def0 <_init>:
 800def0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800def2:	bf00      	nop
 800def4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800def6:	bc08      	pop	{r3}
 800def8:	469e      	mov	lr, r3
 800defa:	4770      	bx	lr

0800defc <_fini>:
 800defc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800defe:	bf00      	nop
 800df00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df02:	bc08      	pop	{r3}
 800df04:	469e      	mov	lr, r3
 800df06:	4770      	bx	lr
