m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2025.2 2025.05, May 31 2025
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/verilog-labs/04-decoder-3to8/simulation/questa
T_opt
!i145 1
!i144 0
!s110 1770829604
VD:_ga8IQL`O2H5LFc[ab40
04 9 4 work testbench fast 0
=1-18c04d686960-698cb721-11e-1a58
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
tCvgOpt 0 defaultOptions 1107585188
n@_opt
OL;O;2025.2;82
vdecoder3to8
2D:/FPGA/verilog-labs/04-decoder-3to8/decoder3to8.v
Z2 !s110 1770829598
!i10b 1
!s100 ?kM57zIR;[WV7aIffa;hA2
I4M_I:UUcZ<mEIGzGXbTh71
R1
w1768309780
8D:/FPGA/verilog-labs/04-decoder-3to8/decoder3to8.v
FD:/FPGA/verilog-labs/04-decoder-3to8/decoder3to8.v
!i122 0
L0 1 16
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2025.2;82
r1
!s85 0
31
Z5 !s108 1770829598.000000
!s107 D:/FPGA/verilog-labs/04-decoder-3to8/decoder3to8.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/04-decoder-3to8|D:/FPGA/verilog-labs/04-decoder-3to8/decoder3to8.v|
!i113 0
Z6 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -work work +incdir+D:/FPGA/verilog-labs/04-decoder-3to8 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0 defaultOptions 1085333592
vtestbench
2D:/FPGA/verilog-labs/04-decoder-3to8/testbench.v
R2
!i10b 1
!s100 zMKO;jhoIjCZ:?ch>9zbc2
IAdRn7He;L[OCR@J[K95?E3
R1
w1768310242
8D:/FPGA/verilog-labs/04-decoder-3to8/testbench.v
FD:/FPGA/verilog-labs/04-decoder-3to8/testbench.v
!i122 1
L0 2 31
R3
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/verilog-labs/04-decoder-3to8/testbench.v|
!s90 -reportprogress|300|-work|work|+incdir+D:/FPGA/verilog-labs/04-decoder-3to8|D:/FPGA/verilog-labs/04-decoder-3to8/testbench.v|
!i113 0
R6
R7
R8
