<!doctype html>
<html>
<head>
<title>DRAMTMG0_SHADOW (DDRC) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddrc.html")>DDRC Module</a> &gt; DRAMTMG0_SHADOW (DDRC) Register</p><h1>DRAMTMG0_SHADOW (DDRC) Register</h1>
<h2>DRAMTMG0_SHADOW (DDRC) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DRAMTMG0_SHADOW</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000002100</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD072100 (DDRC)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x0F101B0F</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>SDRAM Timing Shadow Register 0</td></tr>
</table>
<p>All register fields are quasi-dynamic group 2 and group 4, unless described otherwise in the register field description. Group 2 registers can be written in self-refresh, deep power-down, and maximum power saving modes. Group 4 registers can be written depending on MSTR.frequency_mode.</p>
<h2>DRAMTMG0_SHADOW (DDRC) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>wr2pre</td><td class="center">30:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>Minimum time between write and precharge to same bank.<br/>Unit: Clocks<br/>Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks @400MHz and less for lower frequencies<br/>where:<br/>- WL = write latency<br/>- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present.<br/>- tWR = Write recovery time. This comes directly from the SDRAM specification.<br/>Add one extra cycle for LPDDR3/LPDDR4 for this parameter.<br/>For 1T mode, divide the above value by 2. No rounding up.<br/>For 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value.<br/>Programming Mode: Quasi-dynamic Group 1, Group 2, and Group 4</td></tr>
<tr valign=top><td>t_faw</td><td class="center">21:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x10</td><td>tFAW Valid only when 8 or more banks(or banks x bank groups) are present.<br/>In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles.<br/>Program this to (tFAW/2) and round up to next integer value.<br/>In a 4-bank design, set this register to 0x1.<br/>Unit: Clocks</td></tr>
<tr valign=top><td>t_ras_max</td><td class="center">14:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1B</td><td>tRAS(max):<br/>Maximum time between activate and precharge to same bank. This is the maximum time that a page can be kept open<br/>Minimum value of this register is 1. Zero is invalid.<br/>Program this to (tRAS(max)-1)/2. No rounding up.<br/>Unit: Multiples of 1024 clocks.</td></tr>
<tr valign=top><td>t_ras_min</td><td class="center"> 5:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>tRAS(min):<br/>Minimum time between activate and precharge to the same bank.<br/>For 1T mode, program this to tRAS(min)/2. No rounding up.<br/>For 2T mode or LPDDR4 mode, program this to (tRAS(min)/2) and round it up to the next integer value.<br/>Unit: Clocks</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>