

================================================================
== Vitis HLS Report for 'sao_top_Pipeline_VITIS_LOOP_189_4'
================================================================
* Date:           Sun May  7 10:30:20 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.612 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_189_4  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      26|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      26|    107|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln193_1_fu_119_p2   |         +|   0|  0|  13|           4|           4|
    |add_ln193_2_fu_138_p2   |         +|   0|  0|  13|           4|           4|
    |add_ln193_fu_109_p2     |         +|   0|  0|  11|           3|           1|
    |sub_ln191_fu_151_p2     |         -|   0|  0|  14|           1|           9|
    |icmp_ln189_fu_103_p2    |      icmp|   0|  0|   9|           3|           4|
    |select_ln190_fu_157_p3  |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  71|          17|          33|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_40                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln193_reg_186                 |  3|   0|    3|          0|
    |add_ln193_reg_186_pp0_iter1_reg   |  3|   0|    3|          0|
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |i_fu_40                           |  3|   0|    3|          0|
    |sao_offset_abs_load_reg_206       |  8|   0|    8|          0|
    |zext_ln193_1_reg_191              |  4|   0|   64|         60|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 26|   0|   86|         60|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  sao_top_Pipeline_VITIS_LOOP_189_4|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  sao_top_Pipeline_VITIS_LOOP_189_4|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  sao_top_Pipeline_VITIS_LOOP_189_4|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  sao_top_Pipeline_VITIS_LOOP_189_4|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  sao_top_Pipeline_VITIS_LOOP_189_4|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  sao_top_Pipeline_VITIS_LOOP_189_4|  return value|
|zext_ln188                 |   in|    4|     ap_none|                         zext_ln188|        scalar|
|sao_offset_abs_address0    |  out|    4|   ap_memory|                     sao_offset_abs|         array|
|sao_offset_abs_ce0         |  out|    1|   ap_memory|                     sao_offset_abs|         array|
|sao_offset_abs_q0          |   in|    8|   ap_memory|                     sao_offset_abs|         array|
|sao_offset_sign_address0   |  out|    4|   ap_memory|                    sao_offset_sign|         array|
|sao_offset_sign_ce0        |  out|    1|   ap_memory|                    sao_offset_sign|         array|
|sao_offset_sign_q0         |   in|    1|   ap_memory|                    sao_offset_sign|         array|
|add_ln188                  |   in|    4|     ap_none|                          add_ln188|        scalar|
|out_SaoOffsetVal_address0  |  out|    4|   ap_memory|                   out_SaoOffsetVal|         array|
|out_SaoOffsetVal_ce0       |  out|    1|   ap_memory|                   out_SaoOffsetVal|         array|
|out_SaoOffsetVal_we0       |  out|    1|   ap_memory|                   out_SaoOffsetVal|         array|
|out_SaoOffsetVal_d0        |  out|   16|   ap_memory|                   out_SaoOffsetVal|         array|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

