{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611936030948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611936030949 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Soc_system 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611936031111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611936031237 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611936031237 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK core_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"core_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1611936031772 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611936033362 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611936033511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611936051744 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1611936052235 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 103 " "No exact pin location assignment(s) for 72 pins of 103 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611936053509 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1611936053584 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1611936053584 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1611936095995 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "core_hps_system:hps_system\|core_hps_system_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G8 " "core_hps_system:hps_system\|core_hps_system_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1611936099218 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "core_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 772 global CLKCTRL_G7 " "core_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 772 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1611936099218 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1611936099218 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1068 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1068 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1611936099218 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1611936099218 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611936099219 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611936113795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611936113795 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611936113795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611936113795 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1611936113795 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1611936113795 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1611936113795 ""}
{ "Info" "ISTA_SDC_FOUND" "contraintes.sdc " "Reading SDC File: 'contraintes.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936113928 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1611936113942 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1611936113942 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1611936113942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1611936113942 ""}
{ "Info" "ISTA_SDC_FOUND" "core/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'core/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936113975 ""}
{ "Info" "ISTA_SDC_FOUND" "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936114049 ""}
{ "Info" "ISTA_SDC_FOUND" "core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'core/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936114083 ""}
{ "Info" "ISTA_SDC_FOUND" "core/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'core/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936114099 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1611936114126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_system\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_system\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115486 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115487 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115487 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:hps_system\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:hps_system\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115491 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115491 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115491 ""}
{ "Info" "ISTA_SDC_FOUND" "core/synthesis/submodules/core_hps_system_hps_io_border.sdc " "Reading SDC File: 'core/synthesis/submodules/core_hps_system_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936115514 ""}
{ "Info" "ISTA_SDC_FOUND" "core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc " "Reading SDC File: 'core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1611936115537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115542 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115544 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115544 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115545 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115545 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115551 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115551 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115555 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115555 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115556 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115556 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115557 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115558 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115558 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115560 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115561 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115565 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115567 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115568 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115569 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115569 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115569 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115573 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115574 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115575 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115575 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115575 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115579 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115579 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115579 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115587 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115587 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115587 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115587 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115591 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115591 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115591 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115594 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115620 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115620 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115656 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115662 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115671 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115673 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115676 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115679 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115679 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115682 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115684 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115686 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115688 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115688 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115692 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115693 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115694 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115695 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115696 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115697 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115698 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115699 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115699 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115700 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115701 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115704 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115706 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115708 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115710 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115710 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115710 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115715 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115717 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115718 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115722 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115724 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115726 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115728 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115731 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115733 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115735 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115737 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115739 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115741 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115742 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115743 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115743 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115744 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115745 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115746 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115746 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115747 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115747 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115748 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115749 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115751 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115752 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115753 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115755 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115757 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115757 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115757 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115757 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115761 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115761 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115761 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115762 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115762 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115765 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115765 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115766 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115767 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115767 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115767 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115768 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115770 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115770 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115771 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115773 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115773 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115774 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115774 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115774 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115775 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115777 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115778 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115778 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115779 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115779 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115779 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115783 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "core_hps_system_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at core_hps_system_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1611936115784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path core_hps_system_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at core_hps_system_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1611936115785 ""}  } { { "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/submodules/core_hps_system_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1611936115785 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c0_inst_SCL " "Node: hps_io_hps_io_i2c0_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|i2c0_inst~FF_3393 hps_io_hps_io_i2c0_inst_SCL " "Register core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by hps_io_hps_io_i2c0_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611936115850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1611936115850 "|core|hps_io_hps_io_i2c0_inst_SCL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_io_hps_io_i2c1_inst_SCL " "Node: hps_io_hps_io_i2c1_inst_SCL was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|i2c1_inst~FF_3393 hps_io_hps_io_i2c1_inst_SCL " "Register core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_io_hps_io_i2c1_inst_SCL" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1611936115850 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1611936115850 "|core|hps_io_hps_io_i2c1_inst_SCL"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: hps_system\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: core_hps_system:hps_system\|core_hps_system_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: hps_system\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: core_hps_system:hps_system\|core_hps_system_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115877 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_system\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1611936115882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1611936115877 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611936116140 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1611936116140 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[2\]_IN (Rise) memory_mem_dqs\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[2\]_IN (Rise) to memory_mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[3\]_IN (Rise) memory_mem_dqs\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[3\]_IN (Rise) to memory_mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1611936116185 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1611936116185 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1611936116196 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 21 clocks " "Found 21 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50MHz " "  20.000    clk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 hps_system\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_IN " "   2.500 memory_mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[2\]_OUT " "   2.500 memory_mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_IN " "   2.500 memory_mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[3\]_OUT " "   2.500 memory_mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[2\]_OUT " "   2.500 memory_mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[3\]_OUT " "   2.500 memory_mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1611936116200 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1611936116200 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611936116827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611936116829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611936116840 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611936116874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611936116950 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611936116994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611936116995 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611936117008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611936120125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1611936120145 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 DSP block " "Packed 32 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1611936120145 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1611936120145 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611936120145 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:11 " "Fitter preparation operations ending: elapsed time is 00:01:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611936122024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611936140808 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1611936146296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611936172960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611936203689 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611936220947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611936220947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611936235055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611936266104 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611936266104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611936281476 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611936281476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611936281486 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 26.25 " "Total time spent on timing analysis during the Fitter is 26.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611936295205 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611936295539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611936306700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611936306710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611936317780 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:10 " "Fitter post-fit operations ending: elapsed time is 00:01:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611936365189 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1611936367226 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[16\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[16\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[17\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[17\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[18\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[18\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[19\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[19\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[20\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[20\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[21\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[21\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[22\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[22\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[23\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[23\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[24\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[24\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[25\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[25\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[26\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[26\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[27\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[27\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[28\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[28\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[29\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[29\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[30\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[30\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[31\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dq[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[31\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[2\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[3\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[2\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: core_hps_system:hps_system\|core_hps_system_hps_io:hps_io\|core_hps_system_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[3\]" } } } } { "core/synthesis/core.v" "" { Text "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/core/synthesis/core.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1611936367311 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1611936367311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/output_files/Soc_system.fit.smsg " "Generated suppressed messages file C:/Users/HP/Desktop/POLYTECH_2020_2021/ESN10/TP/Soc_project/soc_project_restored/output_files/Soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611936368625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 199 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6982 " "Peak virtual memory: 6982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611936376837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 17:06:16 2021 " "Processing ended: Fri Jan 29 17:06:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611936376837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:51 " "Elapsed time: 00:05:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611936376837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:37 " "Total CPU time (on all processors): 00:07:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611936376837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611936376837 ""}
