

================================================================
== Vivado HLS Report for 'k2c_dense_3'
================================================================
* Date:           Tue Apr 23 22:52:38 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Latency_2
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.588|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_364            |k2c_dot            |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_430  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_bias_add_fu_485       |k2c_bias_add       |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         5|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     459|
|FIFO             |        -|      -|       -|       -|
|Instance         |       29|     92|   17093|   19799|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1392|
|Register         |        -|      -|     603|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       30|     92|   17696|   21650|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|     12|       6|      16|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-------+------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +------------------------------+----------------------+---------+-------+-------+------+
    |grp_k2c_affine_matmul_fu_430  |k2c_affine_matmul     |        8|      3|   4023|  9420|
    |grp_k2c_bias_add_fu_485       |k2c_bias_add          |        1|      2|    664|   705|
    |grp_k2c_dot_fu_364            |k2c_dot               |       20|     87|  12340|  9525|
    |sample_fcmp_32ns_Gfk_U134     |sample_fcmp_32ns_Gfk  |        0|      0|     66|    67|
    |sample_mux_864_32rcU_U135     |sample_mux_864_32rcU  |        0|      0|      0|    41|
    |sample_mux_864_32rcU_U136     |sample_mux_864_32rcU  |        0|      0|      0|    41|
    +------------------------------+----------------------+---------+-------+-------+------+
    |Total                         |                      |       29|     92|  17093| 19799|
    +------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |dense_13_bias_array_U  |k2c_dense_3_denseFfa  |        1|  0|   0|   128|   32|     1|         4096|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        1|  0|   0|   128|   32|     1|         4096|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_28_fu_558_p2       |     +    |      0|  0|  71|          64|           1|
    |i_29_fu_671_p2       |     +    |      0|  0|  71|          64|           1|
    |tmp_14_fu_520_p2     |     +    |      0|  0|  71|          64|           2|
    |tmp_27_fu_761_p2     |    and   |      0|  0|   2|           1|           1|
    |tmp_32_fu_648_p2     |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_666_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond4_fu_553_p2  |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_542_p2       |   icmp   |      0|  0|  29|          63|           1|
    |notlhs4_fu_745_p2    |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_632_p2     |   icmp   |      0|  0|  11|           8|           2|
    |notrhs5_fu_751_p2    |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_638_p2     |   icmp   |      0|  0|  18|          23|           1|
    |tmp_fu_514_p2        |   icmp   |      0|  0|  29|          64|           2|
    |tmp_25_fu_757_p2     |    or    |      0|  0|   2|           1|           1|
    |tmp_30_fu_644_p2     |    or    |      0|  0|   2|           1|           1|
    |outrows1_fu_653_p3   |  select  |      0|  0|  64|           1|          64|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 459|         514|         209|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  89|         18|    1|         18|
    |dense_13_bias_array_address0     |  15|          3|    7|         21|
    |dense_13_bias_array_ce0          |   9|          2|    1|          2|
    |dense_13_output_arra_1_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_1_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_1_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_1_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_2_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_2_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_2_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_2_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_3_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_3_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_3_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_3_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_4_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_4_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_4_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_4_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_5_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_5_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_5_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_5_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_6_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_6_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_6_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_6_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_7_address0  |  41|          8|    4|         32|
    |dense_13_output_arra_7_ce0       |  27|          5|    1|          5|
    |dense_13_output_arra_7_d0        |  27|          5|   32|        160|
    |dense_13_output_arra_7_we0       |  27|          5|    1|          5|
    |dense_13_output_arra_address0    |  41|          8|    4|         32|
    |dense_13_output_arra_ce0         |  27|          5|    1|          5|
    |dense_13_output_arra_d0          |  27|          5|   32|        160|
    |dense_13_output_arra_we0         |  27|          5|    1|          5|
    |grp_fu_509_p0                    |  15|          3|   32|         96|
    |i_2_reg_342                      |   9|          2|   64|        128|
    |i_reg_353                        |   9|          2|   64|        128|
    |input_array10_address0           |  15|          3|    4|         12|
    |input_array10_ce0                |  15|          3|    1|          3|
    |input_array11_address0           |  15|          3|    4|         12|
    |input_array11_ce0                |  15|          3|    1|          3|
    |input_array12_address0           |  15|          3|    4|         12|
    |input_array12_ce0                |  15|          3|    1|          3|
    |input_array13_address0           |  15|          3|    4|         12|
    |input_array13_ce0                |  15|          3|    1|          3|
    |input_array14_address0           |  15|          3|    4|         12|
    |input_array14_ce0                |  15|          3|    1|          3|
    |input_array8_address0            |  15|          3|    4|         12|
    |input_array8_ce0                 |  15|          3|    1|          3|
    |input_array9_address0            |  15|          3|    4|         12|
    |input_array9_ce0                 |  15|          3|    1|          3|
    |input_array_address0             |  15|          3|    4|         12|
    |input_array_ce0                  |  15|          3|    1|          3|
    |input_shape_address0             |  15|          3|    3|          9|
    |input_shape_ce0                  |  15|          3|    1|          3|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |1392|        268|  517|       2141|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  17|   0|   17|          0|
    |dense_13_bias_numel                        |   0|   0|   64|         64|
    |dense_13_kernel_nume                       |   0|   0|   64|         64|
    |dense_13_output_arra_10_reg_927            |   4|   0|    4|          0|
    |dense_13_output_arra_11_reg_932            |   4|   0|    4|          0|
    |dense_13_output_arra_12_reg_937            |   4|   0|    4|          0|
    |dense_13_output_arra_13_reg_942            |   4|   0|    4|          0|
    |dense_13_output_arra_14_reg_947            |   4|   0|    4|          0|
    |dense_13_output_arra_15_reg_952            |   4|   0|    4|          0|
    |dense_13_output_arra_24_reg_829            |   4|   0|    4|          0|
    |dense_13_output_arra_25_reg_834            |   4|   0|    4|          0|
    |dense_13_output_arra_26_reg_839            |   4|   0|    4|          0|
    |dense_13_output_arra_27_reg_844            |   4|   0|    4|          0|
    |dense_13_output_arra_28_reg_849            |   4|   0|    4|          0|
    |dense_13_output_arra_29_reg_854            |   4|   0|    4|          0|
    |dense_13_output_arra_30_reg_859            |   4|   0|    4|          0|
    |dense_13_output_arra_31_reg_864            |   4|   0|    4|          0|
    |dense_13_output_arra_8_reg_917             |   4|   0|    4|          0|
    |dense_13_output_arra_9_reg_922             |   4|   0|    4|          0|
    |grp_k2c_affine_matmul_fu_430_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_bias_add_fu_485_ap_start_reg       |   1|   0|    1|          0|
    |grp_k2c_dot_fu_364_ap_start_reg            |   1|   0|    1|          0|
    |i_28_reg_819                               |  64|   0|   64|          0|
    |i_29_reg_907                               |  64|   0|   64|          0|
    |i_2_reg_342                                |  64|   0|   64|          0|
    |i_reg_353                                  |  64|   0|   64|          0|
    |icmp_reg_806                               |   1|   0|    1|          0|
    |notlhs4_reg_963                            |   1|   0|    1|          0|
    |notlhs_reg_875                             |   1|   0|    1|          0|
    |notrhs5_reg_968                            |   1|   0|    1|          0|
    |notrhs_reg_880                             |   1|   0|    1|          0|
    |outrows1_reg_893                           |  64|   0|   64|          0|
    |tmp_14_reg_796                             |  64|   0|   64|          0|
    |tmp_26_reg_973                             |   1|   0|    1|          0|
    |tmp_28_reg_869                             |  32|   0|   32|          0|
    |tmp_31_reg_885                             |   1|   0|    1|          0|
    |tmp_68_reg_899                             |  57|   0|   64|          7|
    |tmp_69_reg_912                             |   3|   0|    3|          0|
    |tmp_71_reg_824                             |   3|   0|    3|          0|
    |tmp_reg_792                                |   1|   0|    1|          0|
    |tmp_s_reg_957                              |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 603|   0|  738|        135|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       k2c_dense.3      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       k2c_dense.3      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       k2c_dense.3      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       k2c_dense.3      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       k2c_dense.3      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       k2c_dense.3      | return value |
|output_numel_read                |  in |   64|   ap_none  |    output_numel_read   |    scalar    |
|input_array_address0             | out |    4|  ap_memory |       input_array      |     array    |
|input_array_ce0                  | out |    1|  ap_memory |       input_array      |     array    |
|input_array_q0                   |  in |   32|  ap_memory |       input_array      |     array    |
|input_array8_address0            | out |    4|  ap_memory |      input_array8      |     array    |
|input_array8_ce0                 | out |    1|  ap_memory |      input_array8      |     array    |
|input_array8_q0                  |  in |   32|  ap_memory |      input_array8      |     array    |
|input_array9_address0            | out |    4|  ap_memory |      input_array9      |     array    |
|input_array9_ce0                 | out |    1|  ap_memory |      input_array9      |     array    |
|input_array9_q0                  |  in |   32|  ap_memory |      input_array9      |     array    |
|input_array10_address0           | out |    4|  ap_memory |      input_array10     |     array    |
|input_array10_ce0                | out |    1|  ap_memory |      input_array10     |     array    |
|input_array10_q0                 |  in |   32|  ap_memory |      input_array10     |     array    |
|input_array11_address0           | out |    4|  ap_memory |      input_array11     |     array    |
|input_array11_ce0                | out |    1|  ap_memory |      input_array11     |     array    |
|input_array11_q0                 |  in |   32|  ap_memory |      input_array11     |     array    |
|input_array12_address0           | out |    4|  ap_memory |      input_array12     |     array    |
|input_array12_ce0                | out |    1|  ap_memory |      input_array12     |     array    |
|input_array12_q0                 |  in |   32|  ap_memory |      input_array12     |     array    |
|input_array13_address0           | out |    4|  ap_memory |      input_array13     |     array    |
|input_array13_ce0                | out |    1|  ap_memory |      input_array13     |     array    |
|input_array13_q0                 |  in |   32|  ap_memory |      input_array13     |     array    |
|input_array14_address0           | out |    4|  ap_memory |      input_array14     |     array    |
|input_array14_ce0                | out |    1|  ap_memory |      input_array14     |     array    |
|input_array14_q0                 |  in |   32|  ap_memory |      input_array14     |     array    |
|input_dim                        |  in |   64|   ap_none  |        input_dim       |    scalar    |
|input_numel_read                 |  in |   64|   ap_none  |    input_numel_read    |    scalar    |
|input_shape_address0             | out |    3|  ap_memory |       input_shape      |     array    |
|input_shape_ce0                  | out |    1|  ap_memory |       input_shape      |     array    |
|input_shape_q0                   |  in |   64|  ap_memory |       input_shape      |     array    |
|kernel_dim                       |  in |   64|   ap_none  |       kernel_dim       |    scalar    |
|dense_13_output_arra_7_address0  | out |    4|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_ce0       | out |    1|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_we0       | out |    1|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_d0        | out |   32|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_7_q0        |  in |   32|  ap_memory | dense_13_output_arra_7 |     array    |
|dense_13_output_arra_6_address0  | out |    4|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_ce0       | out |    1|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_we0       | out |    1|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_d0        | out |   32|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_6_q0        |  in |   32|  ap_memory | dense_13_output_arra_6 |     array    |
|dense_13_output_arra_5_address0  | out |    4|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_ce0       | out |    1|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_we0       | out |    1|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_d0        | out |   32|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_5_q0        |  in |   32|  ap_memory | dense_13_output_arra_5 |     array    |
|dense_13_output_arra_4_address0  | out |    4|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_ce0       | out |    1|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_we0       | out |    1|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_d0        | out |   32|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_4_q0        |  in |   32|  ap_memory | dense_13_output_arra_4 |     array    |
|dense_13_output_arra_3_address0  | out |    4|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_ce0       | out |    1|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_we0       | out |    1|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_d0        | out |   32|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_3_q0        |  in |   32|  ap_memory | dense_13_output_arra_3 |     array    |
|dense_13_output_arra_2_address0  | out |    4|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_ce0       | out |    1|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_we0       | out |    1|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_d0        | out |   32|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_2_q0        |  in |   32|  ap_memory | dense_13_output_arra_2 |     array    |
|dense_13_output_arra_1_address0  | out |    4|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_ce0       | out |    1|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_we0       | out |    1|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_d0        | out |   32|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_1_q0        |  in |   32|  ap_memory | dense_13_output_arra_1 |     array    |
|dense_13_output_arra_address0    | out |    4|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_ce0         | out |    1|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_we0         | out |    1|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_d0          | out |   32|  ap_memory |  dense_13_output_arra  |     array    |
|dense_13_output_arra_q0          |  in |   32|  ap_memory |  dense_13_output_arra  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	10  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp & !exitcond4)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (!exitcond1)
	5  / (exitcond1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 18 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 19 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 20 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 21 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0"   --->   Operation 22 'getelementptr' 'input_shape_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 23 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %4" [Group_5/sample.c:1985]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.99ns)   --->   "%tmp_14 = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 25 'add' 'tmp_14' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_13_kernel_nume_1 = load i64* @dense_13_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 26 'load' 'dense_13_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, [16 x float]* %input_array, [16 x float]* %input_array8, [16 x float]* %input_array9, [16 x float]* %input_array10, [16 x float]* %input_array11, [16 x float]* %input_array12, [16 x float]* %input_array13, [16 x float]* %input_array14, i64 %input_dim_read, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_dim_read, i64 %dense_13_kernel_nume_1, i64 %tmp_14)" [Group_5/sample.c:2020]   --->   Operation 27 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_67 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 28 'partselect' 'tmp_67' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_67, 0" [Group_5/sample.c:1987]   --->   Operation 29 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5/sample.c:1988]   --->   Operation 30 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, [16 x float]* %input_array, [16 x float]* %input_array8, [16 x float]* %input_array9, [16 x float]* %input_array10, [16 x float]* %input_array11, [16 x float]* %input_array12, [16 x float]* %input_array13, [16 x float]* %input_array14, i64 %input_dim_read, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_dim_read, i64 %dense_13_kernel_nume_1, i64 %tmp_14)" [Group_5/sample.c:2020]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%dense_13_bias_numel_s = load i64* @dense_13_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 32 'load' 'dense_13_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, i64 %output_numel_read_1, i64 %dense_13_bias_numel_s)" [Group_5/sample.c:2025]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, i64 %output_numel_read_1, i64 %dense_13_bias_numel_s)" [Group_5/sample.c:2025]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 35 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2027]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 2.99>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_28, %._crit_edge8 ], [ 0, %4 ]"   --->   Operation 36 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_1" [Group_5/sample.c:2029]   --->   Operation 37 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (2.99ns)   --->   "%i_28 = add i64 %i_2, 1" [Group_5/sample.c:2029]   --->   Operation 38 'add' 'i_28' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %5" [Group_5/sample.c:2029]   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %i_2 to i3" [Group_5/sample.c:2029]   --->   Operation 40 'trunc' 'tmp_71' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%newIndex = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %i_2, i32 3, i32 8)" [Group_5/sample.c:2029]   --->   Operation 41 'partselect' 'newIndex' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i6 %newIndex to i64" [Group_5/sample.c:2029]   --->   Operation 42 'zext' 'newIndex_cast' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%dense_13_output_arra_24 = getelementptr [16 x float]* @dense_13_output_arra_7, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 43 'getelementptr' 'dense_13_output_arra_24' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%dense_13_output_arra_25 = getelementptr [16 x float]* @dense_13_output_arra_6, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 44 'getelementptr' 'dense_13_output_arra_25' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%dense_13_output_arra_26 = getelementptr [16 x float]* @dense_13_output_arra_5, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 45 'getelementptr' 'dense_13_output_arra_26' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%dense_13_output_arra_27 = getelementptr [16 x float]* @dense_13_output_arra_4, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 46 'getelementptr' 'dense_13_output_arra_27' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%dense_13_output_arra_28 = getelementptr [16 x float]* @dense_13_output_arra_3, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 47 'getelementptr' 'dense_13_output_arra_28' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%dense_13_output_arra_29 = getelementptr [16 x float]* @dense_13_output_arra_2, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 48 'getelementptr' 'dense_13_output_arra_29' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%dense_13_output_arra_30 = getelementptr [16 x float]* @dense_13_output_arra_1, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 49 'getelementptr' 'dense_13_output_arra_30' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%dense_13_output_arra_31 = getelementptr [16 x float]* @dense_13_output_arra, i64 0, i64 %newIndex_cast" [Group_5/sample.c:2030]   --->   Operation 50 'getelementptr' 'dense_13_output_arra_31' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_5 : Operation 51 [2/2] (1.75ns)   --->   "%dense_13_output_arra_32 = load float* %dense_13_output_arra_24, align 4" [Group_5/sample.c:2030]   --->   Operation 51 'load' 'dense_13_output_arra_32' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 52 [2/2] (1.75ns)   --->   "%dense_13_output_arra_33 = load float* %dense_13_output_arra_25, align 4" [Group_5/sample.c:2030]   --->   Operation 52 'load' 'dense_13_output_arra_33' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 53 [2/2] (1.75ns)   --->   "%dense_13_output_arra_34 = load float* %dense_13_output_arra_26, align 4" [Group_5/sample.c:2030]   --->   Operation 53 'load' 'dense_13_output_arra_34' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 54 [2/2] (1.75ns)   --->   "%dense_13_output_arra_35 = load float* %dense_13_output_arra_27, align 4" [Group_5/sample.c:2030]   --->   Operation 54 'load' 'dense_13_output_arra_35' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 55 [2/2] (1.75ns)   --->   "%dense_13_output_arra_36 = load float* %dense_13_output_arra_28, align 4" [Group_5/sample.c:2030]   --->   Operation 55 'load' 'dense_13_output_arra_36' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 56 [2/2] (1.75ns)   --->   "%dense_13_output_arra_37 = load float* %dense_13_output_arra_29, align 4" [Group_5/sample.c:2030]   --->   Operation 56 'load' 'dense_13_output_arra_37' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 57 [2/2] (1.75ns)   --->   "%dense_13_output_arra_38 = load float* %dense_13_output_arra_30, align 4" [Group_5/sample.c:2030]   --->   Operation 57 'load' 'dense_13_output_arra_38' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 58 [2/2] (1.75ns)   --->   "%dense_13_output_arra_39 = load float* %dense_13_output_arra_31, align 4" [Group_5/sample.c:2030]   --->   Operation 58 'load' 'dense_13_output_arra_39' <Predicate = (!tmp & !exitcond4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 59 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 60 'ret' <Predicate = (tmp) | (exitcond4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_71 to i64" [Group_5/sample.c:2029]   --->   Operation 61 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/2] (1.75ns)   --->   "%dense_13_output_arra_32 = load float* %dense_13_output_arra_24, align 4" [Group_5/sample.c:2030]   --->   Operation 62 'load' 'dense_13_output_arra_32' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 63 [1/2] (1.75ns)   --->   "%dense_13_output_arra_33 = load float* %dense_13_output_arra_25, align 4" [Group_5/sample.c:2030]   --->   Operation 63 'load' 'dense_13_output_arra_33' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 64 [1/2] (1.75ns)   --->   "%dense_13_output_arra_34 = load float* %dense_13_output_arra_26, align 4" [Group_5/sample.c:2030]   --->   Operation 64 'load' 'dense_13_output_arra_34' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 65 [1/2] (1.75ns)   --->   "%dense_13_output_arra_35 = load float* %dense_13_output_arra_27, align 4" [Group_5/sample.c:2030]   --->   Operation 65 'load' 'dense_13_output_arra_35' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 66 [1/2] (1.75ns)   --->   "%dense_13_output_arra_36 = load float* %dense_13_output_arra_28, align 4" [Group_5/sample.c:2030]   --->   Operation 66 'load' 'dense_13_output_arra_36' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 67 [1/2] (1.75ns)   --->   "%dense_13_output_arra_37 = load float* %dense_13_output_arra_29, align 4" [Group_5/sample.c:2030]   --->   Operation 67 'load' 'dense_13_output_arra_37' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 68 [1/2] (1.75ns)   --->   "%dense_13_output_arra_38 = load float* %dense_13_output_arra_30, align 4" [Group_5/sample.c:2030]   --->   Operation 68 'load' 'dense_13_output_arra_38' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 69 [1/2] (1.75ns)   --->   "%dense_13_output_arra_39 = load float* %dense_13_output_arra_31, align 4" [Group_5/sample.c:2030]   --->   Operation 69 'load' 'dense_13_output_arra_39' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 70 [1/1] (1.83ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %dense_13_output_arra_32, float %dense_13_output_arra_33, float %dense_13_output_arra_34, float %dense_13_output_arra_35, float %dense_13_output_arra_36, float %dense_13_output_arra_37, float %dense_13_output_arra_38, float %dense_13_output_arra_39, i64 %arrayNo)" [Group_5/sample.c:2030]   --->   Operation 70 'mux' 'tmp_28' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_to_int2 = bitcast float %tmp_28 to i32" [Group_5/sample.c:2030]   --->   Operation 71 'bitcast' 'p_to_int2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int2, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 72 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i32 %p_to_int2 to i23" [Group_5/sample.c:2030]   --->   Operation 73 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_29, -1" [Group_5/sample.c:2030]   --->   Operation 74 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_72, 0" [Group_5/sample.c:2030]   --->   Operation 75 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/2] (4.24ns)   --->   "%tmp_31 = fcmp ole float %tmp_28, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 76 'fcmp' 'tmp_31' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 77 [1/2] (4.24ns)   --->   "%tmp_31 = fcmp ole float %tmp_28, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 77 'fcmp' 'tmp_31' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_30 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2030]   --->   Operation 78 'or' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_32 = and i1 %tmp_30, %tmp_31" [Group_5/sample.c:2030]   --->   Operation 79 'and' 'tmp_32' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %tmp_32, label %6, label %._crit_edge8" [Group_5/sample.c:2030]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (1.21ns)   --->   "switch i3 %tmp_71, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [Group_5/sample.c:2031]   --->   Operation 81 'switch' <Predicate = (tmp_32)> <Delay = 1.21>
ST_9 : Operation 82 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_30, align 4" [Group_5/sample.c:2031]   --->   Operation 82 'store' <Predicate = (tmp_32 & tmp_71 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 83 'br' <Predicate = (tmp_32 & tmp_71 == 6)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_29, align 4" [Group_5/sample.c:2031]   --->   Operation 84 'store' <Predicate = (tmp_32 & tmp_71 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 85 'br' <Predicate = (tmp_32 & tmp_71 == 5)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_28, align 4" [Group_5/sample.c:2031]   --->   Operation 86 'store' <Predicate = (tmp_32 & tmp_71 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 87 'br' <Predicate = (tmp_32 & tmp_71 == 4)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_27, align 4" [Group_5/sample.c:2031]   --->   Operation 88 'store' <Predicate = (tmp_32 & tmp_71 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 89 'br' <Predicate = (tmp_32 & tmp_71 == 3)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_26, align 4" [Group_5/sample.c:2031]   --->   Operation 90 'store' <Predicate = (tmp_32 & tmp_71 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 91 'br' <Predicate = (tmp_32 & tmp_71 == 2)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_25, align 4" [Group_5/sample.c:2031]   --->   Operation 92 'store' <Predicate = (tmp_32 & tmp_71 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 93 'br' <Predicate = (tmp_32 & tmp_71 == 1)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_24, align 4" [Group_5/sample.c:2031]   --->   Operation 94 'store' <Predicate = (tmp_32 & tmp_71 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 95 'br' <Predicate = (tmp_32 & tmp_71 == 0)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_31, align 4" [Group_5/sample.c:2031]   --->   Operation 96 'store' <Predicate = (tmp_32 & tmp_71 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %7" [Group_5/sample.c:2031]   --->   Operation 97 'br' <Predicate = (tmp_32 & tmp_71 == 7)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2032]   --->   Operation 98 'br' <Predicate = (tmp_32)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 2.58>
ST_10 : Operation 100 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5/sample.c:1988]   --->   Operation 100 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_10 : Operation 101 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [Group_5/sample.c:1987]   --->   Operation 101 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, [16 x float]* %input_array, [16 x float]* %input_array8, [16 x float]* %input_array9, [16 x float]* %input_array10, [16 x float]* %input_array11, [16 x float]* %input_array12, [16 x float]* %input_array13, [16 x float]* %input_array14, [128 x float]* @dense_13_bias_array, i64 %outrows1)" [Group_5/sample.c:1996]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 1.35>
ST_11 : Operation 103 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([16 x float]* @dense_13_output_arra_7, [16 x float]* @dense_13_output_arra_6, [16 x float]* @dense_13_output_arra_5, [16 x float]* @dense_13_output_arra_4, [16 x float]* @dense_13_output_arra_3, [16 x float]* @dense_13_output_arra_2, [16 x float]* @dense_13_output_arra_1, [16 x float]* @dense_13_output_arra, [16 x float]* %input_array, [16 x float]* %input_array8, [16 x float]* %input_array9, [16 x float]* %input_array10, [16 x float]* %input_array11, [16 x float]* %input_array12, [16 x float]* %input_array13, [16 x float]* %input_array14, [128 x float]* @dense_13_bias_array, i64 %outrows1)" [Group_5/sample.c:1996]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_68 = shl i64 %outrows1, 7" [Group_5/sample.c:2000]   --->   Operation 104 'shl' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1998]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.35>

State 12 <SV = 3> <Delay = 2.99>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%i = phi i64 [ %i_29, %._crit_edge7 ], [ 0, %_ifconv ]"   --->   Operation 106 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %tmp_68" [Group_5/sample.c:2000]   --->   Operation 107 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (2.99ns)   --->   "%i_29 = add i64 %i, 1" [Group_5/sample.c:2000]   --->   Operation 108 'add' 'i_29' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit8, label %1" [Group_5/sample.c:2000]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %i to i3" [Group_5/sample.c:2000]   --->   Operation 110 'trunc' 'tmp_69' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%newIndex2 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %i, i32 3, i32 8)" [Group_5/sample.c:2000]   --->   Operation 111 'partselect' 'newIndex2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i6 %newIndex2 to i64" [Group_5/sample.c:2000]   --->   Operation 112 'zext' 'newIndex2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%dense_13_output_arra_8 = getelementptr [16 x float]* @dense_13_output_arra_7, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 113 'getelementptr' 'dense_13_output_arra_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%dense_13_output_arra_9 = getelementptr [16 x float]* @dense_13_output_arra_6, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 114 'getelementptr' 'dense_13_output_arra_9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%dense_13_output_arra_10 = getelementptr [16 x float]* @dense_13_output_arra_5, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 115 'getelementptr' 'dense_13_output_arra_10' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%dense_13_output_arra_11 = getelementptr [16 x float]* @dense_13_output_arra_4, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 116 'getelementptr' 'dense_13_output_arra_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%dense_13_output_arra_12 = getelementptr [16 x float]* @dense_13_output_arra_3, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 117 'getelementptr' 'dense_13_output_arra_12' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%dense_13_output_arra_13 = getelementptr [16 x float]* @dense_13_output_arra_2, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 118 'getelementptr' 'dense_13_output_arra_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%dense_13_output_arra_14 = getelementptr [16 x float]* @dense_13_output_arra_1, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 119 'getelementptr' 'dense_13_output_arra_14' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%dense_13_output_arra_15 = getelementptr [16 x float]* @dense_13_output_arra, i64 0, i64 %newIndex2_cast" [Group_5/sample.c:2001]   --->   Operation 120 'getelementptr' 'dense_13_output_arra_15' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (1.75ns)   --->   "%dense_13_output_arra_16 = load float* %dense_13_output_arra_8, align 4" [Group_5/sample.c:2001]   --->   Operation 121 'load' 'dense_13_output_arra_16' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 122 [2/2] (1.75ns)   --->   "%dense_13_output_arra_17 = load float* %dense_13_output_arra_9, align 4" [Group_5/sample.c:2001]   --->   Operation 122 'load' 'dense_13_output_arra_17' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 123 [2/2] (1.75ns)   --->   "%dense_13_output_arra_18 = load float* %dense_13_output_arra_10, align 4" [Group_5/sample.c:2001]   --->   Operation 123 'load' 'dense_13_output_arra_18' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 124 [2/2] (1.75ns)   --->   "%dense_13_output_arra_19 = load float* %dense_13_output_arra_11, align 4" [Group_5/sample.c:2001]   --->   Operation 124 'load' 'dense_13_output_arra_19' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 125 [2/2] (1.75ns)   --->   "%dense_13_output_arra_20 = load float* %dense_13_output_arra_12, align 4" [Group_5/sample.c:2001]   --->   Operation 125 'load' 'dense_13_output_arra_20' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 126 [2/2] (1.75ns)   --->   "%dense_13_output_arra_21 = load float* %dense_13_output_arra_13, align 4" [Group_5/sample.c:2001]   --->   Operation 126 'load' 'dense_13_output_arra_21' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 127 [2/2] (1.75ns)   --->   "%dense_13_output_arra_22 = load float* %dense_13_output_arra_14, align 4" [Group_5/sample.c:2001]   --->   Operation 127 'load' 'dense_13_output_arra_22' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 128 [2/2] (1.75ns)   --->   "%dense_13_output_arra_23 = load float* %dense_13_output_arra_15, align 4" [Group_5/sample.c:2001]   --->   Operation 128 'load' 'dense_13_output_arra_23' <Predicate = (!exitcond1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 129 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.58>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%arrayNo7 = zext i3 %tmp_69 to i64" [Group_5/sample.c:2000]   --->   Operation 130 'zext' 'arrayNo7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/2] (1.75ns)   --->   "%dense_13_output_arra_16 = load float* %dense_13_output_arra_8, align 4" [Group_5/sample.c:2001]   --->   Operation 131 'load' 'dense_13_output_arra_16' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 132 [1/2] (1.75ns)   --->   "%dense_13_output_arra_17 = load float* %dense_13_output_arra_9, align 4" [Group_5/sample.c:2001]   --->   Operation 132 'load' 'dense_13_output_arra_17' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 133 [1/2] (1.75ns)   --->   "%dense_13_output_arra_18 = load float* %dense_13_output_arra_10, align 4" [Group_5/sample.c:2001]   --->   Operation 133 'load' 'dense_13_output_arra_18' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 134 [1/2] (1.75ns)   --->   "%dense_13_output_arra_19 = load float* %dense_13_output_arra_11, align 4" [Group_5/sample.c:2001]   --->   Operation 134 'load' 'dense_13_output_arra_19' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 135 [1/2] (1.75ns)   --->   "%dense_13_output_arra_20 = load float* %dense_13_output_arra_12, align 4" [Group_5/sample.c:2001]   --->   Operation 135 'load' 'dense_13_output_arra_20' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 136 [1/2] (1.75ns)   --->   "%dense_13_output_arra_21 = load float* %dense_13_output_arra_13, align 4" [Group_5/sample.c:2001]   --->   Operation 136 'load' 'dense_13_output_arra_21' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 137 [1/2] (1.75ns)   --->   "%dense_13_output_arra_22 = load float* %dense_13_output_arra_14, align 4" [Group_5/sample.c:2001]   --->   Operation 137 'load' 'dense_13_output_arra_22' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 138 [1/2] (1.75ns)   --->   "%dense_13_output_arra_23 = load float* %dense_13_output_arra_15, align 4" [Group_5/sample.c:2001]   --->   Operation 138 'load' 'dense_13_output_arra_23' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 139 [1/1] (1.83ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i64(float %dense_13_output_arra_16, float %dense_13_output_arra_17, float %dense_13_output_arra_18, float %dense_13_output_arra_19, float %dense_13_output_arra_20, float %dense_13_output_arra_21, float %dense_13_output_arra_22, float %dense_13_output_arra_23, i64 %arrayNo7)" [Group_5/sample.c:2001]   --->   Operation 139 'mux' 'tmp_s' <Predicate = true> <Delay = 1.83> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.83> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 4.24>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%p_to_int = bitcast float %tmp_s to i32" [Group_5/sample.c:2001]   --->   Operation 140 'bitcast' 'p_to_int' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_to_int, i32 23, i32 30)" [Group_5/sample.c:2001]   --->   Operation 141 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i32 %p_to_int to i23" [Group_5/sample.c:2001]   --->   Operation 142 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (1.24ns)   --->   "%notlhs4 = icmp ne i8 %tmp_24, -1" [Group_5/sample.c:2001]   --->   Operation 143 'icmp' 'notlhs4' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (2.03ns)   --->   "%notrhs5 = icmp eq i23 %tmp_70, 0" [Group_5/sample.c:2001]   --->   Operation 144 'icmp' 'notrhs5' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (4.24ns)   --->   "%tmp_26 = fcmp ole float %tmp_s, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 145 'fcmp' 'tmp_26' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 4.24>
ST_15 : Operation 146 [1/2] (4.24ns)   --->   "%tmp_26 = fcmp ole float %tmp_s, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 146 'fcmp' 'tmp_26' <Predicate = true> <Delay = 4.24> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 1> <II = 1> <Delay = 4.24> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 1.75>
ST_16 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_27)   --->   "%tmp_25 = or i1 %notrhs5, %notlhs4" [Group_5/sample.c:2001]   --->   Operation 147 'or' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_27 = and i1 %tmp_25, %tmp_26" [Group_5/sample.c:2001]   --->   Operation 148 'and' 'tmp_27' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %2, label %._crit_edge7" [Group_5/sample.c:2001]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (1.21ns)   --->   "switch i3 %tmp_69, label %branch31 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
    i3 -3, label %branch29
    i3 -2, label %branch30
  ]" [Group_5/sample.c:2002]   --->   Operation 150 'switch' <Predicate = (tmp_27)> <Delay = 1.21>
ST_16 : Operation 151 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_14, align 4" [Group_5/sample.c:2002]   --->   Operation 151 'store' <Predicate = (tmp_27 & tmp_69 == 6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 152 'br' <Predicate = (tmp_27 & tmp_69 == 6)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_13, align 4" [Group_5/sample.c:2002]   --->   Operation 153 'store' <Predicate = (tmp_27 & tmp_69 == 5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 154 'br' <Predicate = (tmp_27 & tmp_69 == 5)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_12, align 4" [Group_5/sample.c:2002]   --->   Operation 155 'store' <Predicate = (tmp_27 & tmp_69 == 4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 156 'br' <Predicate = (tmp_27 & tmp_69 == 4)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_11, align 4" [Group_5/sample.c:2002]   --->   Operation 157 'store' <Predicate = (tmp_27 & tmp_69 == 3)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 158 'br' <Predicate = (tmp_27 & tmp_69 == 3)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_10, align 4" [Group_5/sample.c:2002]   --->   Operation 159 'store' <Predicate = (tmp_27 & tmp_69 == 2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 160 'br' <Predicate = (tmp_27 & tmp_69 == 2)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_9, align 4" [Group_5/sample.c:2002]   --->   Operation 161 'store' <Predicate = (tmp_27 & tmp_69 == 1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 162 'br' <Predicate = (tmp_27 & tmp_69 == 1)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_8, align 4" [Group_5/sample.c:2002]   --->   Operation 163 'store' <Predicate = (tmp_27 & tmp_69 == 0)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 164 'br' <Predicate = (tmp_27 & tmp_69 == 0)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (1.75ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_15, align 4" [Group_5/sample.c:2002]   --->   Operation 165 'store' <Predicate = (tmp_27 & tmp_69 == 7)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %3" [Group_5/sample.c:2002]   --->   Operation 166 'br' <Predicate = (tmp_27 & tmp_69 == 7)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2003]   --->   Operation 167 'br' <Predicate = (tmp_27)> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2000]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_array14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_13_kernel_arra_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_13_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_dim_read         (read         ) [ 001000000000000000]
input_numel_read_1      (read         ) [ 001000000000000000]
input_dim_read          (read         ) [ 001000000000000000]
output_numel_read_1     (read         ) [ 001111111111111111]
input_shape_addr        (getelementptr) [ 000000000010000000]
tmp                     (icmp         ) [ 011111111111111111]
StgValue_24             (br           ) [ 000000000000000000]
tmp_14                  (add          ) [ 001000000000000000]
dense_13_kernel_nume_1  (load         ) [ 001000000000000000]
tmp_67                  (partselect   ) [ 000000000000000000]
icmp                    (icmp         ) [ 000000000010000000]
StgValue_31             (call         ) [ 000000000000000000]
dense_13_bias_numel_s   (load         ) [ 000010000000000000]
StgValue_34             (call         ) [ 000000000000000000]
StgValue_35             (br           ) [ 000011111100000000]
i_2                     (phi          ) [ 000001000000000000]
exitcond4               (icmp         ) [ 000001111100000000]
i_28                    (add          ) [ 000011111100000000]
StgValue_39             (br           ) [ 000000000000000000]
tmp_71                  (trunc        ) [ 000000111100000000]
newIndex                (partselect   ) [ 000000000000000000]
newIndex_cast           (zext         ) [ 000000000000000000]
dense_13_output_arra_24 (getelementptr) [ 000000111100000000]
dense_13_output_arra_25 (getelementptr) [ 000000111100000000]
dense_13_output_arra_26 (getelementptr) [ 000000111100000000]
dense_13_output_arra_27 (getelementptr) [ 000000111100000000]
dense_13_output_arra_28 (getelementptr) [ 000000111100000000]
dense_13_output_arra_29 (getelementptr) [ 000000111100000000]
dense_13_output_arra_30 (getelementptr) [ 000000111100000000]
dense_13_output_arra_31 (getelementptr) [ 000000111100000000]
StgValue_59             (br           ) [ 000000000000000000]
StgValue_60             (ret          ) [ 000000000000000000]
arrayNo                 (zext         ) [ 000000000000000000]
dense_13_output_arra_32 (load         ) [ 000000000000000000]
dense_13_output_arra_33 (load         ) [ 000000000000000000]
dense_13_output_arra_34 (load         ) [ 000000000000000000]
dense_13_output_arra_35 (load         ) [ 000000000000000000]
dense_13_output_arra_36 (load         ) [ 000000000000000000]
dense_13_output_arra_37 (load         ) [ 000000000000000000]
dense_13_output_arra_38 (load         ) [ 000000000000000000]
dense_13_output_arra_39 (load         ) [ 000000000000000000]
tmp_28                  (mux          ) [ 000000011000000000]
p_to_int2               (bitcast      ) [ 000000000000000000]
tmp_29                  (partselect   ) [ 000000000000000000]
tmp_72                  (trunc        ) [ 000000000000000000]
notlhs                  (icmp         ) [ 000000001100000000]
notrhs                  (icmp         ) [ 000000001100000000]
tmp_31                  (fcmp         ) [ 000000000100000000]
tmp_30                  (or           ) [ 000000000000000000]
tmp_32                  (and          ) [ 000001111100000000]
StgValue_80             (br           ) [ 000000000000000000]
StgValue_81             (switch       ) [ 000000000000000000]
StgValue_82             (store        ) [ 000000000000000000]
StgValue_83             (br           ) [ 000000000000000000]
StgValue_84             (store        ) [ 000000000000000000]
StgValue_85             (br           ) [ 000000000000000000]
StgValue_86             (store        ) [ 000000000000000000]
StgValue_87             (br           ) [ 000000000000000000]
StgValue_88             (store        ) [ 000000000000000000]
StgValue_89             (br           ) [ 000000000000000000]
StgValue_90             (store        ) [ 000000000000000000]
StgValue_91             (br           ) [ 000000000000000000]
StgValue_92             (store        ) [ 000000000000000000]
StgValue_93             (br           ) [ 000000000000000000]
StgValue_94             (store        ) [ 000000000000000000]
StgValue_95             (br           ) [ 000000000000000000]
StgValue_96             (store        ) [ 000000000000000000]
StgValue_97             (br           ) [ 000000000000000000]
StgValue_98             (br           ) [ 000000000000000000]
StgValue_99             (br           ) [ 000011111100000000]
outrows                 (load         ) [ 000000000000000000]
outrows1                (select       ) [ 000000000001000000]
StgValue_103            (call         ) [ 000000000000000000]
tmp_68                  (shl          ) [ 000000000000111111]
StgValue_105            (br           ) [ 000000000001111111]
i                       (phi          ) [ 000000000000100000]
exitcond1               (icmp         ) [ 000000000000111111]
i_29                    (add          ) [ 000000000001111111]
StgValue_109            (br           ) [ 000000000000000000]
tmp_69                  (trunc        ) [ 000000000000011110]
newIndex2               (partselect   ) [ 000000000000000000]
newIndex2_cast          (zext         ) [ 000000000000000000]
dense_13_output_arra_8  (getelementptr) [ 000000000000011110]
dense_13_output_arra_9  (getelementptr) [ 000000000000011110]
dense_13_output_arra_10 (getelementptr) [ 000000000000011110]
dense_13_output_arra_11 (getelementptr) [ 000000000000011110]
dense_13_output_arra_12 (getelementptr) [ 000000000000011110]
dense_13_output_arra_13 (getelementptr) [ 000000000000011110]
dense_13_output_arra_14 (getelementptr) [ 000000000000011110]
dense_13_output_arra_15 (getelementptr) [ 000000000000011110]
StgValue_129            (br           ) [ 000000000000000000]
arrayNo7                (zext         ) [ 000000000000000000]
dense_13_output_arra_16 (load         ) [ 000000000000000000]
dense_13_output_arra_17 (load         ) [ 000000000000000000]
dense_13_output_arra_18 (load         ) [ 000000000000000000]
dense_13_output_arra_19 (load         ) [ 000000000000000000]
dense_13_output_arra_20 (load         ) [ 000000000000000000]
dense_13_output_arra_21 (load         ) [ 000000000000000000]
dense_13_output_arra_22 (load         ) [ 000000000000000000]
dense_13_output_arra_23 (load         ) [ 000000000000000000]
tmp_s                   (mux          ) [ 000000000000001100]
p_to_int                (bitcast      ) [ 000000000000000000]
tmp_24                  (partselect   ) [ 000000000000000000]
tmp_70                  (trunc        ) [ 000000000000000000]
notlhs4                 (icmp         ) [ 000000000000000110]
notrhs5                 (icmp         ) [ 000000000000000110]
tmp_26                  (fcmp         ) [ 000000000000000010]
tmp_25                  (or           ) [ 000000000000000000]
tmp_27                  (and          ) [ 000000000000111111]
StgValue_149            (br           ) [ 000000000000000000]
StgValue_150            (switch       ) [ 000000000000000000]
StgValue_151            (store        ) [ 000000000000000000]
StgValue_152            (br           ) [ 000000000000000000]
StgValue_153            (store        ) [ 000000000000000000]
StgValue_154            (br           ) [ 000000000000000000]
StgValue_155            (store        ) [ 000000000000000000]
StgValue_156            (br           ) [ 000000000000000000]
StgValue_157            (store        ) [ 000000000000000000]
StgValue_158            (br           ) [ 000000000000000000]
StgValue_159            (store        ) [ 000000000000000000]
StgValue_160            (br           ) [ 000000000000000000]
StgValue_161            (store        ) [ 000000000000000000]
StgValue_162            (br           ) [ 000000000000000000]
StgValue_163            (store        ) [ 000000000000000000]
StgValue_164            (br           ) [ 000000000000000000]
StgValue_165            (store        ) [ 000000000000000000]
StgValue_166            (br           ) [ 000000000000000000]
StgValue_167            (br           ) [ 000000000000000000]
StgValue_168            (br           ) [ 000000000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_array9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_array10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_array11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_array12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_array13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_array14">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_dim">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dim"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_numel_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_shape">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_dim">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_13_kernel_arra_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_13_kernel_arra_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_13_kernel_arra_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_13_kernel_arra_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_13_kernel_arra_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_13_kernel_arra_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_13_kernel_arra_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_13_kernel_arra">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_13_output_arra_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_13_output_arra_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_13_output_arra_5">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_13_output_arra_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_13_output_arra_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_13_output_arra_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_13_output_arra_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_13_output_arra">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_13_bias_array">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_13_kernel_nume">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_13_kernel_shap">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_13_fwork">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_13_bias_numel">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_bias_add"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8float.i64"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="kernel_dim_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_numel_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_dim_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_dim_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_numel_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_shape_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="dense_13_output_arra_24_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_24/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="dense_13_output_arra_25_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_25/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dense_13_output_arra_26_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_26/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dense_13_output_arra_27_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_27/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="dense_13_output_arra_28_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_28/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="dense_13_output_arra_29_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_29/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="dense_13_output_arra_30_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_30/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="dense_13_output_arra_31_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_31/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_32/5 StgValue_94/9 dense_13_output_arra_16/12 StgValue_163/16 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_33/5 StgValue_92/9 dense_13_output_arra_17/12 StgValue_161/16 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_34/5 StgValue_90/9 dense_13_output_arra_18/12 StgValue_159/16 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_35/5 StgValue_88/9 dense_13_output_arra_19/12 StgValue_157/16 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_36/5 StgValue_86/9 dense_13_output_arra_20/12 StgValue_155/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_37/5 StgValue_84/9 dense_13_output_arra_21/12 StgValue_153/16 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_38/5 StgValue_82/9 dense_13_output_arra_22/12 StgValue_151/16 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_39/5 StgValue_96/9 dense_13_output_arra_23/12 StgValue_165/16 "/>
</bind>
</comp>

<comp id="278" class="1004" name="dense_13_output_arra_8_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_8/12 "/>
</bind>
</comp>

<comp id="285" class="1004" name="dense_13_output_arra_9_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_9/12 "/>
</bind>
</comp>

<comp id="292" class="1004" name="dense_13_output_arra_10_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_10/12 "/>
</bind>
</comp>

<comp id="299" class="1004" name="dense_13_output_arra_11_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_11/12 "/>
</bind>
</comp>

<comp id="306" class="1004" name="dense_13_output_arra_12_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_12/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="dense_13_output_arra_13_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_13/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="dense_13_output_arra_14_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_14/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="dense_13_output_arra_15_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_15/12 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_2_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_k2c_dot_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="0" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="0" index="3" bw="32" slack="0"/>
<pin id="369" dir="0" index="4" bw="32" slack="0"/>
<pin id="370" dir="0" index="5" bw="32" slack="0"/>
<pin id="371" dir="0" index="6" bw="32" slack="0"/>
<pin id="372" dir="0" index="7" bw="32" slack="0"/>
<pin id="373" dir="0" index="8" bw="32" slack="0"/>
<pin id="374" dir="0" index="9" bw="32" slack="0"/>
<pin id="375" dir="0" index="10" bw="32" slack="0"/>
<pin id="376" dir="0" index="11" bw="32" slack="0"/>
<pin id="377" dir="0" index="12" bw="32" slack="0"/>
<pin id="378" dir="0" index="13" bw="32" slack="0"/>
<pin id="379" dir="0" index="14" bw="32" slack="0"/>
<pin id="380" dir="0" index="15" bw="32" slack="0"/>
<pin id="381" dir="0" index="16" bw="32" slack="0"/>
<pin id="382" dir="0" index="17" bw="64" slack="0"/>
<pin id="383" dir="0" index="18" bw="64" slack="0"/>
<pin id="384" dir="0" index="19" bw="64" slack="0"/>
<pin id="385" dir="0" index="20" bw="64" slack="0"/>
<pin id="386" dir="0" index="21" bw="64" slack="0"/>
<pin id="387" dir="0" index="22" bw="64" slack="0"/>
<pin id="388" dir="0" index="23" bw="64" slack="0"/>
<pin id="389" dir="0" index="24" bw="32" slack="0"/>
<pin id="390" dir="0" index="25" bw="32" slack="0"/>
<pin id="391" dir="0" index="26" bw="32" slack="0"/>
<pin id="392" dir="0" index="27" bw="32" slack="0"/>
<pin id="393" dir="0" index="28" bw="32" slack="0"/>
<pin id="394" dir="0" index="29" bw="32" slack="0"/>
<pin id="395" dir="0" index="30" bw="32" slack="0"/>
<pin id="396" dir="0" index="31" bw="32" slack="0"/>
<pin id="397" dir="0" index="32" bw="32" slack="0"/>
<pin id="398" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_k2c_affine_matmul_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="0" index="3" bw="32" slack="0"/>
<pin id="435" dir="0" index="4" bw="32" slack="0"/>
<pin id="436" dir="0" index="5" bw="32" slack="0"/>
<pin id="437" dir="0" index="6" bw="32" slack="0"/>
<pin id="438" dir="0" index="7" bw="32" slack="0"/>
<pin id="439" dir="0" index="8" bw="32" slack="0"/>
<pin id="440" dir="0" index="9" bw="32" slack="0"/>
<pin id="441" dir="0" index="10" bw="32" slack="0"/>
<pin id="442" dir="0" index="11" bw="32" slack="0"/>
<pin id="443" dir="0" index="12" bw="32" slack="0"/>
<pin id="444" dir="0" index="13" bw="32" slack="0"/>
<pin id="445" dir="0" index="14" bw="32" slack="0"/>
<pin id="446" dir="0" index="15" bw="32" slack="0"/>
<pin id="447" dir="0" index="16" bw="32" slack="0"/>
<pin id="448" dir="0" index="17" bw="32" slack="0"/>
<pin id="449" dir="0" index="18" bw="64" slack="0"/>
<pin id="450" dir="0" index="19" bw="32" slack="0"/>
<pin id="451" dir="0" index="20" bw="32" slack="0"/>
<pin id="452" dir="0" index="21" bw="32" slack="0"/>
<pin id="453" dir="0" index="22" bw="32" slack="0"/>
<pin id="454" dir="0" index="23" bw="32" slack="0"/>
<pin id="455" dir="0" index="24" bw="32" slack="0"/>
<pin id="456" dir="0" index="25" bw="32" slack="0"/>
<pin id="457" dir="0" index="26" bw="32" slack="0"/>
<pin id="458" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_102/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_k2c_bias_add_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="0" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="0" index="3" bw="32" slack="0"/>
<pin id="490" dir="0" index="4" bw="32" slack="0"/>
<pin id="491" dir="0" index="5" bw="32" slack="0"/>
<pin id="492" dir="0" index="6" bw="32" slack="0"/>
<pin id="493" dir="0" index="7" bw="32" slack="0"/>
<pin id="494" dir="0" index="8" bw="32" slack="0"/>
<pin id="495" dir="0" index="9" bw="64" slack="2"/>
<pin id="496" dir="0" index="10" bw="64" slack="0"/>
<pin id="497" dir="0" index="11" bw="32" slack="0"/>
<pin id="498" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_31/7 tmp_26/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_14_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="64" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="dense_13_kernel_nume_1_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_kernel_nume_1/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_67_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="63" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="0" index="3" bw="7" slack="0"/>
<pin id="537" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="63" slack="0"/>
<pin id="544" dir="0" index="1" bw="63" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="dense_13_bias_numel_s_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_bias_numel_s/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="exitcond4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="4"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="i_28_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_71_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="newIndex_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="0" index="2" bw="3" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="newIndex_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="6" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex_cast/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="arrayNo_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="3" slack="1"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_28_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="0" index="3" bw="32" slack="0"/>
<pin id="598" dir="0" index="4" bw="32" slack="0"/>
<pin id="599" dir="0" index="5" bw="32" slack="0"/>
<pin id="600" dir="0" index="6" bw="32" slack="0"/>
<pin id="601" dir="0" index="7" bw="32" slack="0"/>
<pin id="602" dir="0" index="8" bw="32" slack="0"/>
<pin id="603" dir="0" index="9" bw="3" slack="0"/>
<pin id="604" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_to_int2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_to_int2/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_29_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_72_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="notlhs_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="notrhs_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="23" slack="0"/>
<pin id="640" dir="0" index="1" bw="23" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_30_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="2"/>
<pin id="646" dir="0" index="1" bw="1" slack="2"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_30/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_32_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="outrows1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="0" index="2" bw="64" slack="0"/>
<pin id="657" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_68_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="1"/>
<pin id="663" dir="0" index="1" bw="4" slack="0"/>
<pin id="664" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_68/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="exitcond1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="0"/>
<pin id="668" dir="0" index="1" bw="64" slack="1"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/12 "/>
</bind>
</comp>

<comp id="671" class="1004" name="i_29_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="64" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/12 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_69_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/12 "/>
</bind>
</comp>

<comp id="681" class="1004" name="newIndex2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="0" index="2" bw="3" slack="0"/>
<pin id="685" dir="0" index="3" bw="5" slack="0"/>
<pin id="686" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="newIndex2/12 "/>
</bind>
</comp>

<comp id="691" class="1004" name="newIndex2_cast_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2_cast/12 "/>
</bind>
</comp>

<comp id="703" class="1004" name="arrayNo7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="1"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo7/13 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_s_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="32" slack="0"/>
<pin id="710" dir="0" index="3" bw="32" slack="0"/>
<pin id="711" dir="0" index="4" bw="32" slack="0"/>
<pin id="712" dir="0" index="5" bw="32" slack="0"/>
<pin id="713" dir="0" index="6" bw="32" slack="0"/>
<pin id="714" dir="0" index="7" bw="32" slack="0"/>
<pin id="715" dir="0" index="8" bw="32" slack="0"/>
<pin id="716" dir="0" index="9" bw="3" slack="0"/>
<pin id="717" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_to_int_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_to_int/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_24_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="0" index="3" bw="6" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_70_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="notlhs4_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="notrhs5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="23" slack="0"/>
<pin id="753" dir="0" index="1" bw="23" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_25_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="2"/>
<pin id="759" dir="0" index="1" bw="1" slack="2"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_25/16 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_27_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="1"/>
<pin id="764" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_27/16 "/>
</bind>
</comp>

<comp id="766" class="1005" name="kernel_dim_read_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="64" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="input_numel_read_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="input_dim_read_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_dim_read "/>
</bind>
</comp>

<comp id="781" class="1005" name="output_numel_read_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="2"/>
<pin id="783" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="787" class="1005" name="input_shape_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="1"/>
<pin id="789" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="4"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="796" class="1005" name="tmp_14_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="801" class="1005" name="dense_13_kernel_nume_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="1"/>
<pin id="803" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_kernel_nume_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="icmp_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="811" class="1005" name="dense_13_bias_numel_s_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="1"/>
<pin id="813" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_bias_numel_s "/>
</bind>
</comp>

<comp id="819" class="1005" name="i_28_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_71_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="3" slack="1"/>
<pin id="826" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="829" class="1005" name="dense_13_output_arra_24_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="4" slack="1"/>
<pin id="831" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_24 "/>
</bind>
</comp>

<comp id="834" class="1005" name="dense_13_output_arra_25_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="1"/>
<pin id="836" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_25 "/>
</bind>
</comp>

<comp id="839" class="1005" name="dense_13_output_arra_26_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="1"/>
<pin id="841" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_26 "/>
</bind>
</comp>

<comp id="844" class="1005" name="dense_13_output_arra_27_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="1"/>
<pin id="846" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_27 "/>
</bind>
</comp>

<comp id="849" class="1005" name="dense_13_output_arra_28_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="1"/>
<pin id="851" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_28 "/>
</bind>
</comp>

<comp id="854" class="1005" name="dense_13_output_arra_29_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="1"/>
<pin id="856" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_29 "/>
</bind>
</comp>

<comp id="859" class="1005" name="dense_13_output_arra_30_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="1"/>
<pin id="861" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_30 "/>
</bind>
</comp>

<comp id="864" class="1005" name="dense_13_output_arra_31_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="4" slack="1"/>
<pin id="866" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_31 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_28_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="875" class="1005" name="notlhs_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="2"/>
<pin id="877" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="880" class="1005" name="notrhs_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="2"/>
<pin id="882" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_31_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="893" class="1005" name="outrows1_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="64" slack="1"/>
<pin id="895" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="899" class="1005" name="tmp_68_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="907" class="1005" name="i_29_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_69_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="1"/>
<pin id="914" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="917" class="1005" name="dense_13_output_arra_8_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="4" slack="1"/>
<pin id="919" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_8 "/>
</bind>
</comp>

<comp id="922" class="1005" name="dense_13_output_arra_9_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="1"/>
<pin id="924" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_9 "/>
</bind>
</comp>

<comp id="927" class="1005" name="dense_13_output_arra_10_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="4" slack="1"/>
<pin id="929" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_10 "/>
</bind>
</comp>

<comp id="932" class="1005" name="dense_13_output_arra_11_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="4" slack="1"/>
<pin id="934" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_11 "/>
</bind>
</comp>

<comp id="937" class="1005" name="dense_13_output_arra_12_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="1"/>
<pin id="939" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_12 "/>
</bind>
</comp>

<comp id="942" class="1005" name="dense_13_output_arra_13_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="4" slack="1"/>
<pin id="944" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_13 "/>
</bind>
</comp>

<comp id="947" class="1005" name="dense_13_output_arra_14_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="4" slack="1"/>
<pin id="949" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_14 "/>
</bind>
</comp>

<comp id="952" class="1005" name="dense_13_output_arra_15_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="1"/>
<pin id="954" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_15 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_s_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="1"/>
<pin id="959" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="963" class="1005" name="notlhs4_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="2"/>
<pin id="965" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs4 "/>
</bind>
</comp>

<comp id="968" class="1005" name="notrhs5_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="2"/>
<pin id="970" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs5 "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_26_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="1"/>
<pin id="975" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="978" class="1005" name="tmp_27_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="68" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="70" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="70" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="70" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="70" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="54" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="166" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="173" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="180" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="187" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="194" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="201" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="208" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="215" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="272"><net_src comp="108" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="273"><net_src comp="108" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="274"><net_src comp="108" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="275"><net_src comp="108" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="276"><net_src comp="108" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="277"><net_src comp="108" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="278" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="335"><net_src comp="285" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="336"><net_src comp="292" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="337"><net_src comp="299" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="338"><net_src comp="306" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="339"><net_src comp="313" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="340"><net_src comp="320" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="341"><net_src comp="327" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="399"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="402"><net_src comp="46" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="403"><net_src comp="48" pin="0"/><net_sink comp="364" pin=4"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="364" pin=5"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="364" pin=6"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="364" pin=7"/></net>

<net id="407"><net_src comp="56" pin="0"/><net_sink comp="364" pin=8"/></net>

<net id="408"><net_src comp="2" pin="0"/><net_sink comp="364" pin=9"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="364" pin=10"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="364" pin=11"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="364" pin=12"/></net>

<net id="412"><net_src comp="10" pin="0"/><net_sink comp="364" pin=13"/></net>

<net id="413"><net_src comp="12" pin="0"/><net_sink comp="364" pin=14"/></net>

<net id="414"><net_src comp="14" pin="0"/><net_sink comp="364" pin=15"/></net>

<net id="415"><net_src comp="16" pin="0"/><net_sink comp="364" pin=16"/></net>

<net id="416"><net_src comp="140" pin="2"/><net_sink comp="364" pin=17"/></net>

<net id="417"><net_src comp="134" pin="2"/><net_sink comp="364" pin=18"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="364" pin=19"/></net>

<net id="419"><net_src comp="128" pin="2"/><net_sink comp="364" pin=20"/></net>

<net id="420"><net_src comp="62" pin="0"/><net_sink comp="364" pin=23"/></net>

<net id="421"><net_src comp="64" pin="0"/><net_sink comp="364" pin=24"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="364" pin=25"/></net>

<net id="423"><net_src comp="26" pin="0"/><net_sink comp="364" pin=26"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="364" pin=27"/></net>

<net id="425"><net_src comp="30" pin="0"/><net_sink comp="364" pin=28"/></net>

<net id="426"><net_src comp="32" pin="0"/><net_sink comp="364" pin=29"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="364" pin=30"/></net>

<net id="428"><net_src comp="36" pin="0"/><net_sink comp="364" pin=31"/></net>

<net id="429"><net_src comp="38" pin="0"/><net_sink comp="364" pin=32"/></net>

<net id="459"><net_src comp="124" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="430" pin=4"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="430" pin=5"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="430" pin=6"/></net>

<net id="466"><net_src comp="54" pin="0"/><net_sink comp="430" pin=7"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="430" pin=8"/></net>

<net id="468"><net_src comp="2" pin="0"/><net_sink comp="430" pin=9"/></net>

<net id="469"><net_src comp="4" pin="0"/><net_sink comp="430" pin=10"/></net>

<net id="470"><net_src comp="6" pin="0"/><net_sink comp="430" pin=11"/></net>

<net id="471"><net_src comp="8" pin="0"/><net_sink comp="430" pin=12"/></net>

<net id="472"><net_src comp="10" pin="0"/><net_sink comp="430" pin=13"/></net>

<net id="473"><net_src comp="12" pin="0"/><net_sink comp="430" pin=14"/></net>

<net id="474"><net_src comp="14" pin="0"/><net_sink comp="430" pin=15"/></net>

<net id="475"><net_src comp="16" pin="0"/><net_sink comp="430" pin=16"/></net>

<net id="476"><net_src comp="58" pin="0"/><net_sink comp="430" pin=17"/></net>

<net id="477"><net_src comp="26" pin="0"/><net_sink comp="430" pin=19"/></net>

<net id="478"><net_src comp="28" pin="0"/><net_sink comp="430" pin=20"/></net>

<net id="479"><net_src comp="30" pin="0"/><net_sink comp="430" pin=21"/></net>

<net id="480"><net_src comp="32" pin="0"/><net_sink comp="430" pin=22"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="430" pin=23"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="430" pin=24"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="430" pin=25"/></net>

<net id="484"><net_src comp="40" pin="0"/><net_sink comp="430" pin=26"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="500"><net_src comp="42" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="502"><net_src comp="46" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="503"><net_src comp="48" pin="0"/><net_sink comp="485" pin=4"/></net>

<net id="504"><net_src comp="50" pin="0"/><net_sink comp="485" pin=5"/></net>

<net id="505"><net_src comp="52" pin="0"/><net_sink comp="485" pin=6"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="485" pin=7"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="485" pin=8"/></net>

<net id="508"><net_src comp="58" pin="0"/><net_sink comp="485" pin=11"/></net>

<net id="513"><net_src comp="108" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="140" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="140" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="520" pin="2"/><net_sink comp="364" pin=22"/></net>

<net id="530"><net_src comp="60" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="364" pin=21"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="140" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="80" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="546"><net_src comp="532" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="84" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="66" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="485" pin=10"/></net>

<net id="557"><net_src comp="346" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="346" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="346" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="90" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="346" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="92" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="94" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="605"><net_src comp="96" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="606"><net_src comp="222" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="607"><net_src comp="228" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="608"><net_src comp="234" pin="3"/><net_sink comp="593" pin=3"/></net>

<net id="609"><net_src comp="240" pin="3"/><net_sink comp="593" pin=4"/></net>

<net id="610"><net_src comp="246" pin="3"/><net_sink comp="593" pin=5"/></net>

<net id="611"><net_src comp="252" pin="3"/><net_sink comp="593" pin=6"/></net>

<net id="612"><net_src comp="258" pin="3"/><net_sink comp="593" pin=7"/></net>

<net id="613"><net_src comp="264" pin="3"/><net_sink comp="593" pin=8"/></net>

<net id="614"><net_src comp="590" pin="1"/><net_sink comp="593" pin=9"/></net>

<net id="624"><net_src comp="98" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="100" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="102" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="615" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="618" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="104" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="628" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="106" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="658"><net_src comp="160" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="660"><net_src comp="653" pin="3"/><net_sink comp="430" pin=18"/></net>

<net id="665"><net_src comp="126" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="357" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="357" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="357" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="687"><net_src comp="90" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="357" pin="4"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="92" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="94" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="681" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="700"><net_src comp="691" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="701"><net_src comp="691" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="702"><net_src comp="691" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="718"><net_src comp="96" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="719"><net_src comp="222" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="720"><net_src comp="228" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="721"><net_src comp="234" pin="3"/><net_sink comp="706" pin=3"/></net>

<net id="722"><net_src comp="240" pin="3"/><net_sink comp="706" pin=4"/></net>

<net id="723"><net_src comp="246" pin="3"/><net_sink comp="706" pin=5"/></net>

<net id="724"><net_src comp="252" pin="3"/><net_sink comp="706" pin=6"/></net>

<net id="725"><net_src comp="258" pin="3"/><net_sink comp="706" pin=7"/></net>

<net id="726"><net_src comp="264" pin="3"/><net_sink comp="706" pin=8"/></net>

<net id="727"><net_src comp="703" pin="1"/><net_sink comp="706" pin=9"/></net>

<net id="737"><net_src comp="98" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="100" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="102" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="744"><net_src comp="728" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="731" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="104" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="741" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="106" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="128" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="364" pin=20"/></net>

<net id="774"><net_src comp="134" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="364" pin=18"/></net>

<net id="779"><net_src comp="140" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="364" pin=17"/></net>

<net id="784"><net_src comp="146" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="485" pin=9"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="790"><net_src comp="152" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="795"><net_src comp="514" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="520" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="364" pin=22"/></net>

<net id="804"><net_src comp="527" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="364" pin=21"/></net>

<net id="809"><net_src comp="542" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="814"><net_src comp="548" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="485" pin=10"/></net>

<net id="822"><net_src comp="558" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="827"><net_src comp="564" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="832"><net_src comp="166" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="837"><net_src comp="173" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="842"><net_src comp="180" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="847"><net_src comp="187" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="852"><net_src comp="194" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="857"><net_src comp="201" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="862"><net_src comp="208" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="867"><net_src comp="215" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="872"><net_src comp="593" pin="10"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="878"><net_src comp="632" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="883"><net_src comp="638" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="888"><net_src comp="509" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="896"><net_src comp="653" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="430" pin=18"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="902"><net_src comp="661" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="910"><net_src comp="671" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="915"><net_src comp="677" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="920"><net_src comp="278" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="925"><net_src comp="285" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="930"><net_src comp="292" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="935"><net_src comp="299" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="940"><net_src comp="306" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="945"><net_src comp="313" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="950"><net_src comp="320" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="955"><net_src comp="327" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="960"><net_src comp="706" pin="10"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="966"><net_src comp="745" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="971"><net_src comp="751" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="976"><net_src comp="509" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="981"><net_src comp="761" pin="2"/><net_sink comp="978" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_array | {}
	Port: input_array8 | {}
	Port: input_array9 | {}
	Port: input_array10 | {}
	Port: input_array11 | {}
	Port: input_array12 | {}
	Port: input_array13 | {}
	Port: input_array14 | {}
	Port: input_shape | {}
	Port: dense_13_kernel_arra_7 | {}
	Port: dense_13_kernel_arra_6 | {}
	Port: dense_13_kernel_arra_5 | {}
	Port: dense_13_kernel_arra_4 | {}
	Port: dense_13_kernel_arra_3 | {}
	Port: dense_13_kernel_arra_2 | {}
	Port: dense_13_kernel_arra_1 | {}
	Port: dense_13_kernel_arra | {}
	Port: dense_13_output_arra_7 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra_6 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra_5 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra_4 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra_3 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra_2 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra_1 | {1 2 3 4 9 10 11 16 }
	Port: dense_13_output_arra | {1 2 3 4 9 10 11 16 }
	Port: dense_13_bias_array | {}
	Port: dense_13_kernel_nume | {}
	Port: dense_13_kernel_shap | {}
	Port: dense_13_fwork | {1 2 }
	Port: dense_13_bias_numel | {}
 - Input state : 
	Port: k2c_dense.3 : output_numel_read | {1 }
	Port: k2c_dense.3 : input_array | {1 2 10 11 }
	Port: k2c_dense.3 : input_array8 | {1 2 10 11 }
	Port: k2c_dense.3 : input_array9 | {1 2 10 11 }
	Port: k2c_dense.3 : input_array10 | {1 2 10 11 }
	Port: k2c_dense.3 : input_array11 | {1 2 10 11 }
	Port: k2c_dense.3 : input_array12 | {1 2 10 11 }
	Port: k2c_dense.3 : input_array13 | {1 2 10 11 }
	Port: k2c_dense.3 : input_array14 | {1 2 10 11 }
	Port: k2c_dense.3 : input_dim | {1 }
	Port: k2c_dense.3 : input_numel_read | {1 }
	Port: k2c_dense.3 : input_shape | {1 2 10 }
	Port: k2c_dense.3 : kernel_dim | {1 }
	Port: k2c_dense.3 : dense_13_kernel_arra_7 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra_6 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra_5 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra_4 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra_3 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra_2 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra_1 | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_arra | {1 2 10 11 }
	Port: k2c_dense.3 : dense_13_output_arra_7 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra_6 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra_5 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra_4 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra_3 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra_2 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra_1 | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_output_arra | {1 2 3 4 5 6 12 13 }
	Port: k2c_dense.3 : dense_13_bias_array | {3 4 10 11 }
	Port: k2c_dense.3 : dense_13_kernel_nume | {1 }
	Port: k2c_dense.3 : dense_13_kernel_shap | {1 2 }
	Port: k2c_dense.3 : dense_13_fwork | {1 2 }
	Port: k2c_dense.3 : dense_13_bias_numel | {3 }
  - Chain level:
	State 1
		StgValue_24 : 1
		StgValue_27 : 1
		icmp : 1
		outrows : 1
	State 2
	State 3
		StgValue_33 : 1
	State 4
	State 5
		exitcond4 : 1
		i_28 : 1
		StgValue_39 : 2
		tmp_71 : 1
		newIndex : 1
		newIndex_cast : 2
		dense_13_output_arra_24 : 3
		dense_13_output_arra_25 : 3
		dense_13_output_arra_26 : 3
		dense_13_output_arra_27 : 3
		dense_13_output_arra_28 : 3
		dense_13_output_arra_29 : 3
		dense_13_output_arra_30 : 3
		dense_13_output_arra_31 : 3
		dense_13_output_arra_32 : 4
		dense_13_output_arra_33 : 4
		dense_13_output_arra_34 : 4
		dense_13_output_arra_35 : 4
		dense_13_output_arra_36 : 4
		dense_13_output_arra_37 : 4
		dense_13_output_arra_38 : 4
		dense_13_output_arra_39 : 4
	State 6
		tmp_28 : 1
	State 7
		tmp_29 : 1
		tmp_72 : 1
		notlhs : 2
		notrhs : 2
	State 8
	State 9
	State 10
		outrows1 : 1
		StgValue_102 : 2
	State 11
	State 12
		exitcond1 : 1
		i_29 : 1
		StgValue_109 : 2
		tmp_69 : 1
		newIndex2 : 1
		newIndex2_cast : 2
		dense_13_output_arra_8 : 3
		dense_13_output_arra_9 : 3
		dense_13_output_arra_10 : 3
		dense_13_output_arra_11 : 3
		dense_13_output_arra_12 : 3
		dense_13_output_arra_13 : 3
		dense_13_output_arra_14 : 3
		dense_13_output_arra_15 : 3
		dense_13_output_arra_16 : 4
		dense_13_output_arra_17 : 4
		dense_13_output_arra_18 : 4
		dense_13_output_arra_19 : 4
		dense_13_output_arra_20 : 4
		dense_13_output_arra_21 : 4
		dense_13_output_arra_22 : 4
		dense_13_output_arra_23 : 4
	State 13
		tmp_s : 1
	State 14
		tmp_24 : 1
		tmp_70 : 1
		notlhs4 : 2
		notrhs5 : 2
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        grp_k2c_dot_fu_364       |    4    |    87   | 107.614 |  13989  |   7549  |
|   call   |   grp_k2c_affine_matmul_fu_430  |    0    |    3    | 76.8843 |   7613  |   7176  |
|          |     grp_k2c_bias_add_fu_485     |    0    |    2    |   13.5  |   849   |   595   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_14_fu_520          |    0    |    0    |    0    |    0    |    71   |
|    add   |           i_28_fu_558           |    0    |    0    |    0    |    0    |    71   |
|          |           i_29_fu_671           |    0    |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_514           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_542           |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond4_fu_553        |    0    |    0    |    0    |    0    |    29   |
|   icmp   |          notlhs_fu_632          |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_638          |    0    |    0    |    0    |    0    |    18   |
|          |         exitcond1_fu_666        |    0    |    0    |    0    |    0    |    29   |
|          |          notlhs4_fu_745         |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs5_fu_751         |    0    |    0    |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fcmp   |            grp_fu_509           |    0    |    0    |    0    |    66   |    67   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mux   |          tmp_28_fu_593          |    0    |    0    |    0    |    0    |    41   |
|          |           tmp_s_fu_706          |    0    |    0    |    0    |    0    |    41   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_653         |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_30_fu_644          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_25_fu_757          |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    and   |          tmp_32_fu_648          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_27_fu_761          |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   kernel_dim_read_read_fu_128   |    0    |    0    |    0    |    0    |    0    |
|   read   |  input_numel_read_1_read_fu_134 |    0    |    0    |    0    |    0    |    0    |
|          |    input_dim_read_read_fu_140   |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_146 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_67_fu_532          |    0    |    0    |    0    |    0    |    0    |
|          |         newIndex_fu_568         |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_29_fu_618          |    0    |    0    |    0    |    0    |    0    |
|          |         newIndex2_fu_681        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_24_fu_731          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_71_fu_564          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_72_fu_628          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_69_fu_677          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_70_fu_741          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       newIndex_cast_fu_578      |    0    |    0    |    0    |    0    |    0    |
|   zext   |          arrayNo_fu_590         |    0    |    0    |    0    |    0    |    0    |
|          |      newIndex2_cast_fu_691      |    0    |    0    |    0    |    0    |    0    |
|          |         arrayNo7_fu_703         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |          tmp_68_fu_661          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    4    |    92   | 197.998 |  22517  |  15928  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| dense_13_bias_numel_s_reg_811 |   64   |
| dense_13_kernel_nume_1_reg_801|   64   |
|dense_13_output_arra_10_reg_927|    4   |
|dense_13_output_arra_11_reg_932|    4   |
|dense_13_output_arra_12_reg_937|    4   |
|dense_13_output_arra_13_reg_942|    4   |
|dense_13_output_arra_14_reg_947|    4   |
|dense_13_output_arra_15_reg_952|    4   |
|dense_13_output_arra_24_reg_829|    4   |
|dense_13_output_arra_25_reg_834|    4   |
|dense_13_output_arra_26_reg_839|    4   |
|dense_13_output_arra_27_reg_844|    4   |
|dense_13_output_arra_28_reg_849|    4   |
|dense_13_output_arra_29_reg_854|    4   |
|dense_13_output_arra_30_reg_859|    4   |
|dense_13_output_arra_31_reg_864|    4   |
| dense_13_output_arra_8_reg_917|    4   |
| dense_13_output_arra_9_reg_922|    4   |
|          i_28_reg_819         |   64   |
|          i_29_reg_907         |   64   |
|          i_2_reg_342          |   64   |
|           i_reg_353           |   64   |
|          icmp_reg_806         |    1   |
|     input_dim_read_reg_776    |   64   |
|   input_numel_read_1_reg_771  |   64   |
|    input_shape_addr_reg_787   |    3   |
|    kernel_dim_read_reg_766    |   64   |
|        notlhs4_reg_963        |    1   |
|         notlhs_reg_875        |    1   |
|        notrhs5_reg_968        |    1   |
|         notrhs_reg_880        |    1   |
|  output_numel_read_1_reg_781  |   64   |
|        outrows1_reg_893       |   64   |
|         tmp_14_reg_796        |   64   |
|         tmp_26_reg_973        |    1   |
|         tmp_27_reg_978        |    1   |
|         tmp_28_reg_869        |   32   |
|         tmp_31_reg_885        |    1   |
|         tmp_68_reg_899        |   64   |
|         tmp_69_reg_912        |    3   |
|         tmp_71_reg_824        |    3   |
|          tmp_reg_792          |    1   |
|         tmp_s_reg_957         |   32   |
+-------------------------------+--------+
|             Total             |   978  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_160      |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_222      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_228      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_234      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_240      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_246      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_252      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_258      |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_264      |  p0  |   4  |   4  |   16   ||    21   |
|      grp_k2c_dot_fu_364      |  p17 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_364      |  p18 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_364      |  p20 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_364      |  p21 |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_364      |  p22 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_430 |  p18 |   2  |  64  |   128  ||    9    |
|    grp_k2c_bias_add_fu_485   |  p10 |   2  |  64  |   128  ||    9    |
|          grp_fu_509          |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1094  ||  24.578 ||   249   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   92   |   197  |  22517 |  15928 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   24   |    -   |   249  |
|  Register |    -   |    -   |    -   |   978  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   92   |   222  |  23495 |  16177 |
+-----------+--------+--------+--------+--------+--------+
