#define REG_OP_MODE 0x1
#define REG_BITRATE_MSB 0x2
#define REG_BITRATE_LSB 0x3
#define REG_FDEV_MSB 0x4
#define REG_FDEV_LSB 0x5
#define REG_FCARRIER_MSB 0x6
#define REG_FCARRIER_MID 0x7
#define REG_FCARRIER_LSB 0x8
#define REG_TX_PA_CONFIG 0x9
#define REG_TX_PA_RAMP 0xA
#define REG_TX_OCP 0xB
#define REG_RX_LNA_GAIN 0xC
#define REG_RX_CFG 0xD
#define REG_RX_RSSI_CFG 0xE
#define REG_RX_RSSI_COLLISION 0xF
#define REG_RX_RSSI_THRES 0x10
#define REG_RX_RSSI_VALUE 0x11
#define REG_RX_BW 0x12
#define REG_RX_AFC_BW 0x13
#define REG_RX_OOK_PEAK 0x14
#define REG_RX_OOK_FIX 0x15
#define REG_RX_OOK_AVG 0x16
#define REG_RX_AFC_FEI 0x1A
#define REG_RX_AFC_MSB 0x1B
#define REG_RX_AFC_LSB 0x1C
#define REG_RX_FEI_MSB 0x1D
#define REG_RX_FEI_LSB 0x1e
#define REG_RX_PRAMBLE_DETECT 0x1F
#define REG_RX_TIMEOUT_1 0x20
#define REG_RX_TIMEOUT_2 0x21
#define REG_RX_TIMEOUT_3 0x22
#define REG_RX_DELAY 0x23
#define REG_OSC 0x24
#define REG_PREAMBLE_MSB 0x25
#define REG_PREAMBLE_LSB 0x26
#define REG_SYNC_CONFIG 0x27
#define REG_SYNC_VAL1 0x28
#define REG_SYNC_VAL2 0x29
#define REG_SYNC_VAL3 0x2A
#define REG_SYNC_VAL4 0x2B
#define REG_SYNC_VAL5 0x2C
#define REG_SYNC_VAL6 0x2D
#define REG_SYNC_VAL7 0x2E
#define REG_SYNC_VAL8 0x2F
#define REG_PCK_CFG1 0x30
#define REG_PCK_CFG2 0x31
#define REG_PCK_LEN 0x32
#define REG_NODE_ADDR 0x33
#define REG_BROADCAST_ADDR 0x34
#define REG_FIFO_THRES 0x35
#define REG_SEQ_CFG1 0x36
#define REG_SEQ_CFG2 0x37
#define REG_TIMER_RES 0x38
#define REG_TIMER1_COEF 0x39
#define REG_TIMER2_COEF 0x3A
#define REG_IMAGE_CAL 0x3B
#define REG_TEMP 0x3C
#define REG_LOW_BAT 0x3D
#define REG_IRQ_FLAGS1 0x3E
#define REG_IRQ_FLAGS2 0x3F
#define REG_DIO_MAP1 0x40
#define REG_DIO_MAP2 0x41
#define REG_CHIP_REVISION 0x42