#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* CapSense_1_CompCH0_ctComp */
#define CapSense_1_CompCH0_ctComp__CLK CYREG_CMP3_CLK
#define CapSense_1_CompCH0_ctComp__CMP_MASK 0x08u
#define CapSense_1_CompCH0_ctComp__CMP_NUMBER 3
#define CapSense_1_CompCH0_ctComp__CR CYREG_CMP3_CR
#define CapSense_1_CompCH0_ctComp__LUT__CR CYREG_LUT3_CR
#define CapSense_1_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_1_CompCH0_ctComp__LUT__MSK_MASK 0x08u
#define CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT 3
#define CapSense_1_CompCH0_ctComp__LUT__MX CYREG_LUT3_MX
#define CapSense_1_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_1_CompCH0_ctComp__LUT__SR_MASK 0x08u
#define CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT 3
#define CapSense_1_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_1_CompCH0_ctComp__PM_ACT_MSK 0x08u
#define CapSense_1_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_1_CompCH0_ctComp__PM_STBY_MSK 0x08u
#define CapSense_1_CompCH0_ctComp__SW0 CYREG_CMP3_SW0
#define CapSense_1_CompCH0_ctComp__SW2 CYREG_CMP3_SW2
#define CapSense_1_CompCH0_ctComp__SW3 CYREG_CMP3_SW3
#define CapSense_1_CompCH0_ctComp__SW4 CYREG_CMP3_SW4
#define CapSense_1_CompCH0_ctComp__SW6 CYREG_CMP3_SW6
#define CapSense_1_CompCH0_ctComp__TR CYREG_CMP3_TR
#define CapSense_1_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define CapSense_1_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define CapSense_1_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_1_CompCH0_ctComp__WRK_MASK 0x08u
#define CapSense_1_CompCH0_ctComp__WRK_SHIFT 3

/* ShiftReg_DelaySenseIR_bSR */
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__0__MASK 0x01u
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__0__POS 0
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB07_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB07_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__MASK 0x01u
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB07_MSK
#define ShiftReg_DelaySenseIR_bSR_AsyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ShiftReg_DelaySenseIR_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define ShiftReg_DelaySenseIR_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define ShiftReg_DelaySenseIR_bSR_StsReg__3__MASK 0x08u
#define ShiftReg_DelaySenseIR_bSR_StsReg__3__POS 3
#define ShiftReg_DelaySenseIR_bSR_StsReg__4__MASK 0x10u
#define ShiftReg_DelaySenseIR_bSR_StsReg__4__POS 4
#define ShiftReg_DelaySenseIR_bSR_StsReg__5__MASK 0x20u
#define ShiftReg_DelaySenseIR_bSR_StsReg__5__POS 5
#define ShiftReg_DelaySenseIR_bSR_StsReg__6__MASK 0x40u
#define ShiftReg_DelaySenseIR_bSR_StsReg__6__POS 6
#define ShiftReg_DelaySenseIR_bSR_StsReg__MASK 0x78u
#define ShiftReg_DelaySenseIR_bSR_StsReg__MASK_REG CYREG_B1_UDB06_MSK
#define ShiftReg_DelaySenseIR_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define ShiftReg_DelaySenseIR_bSR_StsReg__STATUS_REG CYREG_B1_UDB06_ST
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B1_UDB04_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B1_UDB04_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B1_UDB04_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B1_UDB04_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B1_UDB04_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B1_UDB04_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B1_UDB05_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B1_UDB05_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B1_UDB05_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B1_UDB05_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B1_UDB05_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B1_UDB05_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B1_UDB06_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B1_UDB06_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B1_UDB06_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B1_UDB06_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B1_UDB06_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B1_UDB06_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B1_UDB07_A0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B1_UDB07_A1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B1_UDB07_D0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B1_UDB07_D1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B1_UDB07_F0
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B1_UDB07_F1
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define ShiftReg_DelaySenseIR_bSR_sC32_BShiftRegDp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* ADC_PulseIn_Ext_CP_Clk */
#define ADC_PulseIn_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_PulseIn_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_PulseIn_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_PulseIn_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_PulseIn_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_PulseIn_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_PulseIn_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_PulseIn_Ext_CP_Clk__PM_STBY_MSK 0x02u

/* ADC_SAR_ProxIR_ADC_SAR */
#define ADC_SAR_ProxIR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_ProxIR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_ProxIR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_ProxIR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_ProxIR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_ProxIR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_ProxIR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_ProxIR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_ProxIR_ADC_SAR__CSR7 CYREG_SAR0_CSR7
#define ADC_SAR_ProxIR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ProxIR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_ProxIR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ProxIR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_ProxIR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_ProxIR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_ProxIR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_ProxIR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_ProxIR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_ProxIR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_ProxIR_ADC_SAR__TRIM__TR0 CYREG_FLSHID_MFG_CFG_SAR0_TR0
#define ADC_SAR_ProxIR_ADC_SAR__TRIM__TR1 CYREG_FLSHID_MFG_CFG_SAR0_TR1
#define ADC_SAR_ProxIR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_ProxIR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_ProxIR_theACLK */
#define ADC_SAR_ProxIR_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_ProxIR_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_ProxIR_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_ProxIR_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_ProxIR_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_ProxIR_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_ProxIR_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_ProxIR_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_ProxIR_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_ProxIR_theACLK__PM_STBY_MSK 0x02u

/* Filter_PulseInBand_DFB */
#define Filter_PulseInBand_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_PulseInBand_DFB__COHER CYREG_DFB0_COHER
#define Filter_PulseInBand_DFB__CR CYREG_DFB0_CR
#define Filter_PulseInBand_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_PulseInBand_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_PulseInBand_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_PulseInBand_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_PulseInBand_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_PulseInBand_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_PulseInBand_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_PulseInBand_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_PulseInBand_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_PulseInBand_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_PulseInBand_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_PulseInBand_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_PulseInBand_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_PulseInBand_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_PulseInBand_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_PulseInBand_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_PulseInBand_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_PulseInBand_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_PulseInBand_DFB__PM_ACT_MSK 0x10u
#define Filter_PulseInBand_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_PulseInBand_DFB__PM_STBY_MSK 0x10u
#define Filter_PulseInBand_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_PulseInBand_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_PulseInBand_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_PulseInBand_DFB__SR CYREG_DFB0_SR
#define Filter_PulseInBand_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_PulseInBand_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_PulseInBand_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_PulseInBand_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_PulseInBand_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_PulseInBand_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* Pin_PulseRed_Intensity */
#define Pin_PulseRed_Intensity__0__MASK 0x40u
#define Pin_PulseRed_Intensity__0__PC CYREG_PRT0_PC6
#define Pin_PulseRed_Intensity__0__PORT 0
#define Pin_PulseRed_Intensity__0__SHIFT 6
#define Pin_PulseRed_Intensity__AG CYREG_PRT0_AG
#define Pin_PulseRed_Intensity__AMUX CYREG_PRT0_AMUX
#define Pin_PulseRed_Intensity__BIE CYREG_PRT0_BIE
#define Pin_PulseRed_Intensity__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_PulseRed_Intensity__BYP CYREG_PRT0_BYP
#define Pin_PulseRed_Intensity__CTL CYREG_PRT0_CTL
#define Pin_PulseRed_Intensity__DM0 CYREG_PRT0_DM0
#define Pin_PulseRed_Intensity__DM1 CYREG_PRT0_DM1
#define Pin_PulseRed_Intensity__DM2 CYREG_PRT0_DM2
#define Pin_PulseRed_Intensity__DR CYREG_PRT0_DR
#define Pin_PulseRed_Intensity__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_PulseRed_Intensity__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_PulseRed_Intensity__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_PulseRed_Intensity__PORT 0
#define Pin_PulseRed_Intensity__PRT CYREG_PRT0_PRT
#define Pin_PulseRed_Intensity__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_PulseRed_Intensity__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_PulseRed_Intensity__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_PulseRed_Intensity__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_PulseRed_Intensity__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_PulseRed_Intensity__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_PulseRed_Intensity__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_PulseRed_Intensity__PS CYREG_PRT0_PS
#define Pin_PulseRed_Intensity__SLW CYREG_PRT0_SLW

/* PrISM_PulseIndicator_1 */
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PrISM_PulseIndicator_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PrISM_PulseIndicator_2 */
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__A0_REG CYREG_B1_UDB08_A0
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__A1_REG CYREG_B1_UDB08_A1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__D0_REG CYREG_B1_UDB08_D0
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__D1_REG CYREG_B1_UDB08_D1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__F0_REG CYREG_B1_UDB08_F0
#define PrISM_PulseIndicator_2_sC8_PrISMdp_u0__F1_REG CYREG_B1_UDB08_F1

/* CapSense_1_MeasureCH0 */
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB08_A0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB08_A1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB08_D0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB08_D1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB08_F0
#define CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB08_F1
#define CapSense_1_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define CapSense_1_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB06_A0
#define CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB06_A1
#define CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB06_D0
#define CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB06_D1
#define CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB06_F0
#define CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB06_F1

/* IDAC8_PulseRed_viDAC8 */
#define IDAC8_PulseRed_viDAC8__CR0 CYREG_DAC0_CR0
#define IDAC8_PulseRed_viDAC8__CR1 CYREG_DAC0_CR1
#define IDAC8_PulseRed_viDAC8__D CYREG_DAC0_D
#define IDAC8_PulseRed_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_PulseRed_viDAC8__PM_ACT_MSK 0x01u
#define IDAC8_PulseRed_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_PulseRed_viDAC8__PM_STBY_MSK 0x01u
#define IDAC8_PulseRed_viDAC8__STROBE CYREG_DAC0_STROBE
#define IDAC8_PulseRed_viDAC8__SW0 CYREG_DAC0_SW0
#define IDAC8_PulseRed_viDAC8__SW2 CYREG_DAC0_SW2
#define IDAC8_PulseRed_viDAC8__SW3 CYREG_DAC0_SW3
#define IDAC8_PulseRed_viDAC8__SW4 CYREG_DAC0_SW4
#define IDAC8_PulseRed_viDAC8__TR CYREG_DAC0_TR
#define IDAC8_PulseRed_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define IDAC8_PulseRed_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define IDAC8_PulseRed_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define IDAC8_PulseRed_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define IDAC8_PulseRed_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define IDAC8_PulseRed_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define IDAC8_PulseRed_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define IDAC8_PulseRed_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define IDAC8_PulseRed_viDAC8__TRIM__TR CYREG_FLSHID_MFG_CFG_DAC0_TR
#define IDAC8_PulseRed_viDAC8__TST CYREG_DAC0_TST

/* Pin_PulseIR_Intensity */
#define Pin_PulseIR_Intensity__0__MASK 0x80u
#define Pin_PulseIR_Intensity__0__PC CYREG_PRT0_PC7
#define Pin_PulseIR_Intensity__0__PORT 0
#define Pin_PulseIR_Intensity__0__SHIFT 7
#define Pin_PulseIR_Intensity__AG CYREG_PRT0_AG
#define Pin_PulseIR_Intensity__AMUX CYREG_PRT0_AMUX
#define Pin_PulseIR_Intensity__BIE CYREG_PRT0_BIE
#define Pin_PulseIR_Intensity__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_PulseIR_Intensity__BYP CYREG_PRT0_BYP
#define Pin_PulseIR_Intensity__CTL CYREG_PRT0_CTL
#define Pin_PulseIR_Intensity__DM0 CYREG_PRT0_DM0
#define Pin_PulseIR_Intensity__DM1 CYREG_PRT0_DM1
#define Pin_PulseIR_Intensity__DM2 CYREG_PRT0_DM2
#define Pin_PulseIR_Intensity__DR CYREG_PRT0_DR
#define Pin_PulseIR_Intensity__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_PulseIR_Intensity__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_PulseIR_Intensity__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_PulseIR_Intensity__PORT 0
#define Pin_PulseIR_Intensity__PRT CYREG_PRT0_PRT
#define Pin_PulseIR_Intensity__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_PulseIR_Intensity__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_PulseIR_Intensity__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_PulseIR_Intensity__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_PulseIR_Intensity__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_PulseIR_Intensity__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_PulseIR_Intensity__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_PulseIR_Intensity__PS CYREG_PRT0_PS
#define Pin_PulseIR_Intensity__SLW CYREG_PRT0_SLW

/* IDAC8_PulseIR_viDAC8 */
#define IDAC8_PulseIR_viDAC8__CR0 CYREG_DAC2_CR0
#define IDAC8_PulseIR_viDAC8__CR1 CYREG_DAC2_CR1
#define IDAC8_PulseIR_viDAC8__D CYREG_DAC2_D
#define IDAC8_PulseIR_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define IDAC8_PulseIR_viDAC8__PM_ACT_MSK 0x04u
#define IDAC8_PulseIR_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define IDAC8_PulseIR_viDAC8__PM_STBY_MSK 0x04u
#define IDAC8_PulseIR_viDAC8__STROBE CYREG_DAC2_STROBE
#define IDAC8_PulseIR_viDAC8__SW0 CYREG_DAC2_SW0
#define IDAC8_PulseIR_viDAC8__SW2 CYREG_DAC2_SW2
#define IDAC8_PulseIR_viDAC8__SW3 CYREG_DAC2_SW3
#define IDAC8_PulseIR_viDAC8__SW4 CYREG_DAC2_SW4
#define IDAC8_PulseIR_viDAC8__TR CYREG_DAC2_TR
#define IDAC8_PulseIR_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define IDAC8_PulseIR_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define IDAC8_PulseIR_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define IDAC8_PulseIR_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define IDAC8_PulseIR_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define IDAC8_PulseIR_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define IDAC8_PulseIR_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define IDAC8_PulseIR_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define IDAC8_PulseIR_viDAC8__TRIM__TR CYREG_FLSHID_MFG_CFG_DAC2_TR
#define IDAC8_PulseIR_viDAC8__TST CYREG_DAC2_TST

/* isr_PulseReadAmbient */
#define isr_PulseReadAmbient__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_PulseReadAmbient__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_PulseReadAmbient__INTC_MASK 0x01u
#define isr_PulseReadAmbient__INTC_NUMBER 0
#define isr_PulseReadAmbient__INTC_PRIOR_NUM 7
#define isr_PulseReadAmbient__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_PulseReadAmbient__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_PulseReadAmbient__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_PulseLEDs_PWMUDB */
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK 0x80u
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS 7
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK 0x80u
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define PWM_PulseLEDs_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A0_REG CYREG_B1_UDB11_A0
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__A1_REG CYREG_B1_UDB11_A1
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D0_REG CYREG_B1_UDB11_D0
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__D1_REG CYREG_B1_UDB11_D1
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F0_REG CYREG_B1_UDB11_F0
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__F1_REG CYREG_B1_UDB11_F1
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_PulseLEDs_PWMUDB_sDB255_deadbandcounterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB10_A0
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB10_A1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB10_D0
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB10_D1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB10_F0
#define PWM_PulseLEDs_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB10_F1
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK 0x01u
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS 0
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK 0x02u
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS 1
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK 0x04u
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS 2
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK 0x08u
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS 3
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK 0x20u
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS 5
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__MASK 0x2Fu
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_PulseLEDs_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST

/* VDAC_PulseRef_viDAC8 */
#define VDAC_PulseRef_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC_PulseRef_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC_PulseRef_viDAC8__D CYREG_DAC1_D
#define VDAC_PulseRef_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC_PulseRef_viDAC8__PM_ACT_MSK 0x02u
#define VDAC_PulseRef_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC_PulseRef_viDAC8__PM_STBY_MSK 0x02u
#define VDAC_PulseRef_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC_PulseRef_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC_PulseRef_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC_PulseRef_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC_PulseRef_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC_PulseRef_viDAC8__TR CYREG_DAC1_TR
#define VDAC_PulseRef_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC_PulseRef_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC_PulseRef_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC_PulseRef_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC_PulseRef_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC_PulseRef_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC_PulseRef_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC_PulseRef_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC_PulseRef_viDAC8__TRIM__TR CYREG_FLSHID_MFG_CFG_DAC1_TR
#define VDAC_PulseRef_viDAC8__TST CYREG_DAC1_TST

/* ADC_PulseIn_theACLK */
#define ADC_PulseIn_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_PulseIn_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_PulseIn_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_PulseIn_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_PulseIn_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_PulseIn_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_PulseIn_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_PulseIn_theACLK__PM_ACT_MSK 0x01u
#define ADC_PulseIn_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_PulseIn_theACLK__PM_STBY_MSK 0x01u

/* CapSense_1_ClockGen */
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__0__POS 0
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__1__POS 1
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__2__POS 2
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__4__POS 4
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB08_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB08_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB08_MSK
#define CapSense_1_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CapSense_1_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB09_CTL
#define CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define CapSense_1_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB09_CTL
#define CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_1_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB09_MSK
#define CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB10_A0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB10_A1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB10_D0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB10_D1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB10_F0
#define CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB10_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB13_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB13_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB13_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB13_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB13_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB13_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB14_A0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB14_A1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB14_D0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB14_D1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB14_F0
#define CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB14_F1

/* CapSense_1_IntClock */
#define CapSense_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define CapSense_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define CapSense_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define CapSense_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_1_IntClock__PM_ACT_MSK 0x04u
#define CapSense_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_1_IntClock__PM_STBY_MSK 0x04u

/* Clock_PWM_PulseLEDs */
#define Clock_PWM_PulseLEDs__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_PWM_PulseLEDs__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_PWM_PulseLEDs__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_PWM_PulseLEDs__CFG2_SRC_SEL_MASK 0x07u
#define Clock_PWM_PulseLEDs__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_PWM_PulseLEDs__PM_ACT_MSK 0x40u
#define Clock_PWM_PulseLEDs__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_PWM_PulseLEDs__PM_STBY_MSK 0x40u

/* Opamp_PulseRef_ABuf */
#define Opamp_PulseRef_ABuf__CR CYREG_ABUF0_CR
#define Opamp_PulseRef_ABuf__MX CYREG_ABUF0_MX
#define Opamp_PulseRef_ABuf__NPUMP_ABUF_TR0 CYREG_NPUMP_ABUF_TR0
#define Opamp_PulseRef_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_PulseRef_ABuf__PM_ACT_MSK 0x01u
#define Opamp_PulseRef_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_PulseRef_ABuf__PM_STBY_MSK 0x01u
#define Opamp_PulseRef_ABuf__RSVD CYREG_ABUF0_RSVD
#define Opamp_PulseRef_ABuf__SW CYREG_ABUF0_SW
#define Opamp_PulseRef_ABuf__TR0 CYREG_ABUF0_TR0
#define Opamp_PulseRef_ABuf__TR1 CYREG_ABUF0_TR1

/* UART_Debug_IntClock */
#define UART_Debug_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_Debug_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_Debug_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_Debug_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Debug_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Debug_IntClock__PM_ACT_MSK 0x10u
#define UART_Debug_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Debug_IntClock__PM_STBY_MSK 0x10u

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x80000000u
#define USBUART_1_bus_reset__INTC_NUMBER 31
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_31
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_ProxIR_IRQ */
#define ADC_SAR_ProxIR_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_ProxIR_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_ProxIR_IRQ__INTC_MASK 0x400u
#define ADC_SAR_ProxIR_IRQ__INTC_NUMBER 10
#define ADC_SAR_ProxIR_IRQ__INTC_PRIOR_NUM 7
#define ADC_SAR_ProxIR_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define ADC_SAR_ProxIR_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_ProxIR_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CapSense_1_CmodCH0 */
#define CapSense_1_CmodCH0__0__MASK 0x80u
#define CapSense_1_CmodCH0__0__PC CYREG_PRT4_PC7
#define CapSense_1_CmodCH0__0__PORT 4
#define CapSense_1_CmodCH0__0__SHIFT 7
#define CapSense_1_CmodCH0__AG CYREG_PRT4_AG
#define CapSense_1_CmodCH0__AMUX CYREG_PRT4_AMUX
#define CapSense_1_CmodCH0__BIE CYREG_PRT4_BIE
#define CapSense_1_CmodCH0__BIT_MASK CYREG_PRT4_BIT_MASK
#define CapSense_1_CmodCH0__BYP CYREG_PRT4_BYP
#define CapSense_1_CmodCH0__CTL CYREG_PRT4_CTL
#define CapSense_1_CmodCH0__Cmod_CH0__MASK 0x80u
#define CapSense_1_CmodCH0__Cmod_CH0__PC CYREG_PRT4_PC7
#define CapSense_1_CmodCH0__Cmod_CH0__PORT 4
#define CapSense_1_CmodCH0__Cmod_CH0__SHIFT 7
#define CapSense_1_CmodCH0__DM0 CYREG_PRT4_DM0
#define CapSense_1_CmodCH0__DM1 CYREG_PRT4_DM1
#define CapSense_1_CmodCH0__DM2 CYREG_PRT4_DM2
#define CapSense_1_CmodCH0__DR CYREG_PRT4_DR
#define CapSense_1_CmodCH0__INP_DIS CYREG_PRT4_INP_DIS
#define CapSense_1_CmodCH0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CapSense_1_CmodCH0__LCD_EN CYREG_PRT4_LCD_EN
#define CapSense_1_CmodCH0__PORT 4
#define CapSense_1_CmodCH0__PRT CYREG_PRT4_PRT
#define CapSense_1_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CapSense_1_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CapSense_1_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CapSense_1_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CapSense_1_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CapSense_1_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CapSense_1_CmodCH0__PS CYREG_PRT4_PS
#define CapSense_1_CmodCH0__SLW CYREG_PRT4_SLW

/* CapSense_1_IdacCH0 */
#define CapSense_1_IdacCH0__CR0 CYREG_DAC3_CR0
#define CapSense_1_IdacCH0__CR1 CYREG_DAC3_CR1
#define CapSense_1_IdacCH0__D CYREG_DAC3_D
#define CapSense_1_IdacCH0__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_1_IdacCH0__PM_ACT_MSK 0x08u
#define CapSense_1_IdacCH0__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_1_IdacCH0__PM_STBY_MSK 0x08u
#define CapSense_1_IdacCH0__STROBE CYREG_DAC3_STROBE
#define CapSense_1_IdacCH0__SW0 CYREG_DAC3_SW0
#define CapSense_1_IdacCH0__SW2 CYREG_DAC3_SW2
#define CapSense_1_IdacCH0__SW3 CYREG_DAC3_SW3
#define CapSense_1_IdacCH0__SW4 CYREG_DAC3_SW4
#define CapSense_1_IdacCH0__TR CYREG_DAC3_TR
#define CapSense_1_IdacCH0__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define CapSense_1_IdacCH0__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define CapSense_1_IdacCH0__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define CapSense_1_IdacCH0__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define CapSense_1_IdacCH0__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define CapSense_1_IdacCH0__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define CapSense_1_IdacCH0__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define CapSense_1_IdacCH0__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define CapSense_1_IdacCH0__TRIM__TR CYREG_FLSHID_MFG_CFG_DAC3_TR
#define CapSense_1_IdacCH0__TST CYREG_DAC3_TST

/* CapSense_1_PortCH0 */
#define CapSense_1_PortCH0__0__MASK 0x40u
#define CapSense_1_PortCH0__0__PC CYREG_PRT4_PC6
#define CapSense_1_PortCH0__0__PORT 4
#define CapSense_1_PortCH0__0__SHIFT 6
#define CapSense_1_PortCH0__AG CYREG_PRT4_AG
#define CapSense_1_PortCH0__AMUX CYREG_PRT4_AMUX
#define CapSense_1_PortCH0__BIE CYREG_PRT4_BIE
#define CapSense_1_PortCH0__BIT_MASK CYREG_PRT4_BIT_MASK
#define CapSense_1_PortCH0__BYP CYREG_PRT4_BYP
#define CapSense_1_PortCH0__CTL CYREG_PRT4_CTL
#define CapSense_1_PortCH0__DM0 CYREG_PRT4_DM0
#define CapSense_1_PortCH0__DM1 CYREG_PRT4_DM1
#define CapSense_1_PortCH0__DM2 CYREG_PRT4_DM2
#define CapSense_1_PortCH0__DR CYREG_PRT4_DR
#define CapSense_1_PortCH0__INP_DIS CYREG_PRT4_INP_DIS
#define CapSense_1_PortCH0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CapSense_1_PortCH0__LCD_EN CYREG_PRT4_LCD_EN
#define CapSense_1_PortCH0__PORT 4
#define CapSense_1_PortCH0__PRT CYREG_PRT4_PRT
#define CapSense_1_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CapSense_1_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CapSense_1_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CapSense_1_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CapSense_1_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CapSense_1_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CapSense_1_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CapSense_1_PortCH0__PS CYREG_PRT4_PS
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__MASK 0x40u
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__PC CYREG_PRT4_PC6
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__PORT 4
#define CapSense_1_PortCH0__ProximitySensor0_0__PROX__SHIFT 6
#define CapSense_1_PortCH0__SLW CYREG_PRT4_SLW

/* CapSense_1_BufCH0 */
#define CapSense_1_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_1_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_1_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_1_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_1_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_1_BufCH0__PM_STBY_MSK 0x10u

/* CapSense_1_IsrCH0 */
#define CapSense_1_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_1_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_1_IsrCH0__INTC_MASK 0x10000u
#define CapSense_1_IsrCH0__INTC_NUMBER 16
#define CapSense_1_IsrCH0__INTC_PRIOR_NUM 7
#define CapSense_1_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CapSense_1_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_1_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_BrightLEDCool */
#define Pin_BrightLEDCool__0__MASK 0x04u
#define Pin_BrightLEDCool__0__PC CYREG_PRT6_PC2
#define Pin_BrightLEDCool__0__PORT 6
#define Pin_BrightLEDCool__0__SHIFT 2
#define Pin_BrightLEDCool__AG CYREG_PRT6_AG
#define Pin_BrightLEDCool__AMUX CYREG_PRT6_AMUX
#define Pin_BrightLEDCool__BIE CYREG_PRT6_BIE
#define Pin_BrightLEDCool__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_BrightLEDCool__BYP CYREG_PRT6_BYP
#define Pin_BrightLEDCool__CTL CYREG_PRT6_CTL
#define Pin_BrightLEDCool__DM0 CYREG_PRT6_DM0
#define Pin_BrightLEDCool__DM1 CYREG_PRT6_DM1
#define Pin_BrightLEDCool__DM2 CYREG_PRT6_DM2
#define Pin_BrightLEDCool__DR CYREG_PRT6_DR
#define Pin_BrightLEDCool__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_BrightLEDCool__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_BrightLEDCool__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_BrightLEDCool__MASK 0x04u
#define Pin_BrightLEDCool__PORT 6
#define Pin_BrightLEDCool__PRT CYREG_PRT6_PRT
#define Pin_BrightLEDCool__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_BrightLEDCool__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_BrightLEDCool__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_BrightLEDCool__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_BrightLEDCool__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_BrightLEDCool__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_BrightLEDCool__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_BrightLEDCool__PS CYREG_PRT6_PS
#define Pin_BrightLEDCool__SHIFT 2
#define Pin_BrightLEDCool__SLW CYREG_PRT6_SLW

/* Pin_BrightLEDWarm */
#define Pin_BrightLEDWarm__0__MASK 0x02u
#define Pin_BrightLEDWarm__0__PC CYREG_PRT6_PC1
#define Pin_BrightLEDWarm__0__PORT 6
#define Pin_BrightLEDWarm__0__SHIFT 1
#define Pin_BrightLEDWarm__AG CYREG_PRT6_AG
#define Pin_BrightLEDWarm__AMUX CYREG_PRT6_AMUX
#define Pin_BrightLEDWarm__BIE CYREG_PRT6_BIE
#define Pin_BrightLEDWarm__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_BrightLEDWarm__BYP CYREG_PRT6_BYP
#define Pin_BrightLEDWarm__CTL CYREG_PRT6_CTL
#define Pin_BrightLEDWarm__DM0 CYREG_PRT6_DM0
#define Pin_BrightLEDWarm__DM1 CYREG_PRT6_DM1
#define Pin_BrightLEDWarm__DM2 CYREG_PRT6_DM2
#define Pin_BrightLEDWarm__DR CYREG_PRT6_DR
#define Pin_BrightLEDWarm__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_BrightLEDWarm__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_BrightLEDWarm__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_BrightLEDWarm__MASK 0x02u
#define Pin_BrightLEDWarm__PORT 6
#define Pin_BrightLEDWarm__PRT CYREG_PRT6_PRT
#define Pin_BrightLEDWarm__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_BrightLEDWarm__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_BrightLEDWarm__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_BrightLEDWarm__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_BrightLEDWarm__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_BrightLEDWarm__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_BrightLEDWarm__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_BrightLEDWarm__PS CYREG_PRT6_PS
#define Pin_BrightLEDWarm__SHIFT 1
#define Pin_BrightLEDWarm__SLW CYREG_PRT6_SLW

/* Pin_PulseIn_minus */
#define Pin_PulseIn_minus__0__MASK 0x10u
#define Pin_PulseIn_minus__0__PC CYREG_PRT3_PC4
#define Pin_PulseIn_minus__0__PORT 3
#define Pin_PulseIn_minus__0__SHIFT 4
#define Pin_PulseIn_minus__AG CYREG_PRT3_AG
#define Pin_PulseIn_minus__AMUX CYREG_PRT3_AMUX
#define Pin_PulseIn_minus__BIE CYREG_PRT3_BIE
#define Pin_PulseIn_minus__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_PulseIn_minus__BYP CYREG_PRT3_BYP
#define Pin_PulseIn_minus__CTL CYREG_PRT3_CTL
#define Pin_PulseIn_minus__DM0 CYREG_PRT3_DM0
#define Pin_PulseIn_minus__DM1 CYREG_PRT3_DM1
#define Pin_PulseIn_minus__DM2 CYREG_PRT3_DM2
#define Pin_PulseIn_minus__DR CYREG_PRT3_DR
#define Pin_PulseIn_minus__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_PulseIn_minus__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_PulseIn_minus__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_PulseIn_minus__PORT 3
#define Pin_PulseIn_minus__PRT CYREG_PRT3_PRT
#define Pin_PulseIn_minus__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_PulseIn_minus__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_PulseIn_minus__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_PulseIn_minus__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_PulseIn_minus__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_PulseIn_minus__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_PulseIn_minus__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_PulseIn_minus__PS CYREG_PRT3_PS
#define Pin_PulseIn_minus__SLW CYREG_PRT3_SLW

/* UART_Net_IntClock */
#define UART_Net_IntClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define UART_Net_IntClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define UART_Net_IntClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define UART_Net_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_Net_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_Net_IntClock__PM_ACT_MSK 0x20u
#define UART_Net_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_Net_IntClock__PM_STBY_MSK 0x20u

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x800000u
#define USBUART_1_sof_int__INTC_NUMBER 23
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_PulseIn_DSM2 */
#define ADC_PulseIn_DSM2__BUF0 CYREG_DSM0_BUF0
#define ADC_PulseIn_DSM2__BUF1 CYREG_DSM0_BUF1
#define ADC_PulseIn_DSM2__BUF2 CYREG_DSM0_BUF2
#define ADC_PulseIn_DSM2__BUF3 CYREG_DSM0_BUF3
#define ADC_PulseIn_DSM2__CLK CYREG_DSM0_CLK
#define ADC_PulseIn_DSM2__CR0 CYREG_DSM0_CR0
#define ADC_PulseIn_DSM2__CR1 CYREG_DSM0_CR1
#define ADC_PulseIn_DSM2__CR10 CYREG_DSM0_CR10
#define ADC_PulseIn_DSM2__CR11 CYREG_DSM0_CR11
#define ADC_PulseIn_DSM2__CR12 CYREG_DSM0_CR12
#define ADC_PulseIn_DSM2__CR13 CYREG_DSM0_CR13
#define ADC_PulseIn_DSM2__CR14 CYREG_DSM0_CR14
#define ADC_PulseIn_DSM2__CR15 CYREG_DSM0_CR15
#define ADC_PulseIn_DSM2__CR16 CYREG_DSM0_CR16
#define ADC_PulseIn_DSM2__CR17 CYREG_DSM0_CR17
#define ADC_PulseIn_DSM2__CR2 CYREG_DSM0_CR2
#define ADC_PulseIn_DSM2__CR3 CYREG_DSM0_CR3
#define ADC_PulseIn_DSM2__CR4 CYREG_DSM0_CR4
#define ADC_PulseIn_DSM2__CR5 CYREG_DSM0_CR5
#define ADC_PulseIn_DSM2__CR6 CYREG_DSM0_CR6
#define ADC_PulseIn_DSM2__CR7 CYREG_DSM0_CR7
#define ADC_PulseIn_DSM2__CR8 CYREG_DSM0_CR8
#define ADC_PulseIn_DSM2__CR9 CYREG_DSM0_CR9
#define ADC_PulseIn_DSM2__DEM0 CYREG_DSM0_DEM0
#define ADC_PulseIn_DSM2__DEM1 CYREG_DSM0_DEM1
#define ADC_PulseIn_DSM2__MISC CYREG_DSM0_MISC
#define ADC_PulseIn_DSM2__OUT0 CYREG_DSM0_OUT0
#define ADC_PulseIn_DSM2__OUT1 CYREG_DSM0_OUT1
#define ADC_PulseIn_DSM2__REF0 CYREG_DSM0_REF0
#define ADC_PulseIn_DSM2__REF1 CYREG_DSM0_REF1
#define ADC_PulseIn_DSM2__REF2 CYREG_DSM0_REF2
#define ADC_PulseIn_DSM2__REF3 CYREG_DSM0_REF3
#define ADC_PulseIn_DSM2__RSVD1 CYREG_DSM0_RSVD1
#define ADC_PulseIn_DSM2__SW0 CYREG_DSM0_SW0
#define ADC_PulseIn_DSM2__SW2 CYREG_DSM0_SW2
#define ADC_PulseIn_DSM2__SW3 CYREG_DSM0_SW3
#define ADC_PulseIn_DSM2__SW4 CYREG_DSM0_SW4
#define ADC_PulseIn_DSM2__SW6 CYREG_DSM0_SW6
#define ADC_PulseIn_DSM2__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_PulseIn_DSM2__TST0 CYREG_DSM0_TST0
#define ADC_PulseIn_DSM2__TST1 CYREG_DSM0_TST1

/* Pin_BrightLEDRed */
#define Pin_BrightLEDRed__0__MASK 0x01u
#define Pin_BrightLEDRed__0__PC CYREG_PRT6_PC0
#define Pin_BrightLEDRed__0__PORT 6
#define Pin_BrightLEDRed__0__SHIFT 0
#define Pin_BrightLEDRed__AG CYREG_PRT6_AG
#define Pin_BrightLEDRed__AMUX CYREG_PRT6_AMUX
#define Pin_BrightLEDRed__BIE CYREG_PRT6_BIE
#define Pin_BrightLEDRed__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_BrightLEDRed__BYP CYREG_PRT6_BYP
#define Pin_BrightLEDRed__CTL CYREG_PRT6_CTL
#define Pin_BrightLEDRed__DM0 CYREG_PRT6_DM0
#define Pin_BrightLEDRed__DM1 CYREG_PRT6_DM1
#define Pin_BrightLEDRed__DM2 CYREG_PRT6_DM2
#define Pin_BrightLEDRed__DR CYREG_PRT6_DR
#define Pin_BrightLEDRed__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_BrightLEDRed__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_BrightLEDRed__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_BrightLEDRed__MASK 0x01u
#define Pin_BrightLEDRed__PORT 6
#define Pin_BrightLEDRed__PRT CYREG_PRT6_PRT
#define Pin_BrightLEDRed__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_BrightLEDRed__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_BrightLEDRed__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_BrightLEDRed__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_BrightLEDRed__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_BrightLEDRed__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_BrightLEDRed__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_BrightLEDRed__PS CYREG_PRT6_PS
#define Pin_BrightLEDRed__SHIFT 0
#define Pin_BrightLEDRed__SLW CYREG_PRT6_SLW

/* Pin_PulseIn_plus */
#define Pin_PulseIn_plus__0__MASK 0x08u
#define Pin_PulseIn_plus__0__PC CYREG_PRT3_PC3
#define Pin_PulseIn_plus__0__PORT 3
#define Pin_PulseIn_plus__0__SHIFT 3
#define Pin_PulseIn_plus__AG CYREG_PRT3_AG
#define Pin_PulseIn_plus__AMUX CYREG_PRT3_AMUX
#define Pin_PulseIn_plus__BIE CYREG_PRT3_BIE
#define Pin_PulseIn_plus__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_PulseIn_plus__BYP CYREG_PRT3_BYP
#define Pin_PulseIn_plus__CTL CYREG_PRT3_CTL
#define Pin_PulseIn_plus__DM0 CYREG_PRT3_DM0
#define Pin_PulseIn_plus__DM1 CYREG_PRT3_DM1
#define Pin_PulseIn_plus__DM2 CYREG_PRT3_DM2
#define Pin_PulseIn_plus__DR CYREG_PRT3_DR
#define Pin_PulseIn_plus__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_PulseIn_plus__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_PulseIn_plus__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_PulseIn_plus__PORT 3
#define Pin_PulseIn_plus__PRT CYREG_PRT3_PRT
#define Pin_PulseIn_plus__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_PulseIn_plus__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_PulseIn_plus__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_PulseIn_plus__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_PulseIn_plus__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_PulseIn_plus__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_PulseIn_plus__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_PulseIn_plus__PS CYREG_PRT3_PS
#define Pin_PulseIn_plus__SLW CYREG_PRT3_SLW

/* Status_Reg_DevID */
#define Status_Reg_DevID_sts_reg__0__MASK 0x01u
#define Status_Reg_DevID_sts_reg__0__POS 0
#define Status_Reg_DevID_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Status_Reg_DevID_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Status_Reg_DevID_sts_reg__1__MASK 0x02u
#define Status_Reg_DevID_sts_reg__1__POS 1
#define Status_Reg_DevID_sts_reg__2__MASK 0x04u
#define Status_Reg_DevID_sts_reg__2__POS 2
#define Status_Reg_DevID_sts_reg__3__MASK 0x08u
#define Status_Reg_DevID_sts_reg__3__POS 3
#define Status_Reg_DevID_sts_reg__4__MASK 0x10u
#define Status_Reg_DevID_sts_reg__4__POS 4
#define Status_Reg_DevID_sts_reg__5__MASK 0x20u
#define Status_Reg_DevID_sts_reg__5__POS 5
#define Status_Reg_DevID_sts_reg__6__MASK 0x40u
#define Status_Reg_DevID_sts_reg__6__POS 6
#define Status_Reg_DevID_sts_reg__7__MASK 0x80u
#define Status_Reg_DevID_sts_reg__7__POS 7
#define Status_Reg_DevID_sts_reg__MASK 0xFFu
#define Status_Reg_DevID_sts_reg__MASK_REG CYREG_B0_UDB07_MSK
#define Status_Reg_DevID_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Status_Reg_DevID_sts_reg__STATUS_REG CYREG_B0_UDB07_ST

/* UART_Debug_BUART */
#define UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB04_A0
#define UART_Debug_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB04_A1
#define UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB04_D0
#define UART_Debug_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB04_D1
#define UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB04_F0
#define UART_Debug_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB04_F1
#define UART_Debug_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_Debug_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Debug_BUART_sRX_RxSts__3__POS 3
#define UART_Debug_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Debug_BUART_sRX_RxSts__4__POS 4
#define UART_Debug_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Debug_BUART_sRX_RxSts__5__POS 5
#define UART_Debug_BUART_sRX_RxSts__MASK 0x38u
#define UART_Debug_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_Debug_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB03_ST
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_Debug_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_Debug_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_Debug_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_Debug_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_Debug_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Debug_BUART_sTX_TxSts__0__POS 0
#define UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define UART_Debug_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Debug_BUART_sTX_TxSts__1__POS 1
#define UART_Debug_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Debug_BUART_sTX_TxSts__2__POS 2
#define UART_Debug_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Debug_BUART_sTX_TxSts__3__POS 3
#define UART_Debug_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Debug_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB02_MSK
#define UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_Debug_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB02_ST
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB05_A0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB05_A1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB05_D0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB05_D1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB05_F0
#define UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB05_F1

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_PulseIn_DEC */
#define ADC_PulseIn_DEC__COHER CYREG_DEC_COHER
#define ADC_PulseIn_DEC__CR CYREG_DEC_CR
#define ADC_PulseIn_DEC__DR1 CYREG_DEC_DR1
#define ADC_PulseIn_DEC__DR2 CYREG_DEC_DR2
#define ADC_PulseIn_DEC__DR2H CYREG_DEC_DR2H
#define ADC_PulseIn_DEC__GCOR CYREG_DEC_GCOR
#define ADC_PulseIn_DEC__GCORH CYREG_DEC_GCORH
#define ADC_PulseIn_DEC__GVAL CYREG_DEC_GVAL
#define ADC_PulseIn_DEC__OCOR CYREG_DEC_OCOR
#define ADC_PulseIn_DEC__OCORH CYREG_DEC_OCORH
#define ADC_PulseIn_DEC__OCORM CYREG_DEC_OCORM
#define ADC_PulseIn_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_PulseIn_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_PulseIn_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_PulseIn_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_PulseIn_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_PulseIn_DEC__PM_ACT_MSK 0x01u
#define ADC_PulseIn_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_PulseIn_DEC__PM_STBY_MSK 0x01u
#define ADC_PulseIn_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_PulseIn_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_PulseIn_DEC__SR CYREG_DEC_SR
#define ADC_PulseIn_DEC__TRIM__16H CYREG_FLSHID_CUST_TABLES_DEC_16H
#define ADC_PulseIn_DEC__TRIM__16L CYREG_FLSHID_CUST_TABLES_DEC_16L
#define ADC_PulseIn_DEC__TRIM__1H CYREG_FLSHID_CUST_TABLES_DEC_1H
#define ADC_PulseIn_DEC__TRIM__1L CYREG_FLSHID_CUST_TABLES_DEC_1L
#define ADC_PulseIn_DEC__TRIM__4H CYREG_FLSHID_CUST_TABLES_DEC_4H
#define ADC_PulseIn_DEC__TRIM__4L CYREG_FLSHID_CUST_TABLES_DEC_4L
#define ADC_PulseIn_DEC__TRIM__P25H CYREG_FLSHID_CUST_TABLES_DEC_P25H
#define ADC_PulseIn_DEC__TRIM__P25L CYREG_FLSHID_CUST_TABLES_DEC_P25L

/* ADC_PulseIn_IRQ */
#define ADC_PulseIn_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_PulseIn_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_PulseIn_IRQ__INTC_MASK 0x20000000u
#define ADC_PulseIn_IRQ__INTC_NUMBER 29
#define ADC_PulseIn_IRQ__INTC_PRIOR_NUM 7
#define ADC_PulseIn_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_PulseIn_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_PulseIn_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_PulseReadIR */
#define isr_PulseReadIR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_PulseReadIR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_PulseReadIR__INTC_MASK 0x4000000u
#define isr_PulseReadIR__INTC_NUMBER 26
#define isr_PulseReadIR__INTC_PRIOR_NUM 7
#define isr_PulseReadIR__INTC_PRIOR_REG CYREG_NVIC_PRI_26
#define isr_PulseReadIR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_PulseReadIR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_PulseRed_on */
#define Pin_PulseRed_on__0__MASK 0x10u
#define Pin_PulseRed_on__0__PC CYREG_PRT1_PC4
#define Pin_PulseRed_on__0__PORT 1
#define Pin_PulseRed_on__0__SHIFT 4
#define Pin_PulseRed_on__AG CYREG_PRT1_AG
#define Pin_PulseRed_on__AMUX CYREG_PRT1_AMUX
#define Pin_PulseRed_on__BIE CYREG_PRT1_BIE
#define Pin_PulseRed_on__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_PulseRed_on__BYP CYREG_PRT1_BYP
#define Pin_PulseRed_on__CTL CYREG_PRT1_CTL
#define Pin_PulseRed_on__DM0 CYREG_PRT1_DM0
#define Pin_PulseRed_on__DM1 CYREG_PRT1_DM1
#define Pin_PulseRed_on__DM2 CYREG_PRT1_DM2
#define Pin_PulseRed_on__DR CYREG_PRT1_DR
#define Pin_PulseRed_on__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_PulseRed_on__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_PulseRed_on__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_PulseRed_on__MASK 0x10u
#define Pin_PulseRed_on__PORT 1
#define Pin_PulseRed_on__PRT CYREG_PRT1_PRT
#define Pin_PulseRed_on__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_PulseRed_on__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_PulseRed_on__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_PulseRed_on__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_PulseRed_on__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_PulseRed_on__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_PulseRed_on__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_PulseRed_on__PS CYREG_PRT1_PS
#define Pin_PulseRed_on__SHIFT 4
#define Pin_PulseRed_on__SLW CYREG_PRT1_SLW

/* Pin_PulseIR_on */
#define Pin_PulseIR_on__0__MASK 0x04u
#define Pin_PulseIR_on__0__PC CYREG_PRT1_PC2
#define Pin_PulseIR_on__0__PORT 1
#define Pin_PulseIR_on__0__SHIFT 2
#define Pin_PulseIR_on__AG CYREG_PRT1_AG
#define Pin_PulseIR_on__AMUX CYREG_PRT1_AMUX
#define Pin_PulseIR_on__BIE CYREG_PRT1_BIE
#define Pin_PulseIR_on__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_PulseIR_on__BYP CYREG_PRT1_BYP
#define Pin_PulseIR_on__CTL CYREG_PRT1_CTL
#define Pin_PulseIR_on__DM0 CYREG_PRT1_DM0
#define Pin_PulseIR_on__DM1 CYREG_PRT1_DM1
#define Pin_PulseIR_on__DM2 CYREG_PRT1_DM2
#define Pin_PulseIR_on__DR CYREG_PRT1_DR
#define Pin_PulseIR_on__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_PulseIR_on__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_PulseIR_on__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_PulseIR_on__MASK 0x04u
#define Pin_PulseIR_on__PORT 1
#define Pin_PulseIR_on__PRT CYREG_PRT1_PRT
#define Pin_PulseIR_on__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_PulseIR_on__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_PulseIR_on__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_PulseIR_on__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_PulseIR_on__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_PulseIR_on__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_PulseIR_on__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_PulseIR_on__PS CYREG_PRT1_PS
#define Pin_PulseIR_on__SHIFT 2
#define Pin_PulseIR_on__SLW CYREG_PRT1_SLW

/* TIA_PulseIn_SC */
#define TIA_PulseIn_SC__BST CYREG_SC1_BST
#define TIA_PulseIn_SC__CLK CYREG_SC1_CLK
#define TIA_PulseIn_SC__CR0 CYREG_SC1_CR0
#define TIA_PulseIn_SC__CR1 CYREG_SC1_CR1
#define TIA_PulseIn_SC__CR2 CYREG_SC1_CR2
#define TIA_PulseIn_SC__MSK CYREG_SC_MSK
#define TIA_PulseIn_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define TIA_PulseIn_SC__PM_ACT_MSK 0x04u
#define TIA_PulseIn_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define TIA_PulseIn_SC__PM_STBY_MSK 0x04u
#define TIA_PulseIn_SC__SR CYREG_SC_SR
#define TIA_PulseIn_SC__SW0 CYREG_SC1_SW0
#define TIA_PulseIn_SC__SW10 CYREG_SC1_SW10
#define TIA_PulseIn_SC__SW2 CYREG_SC1_SW2
#define TIA_PulseIn_SC__SW3 CYREG_SC1_SW3
#define TIA_PulseIn_SC__SW4 CYREG_SC1_SW4
#define TIA_PulseIn_SC__SW6 CYREG_SC1_SW6
#define TIA_PulseIn_SC__SW7 CYREG_SC1_SW7
#define TIA_PulseIn_SC__SW8 CYREG_SC1_SW8

/* UART_Net_BUART */
#define UART_Net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_Net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_Net_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define UART_Net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_Net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define UART_Net_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_Net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_Net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_Net_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define UART_Net_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_Net_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define UART_Net_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_Net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_Net_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define UART_Net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_Net_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_Net_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_Net_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_Net_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_Net_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_Net_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_Net_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_Net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_Net_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_Net_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_Net_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_Net_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_Net_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_Net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_Net_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_Net_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_Net_BUART_sRX_RxSts__3__POS 3
#define UART_Net_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_Net_BUART_sRX_RxSts__4__POS 4
#define UART_Net_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_Net_BUART_sRX_RxSts__5__POS 5
#define UART_Net_BUART_sRX_RxSts__MASK 0x38u
#define UART_Net_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_Net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_Net_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_Net_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_Net_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_Net_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_Net_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_Net_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_Net_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_Net_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_Net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_Net_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_Net_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_Net_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_Net_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_Net_BUART_sTX_TxSts__0__POS 0
#define UART_Net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_Net_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_Net_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_Net_BUART_sTX_TxSts__1__POS 1
#define UART_Net_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_Net_BUART_sTX_TxSts__2__POS 2
#define UART_Net_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_Net_BUART_sTX_TxSts__3__POS 3
#define UART_Net_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_Net_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_Net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_Net_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_Net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x10000000u
#define USBUART_1_ep_0__INTC_NUMBER 28
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_28
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x1000000u
#define USBUART_1_ep_1__INTC_NUMBER 24
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x40000000u
#define USBUART_1_ep_2__INTC_NUMBER 30
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_30
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x8000000u
#define USBUART_1_ep_3__INTC_NUMBER 27
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_27
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__OSCLK_DR0 CYREG_USB_OSCLK_DR0
#define USBUART_1_USB__OSCLK_DR1 CYREG_USB_OSCLK_DR1
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBUART_1_USB__USBIO_CR2 CYREG_USB_USBIO_CR2
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* Pin_ProxIR_1 */
#define Pin_ProxIR_1__0__MASK 0x01u
#define Pin_ProxIR_1__0__PC CYREG_PRT4_PC0
#define Pin_ProxIR_1__0__PORT 4
#define Pin_ProxIR_1__0__SHIFT 0
#define Pin_ProxIR_1__AG CYREG_PRT4_AG
#define Pin_ProxIR_1__AMUX CYREG_PRT4_AMUX
#define Pin_ProxIR_1__BIE CYREG_PRT4_BIE
#define Pin_ProxIR_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_ProxIR_1__BYP CYREG_PRT4_BYP
#define Pin_ProxIR_1__CTL CYREG_PRT4_CTL
#define Pin_ProxIR_1__DM0 CYREG_PRT4_DM0
#define Pin_ProxIR_1__DM1 CYREG_PRT4_DM1
#define Pin_ProxIR_1__DM2 CYREG_PRT4_DM2
#define Pin_ProxIR_1__DR CYREG_PRT4_DR
#define Pin_ProxIR_1__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_ProxIR_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_ProxIR_1__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_ProxIR_1__PORT 4
#define Pin_ProxIR_1__PRT CYREG_PRT4_PRT
#define Pin_ProxIR_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_ProxIR_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_ProxIR_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_ProxIR_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_ProxIR_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_ProxIR_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_ProxIR_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_ProxIR_1__PS CYREG_PRT4_PS
#define Pin_ProxIR_1__SLW CYREG_PRT4_SLW

/* Pin_ProxIR_2 */
#define Pin_ProxIR_2__0__MASK 0x02u
#define Pin_ProxIR_2__0__PC CYREG_PRT4_PC1
#define Pin_ProxIR_2__0__PORT 4
#define Pin_ProxIR_2__0__SHIFT 1
#define Pin_ProxIR_2__AG CYREG_PRT4_AG
#define Pin_ProxIR_2__AMUX CYREG_PRT4_AMUX
#define Pin_ProxIR_2__BIE CYREG_PRT4_BIE
#define Pin_ProxIR_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_ProxIR_2__BYP CYREG_PRT4_BYP
#define Pin_ProxIR_2__CTL CYREG_PRT4_CTL
#define Pin_ProxIR_2__DM0 CYREG_PRT4_DM0
#define Pin_ProxIR_2__DM1 CYREG_PRT4_DM1
#define Pin_ProxIR_2__DM2 CYREG_PRT4_DM2
#define Pin_ProxIR_2__DR CYREG_PRT4_DR
#define Pin_ProxIR_2__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_ProxIR_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_ProxIR_2__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_ProxIR_2__PORT 4
#define Pin_ProxIR_2__PRT CYREG_PRT4_PRT
#define Pin_ProxIR_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_ProxIR_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_ProxIR_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_ProxIR_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_ProxIR_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_ProxIR_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_ProxIR_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_ProxIR_2__PS CYREG_PRT4_PS
#define Pin_ProxIR_2__SLW CYREG_PRT4_SLW

/* Pin_ProxIR_3 */
#define Pin_ProxIR_3__0__MASK 0x04u
#define Pin_ProxIR_3__0__PC CYREG_PRT4_PC2
#define Pin_ProxIR_3__0__PORT 4
#define Pin_ProxIR_3__0__SHIFT 2
#define Pin_ProxIR_3__AG CYREG_PRT4_AG
#define Pin_ProxIR_3__AMUX CYREG_PRT4_AMUX
#define Pin_ProxIR_3__BIE CYREG_PRT4_BIE
#define Pin_ProxIR_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_ProxIR_3__BYP CYREG_PRT4_BYP
#define Pin_ProxIR_3__CTL CYREG_PRT4_CTL
#define Pin_ProxIR_3__DM0 CYREG_PRT4_DM0
#define Pin_ProxIR_3__DM1 CYREG_PRT4_DM1
#define Pin_ProxIR_3__DM2 CYREG_PRT4_DM2
#define Pin_ProxIR_3__DR CYREG_PRT4_DR
#define Pin_ProxIR_3__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_ProxIR_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_ProxIR_3__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_ProxIR_3__PORT 4
#define Pin_ProxIR_3__PRT CYREG_PRT4_PRT
#define Pin_ProxIR_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_ProxIR_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_ProxIR_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_ProxIR_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_ProxIR_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_ProxIR_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_ProxIR_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_ProxIR_3__PS CYREG_PRT4_PS
#define Pin_ProxIR_3__SLW CYREG_PRT4_SLW

/* Pin_PulseRef */
#define Pin_PulseRef__0__MASK 0x02u
#define Pin_PulseRef__0__PC CYREG_PRT0_PC1
#define Pin_PulseRef__0__PORT 0
#define Pin_PulseRef__0__SHIFT 1
#define Pin_PulseRef__AG CYREG_PRT0_AG
#define Pin_PulseRef__AMUX CYREG_PRT0_AMUX
#define Pin_PulseRef__BIE CYREG_PRT0_BIE
#define Pin_PulseRef__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_PulseRef__BYP CYREG_PRT0_BYP
#define Pin_PulseRef__CTL CYREG_PRT0_CTL
#define Pin_PulseRef__DM0 CYREG_PRT0_DM0
#define Pin_PulseRef__DM1 CYREG_PRT0_DM1
#define Pin_PulseRef__DM2 CYREG_PRT0_DM2
#define Pin_PulseRef__DR CYREG_PRT0_DR
#define Pin_PulseRef__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_PulseRef__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_PulseRef__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_PulseRef__PORT 0
#define Pin_PulseRef__PRT CYREG_PRT0_PRT
#define Pin_PulseRef__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_PulseRef__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_PulseRef__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_PulseRef__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_PulseRef__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_PulseRef__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_PulseRef__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_PulseRef__PS CYREG_PRT0_PS
#define Pin_PulseRef__SLW CYREG_PRT0_SLW

/* Pin_Rx_Debug */
#define Pin_Rx_Debug__0__MASK 0x10u
#define Pin_Rx_Debug__0__PC CYREG_PRT6_PC4
#define Pin_Rx_Debug__0__PORT 6
#define Pin_Rx_Debug__0__SHIFT 4
#define Pin_Rx_Debug__AG CYREG_PRT6_AG
#define Pin_Rx_Debug__AMUX CYREG_PRT6_AMUX
#define Pin_Rx_Debug__BIE CYREG_PRT6_BIE
#define Pin_Rx_Debug__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_Rx_Debug__BYP CYREG_PRT6_BYP
#define Pin_Rx_Debug__CTL CYREG_PRT6_CTL
#define Pin_Rx_Debug__DM0 CYREG_PRT6_DM0
#define Pin_Rx_Debug__DM1 CYREG_PRT6_DM1
#define Pin_Rx_Debug__DM2 CYREG_PRT6_DM2
#define Pin_Rx_Debug__DR CYREG_PRT6_DR
#define Pin_Rx_Debug__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_Rx_Debug__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_Rx_Debug__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_Rx_Debug__MASK 0x10u
#define Pin_Rx_Debug__PORT 6
#define Pin_Rx_Debug__PRT CYREG_PRT6_PRT
#define Pin_Rx_Debug__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_Rx_Debug__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_Rx_Debug__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_Rx_Debug__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_Rx_Debug__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_Rx_Debug__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_Rx_Debug__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_Rx_Debug__PS CYREG_PRT6_PS
#define Pin_Rx_Debug__SHIFT 4
#define Pin_Rx_Debug__SLW CYREG_PRT6_SLW

/* Pin_Tx_Debug */
#define Pin_Tx_Debug__0__MASK 0x20u
#define Pin_Tx_Debug__0__PC CYREG_PRT6_PC5
#define Pin_Tx_Debug__0__PORT 6
#define Pin_Tx_Debug__0__SHIFT 5
#define Pin_Tx_Debug__AG CYREG_PRT6_AG
#define Pin_Tx_Debug__AMUX CYREG_PRT6_AMUX
#define Pin_Tx_Debug__BIE CYREG_PRT6_BIE
#define Pin_Tx_Debug__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_Tx_Debug__BYP CYREG_PRT6_BYP
#define Pin_Tx_Debug__CTL CYREG_PRT6_CTL
#define Pin_Tx_Debug__DM0 CYREG_PRT6_DM0
#define Pin_Tx_Debug__DM1 CYREG_PRT6_DM1
#define Pin_Tx_Debug__DM2 CYREG_PRT6_DM2
#define Pin_Tx_Debug__DR CYREG_PRT6_DR
#define Pin_Tx_Debug__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_Tx_Debug__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_Tx_Debug__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_Tx_Debug__MASK 0x20u
#define Pin_Tx_Debug__PORT 6
#define Pin_Tx_Debug__PRT CYREG_PRT6_PRT
#define Pin_Tx_Debug__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_Tx_Debug__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_Tx_Debug__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_Tx_Debug__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_Tx_Debug__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_Tx_Debug__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_Tx_Debug__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_Tx_Debug__PS CYREG_PRT6_PS
#define Pin_Tx_Debug__SHIFT 5
#define Pin_Tx_Debug__SLW CYREG_PRT6_SLW

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_PRT15_PC7
#define USBUART_1_Dm__0__PORT 15
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__PORT 15
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_PRT15_PC6
#define USBUART_1_Dp__0__PORT 15
#define USBUART_1_Dp__0__SHIFT 6
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU15_SNAP

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Pin_DevId_0 */
#define Pin_DevId_0__0__MASK 0x01u
#define Pin_DevId_0__0__PC CYREG_PRT5_PC0
#define Pin_DevId_0__0__PORT 5
#define Pin_DevId_0__0__SHIFT 0
#define Pin_DevId_0__AG CYREG_PRT5_AG
#define Pin_DevId_0__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_0__BIE CYREG_PRT5_BIE
#define Pin_DevId_0__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_0__BYP CYREG_PRT5_BYP
#define Pin_DevId_0__CTL CYREG_PRT5_CTL
#define Pin_DevId_0__DM0 CYREG_PRT5_DM0
#define Pin_DevId_0__DM1 CYREG_PRT5_DM1
#define Pin_DevId_0__DM2 CYREG_PRT5_DM2
#define Pin_DevId_0__DR CYREG_PRT5_DR
#define Pin_DevId_0__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_0__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_0__MASK 0x01u
#define Pin_DevId_0__PORT 5
#define Pin_DevId_0__PRT CYREG_PRT5_PRT
#define Pin_DevId_0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_0__PS CYREG_PRT5_PS
#define Pin_DevId_0__SHIFT 0
#define Pin_DevId_0__SLW CYREG_PRT5_SLW

/* Pin_DevId_1 */
#define Pin_DevId_1__0__MASK 0x02u
#define Pin_DevId_1__0__PC CYREG_PRT5_PC1
#define Pin_DevId_1__0__PORT 5
#define Pin_DevId_1__0__SHIFT 1
#define Pin_DevId_1__AG CYREG_PRT5_AG
#define Pin_DevId_1__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_1__BIE CYREG_PRT5_BIE
#define Pin_DevId_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_1__BYP CYREG_PRT5_BYP
#define Pin_DevId_1__CTL CYREG_PRT5_CTL
#define Pin_DevId_1__DM0 CYREG_PRT5_DM0
#define Pin_DevId_1__DM1 CYREG_PRT5_DM1
#define Pin_DevId_1__DM2 CYREG_PRT5_DM2
#define Pin_DevId_1__DR CYREG_PRT5_DR
#define Pin_DevId_1__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_1__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_1__MASK 0x02u
#define Pin_DevId_1__PORT 5
#define Pin_DevId_1__PRT CYREG_PRT5_PRT
#define Pin_DevId_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_1__PS CYREG_PRT5_PS
#define Pin_DevId_1__SHIFT 1
#define Pin_DevId_1__SLW CYREG_PRT5_SLW

/* Pin_DevId_2 */
#define Pin_DevId_2__0__MASK 0x04u
#define Pin_DevId_2__0__PC CYREG_PRT5_PC2
#define Pin_DevId_2__0__PORT 5
#define Pin_DevId_2__0__SHIFT 2
#define Pin_DevId_2__AG CYREG_PRT5_AG
#define Pin_DevId_2__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_2__BIE CYREG_PRT5_BIE
#define Pin_DevId_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_2__BYP CYREG_PRT5_BYP
#define Pin_DevId_2__CTL CYREG_PRT5_CTL
#define Pin_DevId_2__DM0 CYREG_PRT5_DM0
#define Pin_DevId_2__DM1 CYREG_PRT5_DM1
#define Pin_DevId_2__DM2 CYREG_PRT5_DM2
#define Pin_DevId_2__DR CYREG_PRT5_DR
#define Pin_DevId_2__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_2__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_2__MASK 0x04u
#define Pin_DevId_2__PORT 5
#define Pin_DevId_2__PRT CYREG_PRT5_PRT
#define Pin_DevId_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_2__PS CYREG_PRT5_PS
#define Pin_DevId_2__SHIFT 2
#define Pin_DevId_2__SLW CYREG_PRT5_SLW

/* Pin_DevId_3 */
#define Pin_DevId_3__0__MASK 0x08u
#define Pin_DevId_3__0__PC CYREG_PRT5_PC3
#define Pin_DevId_3__0__PORT 5
#define Pin_DevId_3__0__SHIFT 3
#define Pin_DevId_3__AG CYREG_PRT5_AG
#define Pin_DevId_3__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_3__BIE CYREG_PRT5_BIE
#define Pin_DevId_3__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_3__BYP CYREG_PRT5_BYP
#define Pin_DevId_3__CTL CYREG_PRT5_CTL
#define Pin_DevId_3__DM0 CYREG_PRT5_DM0
#define Pin_DevId_3__DM1 CYREG_PRT5_DM1
#define Pin_DevId_3__DM2 CYREG_PRT5_DM2
#define Pin_DevId_3__DR CYREG_PRT5_DR
#define Pin_DevId_3__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_3__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_3__MASK 0x08u
#define Pin_DevId_3__PORT 5
#define Pin_DevId_3__PRT CYREG_PRT5_PRT
#define Pin_DevId_3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_3__PS CYREG_PRT5_PS
#define Pin_DevId_3__SHIFT 3
#define Pin_DevId_3__SLW CYREG_PRT5_SLW

/* Pin_DevId_4 */
#define Pin_DevId_4__0__MASK 0x10u
#define Pin_DevId_4__0__PC CYREG_PRT5_PC4
#define Pin_DevId_4__0__PORT 5
#define Pin_DevId_4__0__SHIFT 4
#define Pin_DevId_4__AG CYREG_PRT5_AG
#define Pin_DevId_4__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_4__BIE CYREG_PRT5_BIE
#define Pin_DevId_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_4__BYP CYREG_PRT5_BYP
#define Pin_DevId_4__CTL CYREG_PRT5_CTL
#define Pin_DevId_4__DM0 CYREG_PRT5_DM0
#define Pin_DevId_4__DM1 CYREG_PRT5_DM1
#define Pin_DevId_4__DM2 CYREG_PRT5_DM2
#define Pin_DevId_4__DR CYREG_PRT5_DR
#define Pin_DevId_4__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_4__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_4__MASK 0x10u
#define Pin_DevId_4__PORT 5
#define Pin_DevId_4__PRT CYREG_PRT5_PRT
#define Pin_DevId_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_4__PS CYREG_PRT5_PS
#define Pin_DevId_4__SHIFT 4
#define Pin_DevId_4__SLW CYREG_PRT5_SLW

/* Pin_DevId_5 */
#define Pin_DevId_5__0__MASK 0x20u
#define Pin_DevId_5__0__PC CYREG_PRT5_PC5
#define Pin_DevId_5__0__PORT 5
#define Pin_DevId_5__0__SHIFT 5
#define Pin_DevId_5__AG CYREG_PRT5_AG
#define Pin_DevId_5__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_5__BIE CYREG_PRT5_BIE
#define Pin_DevId_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_5__BYP CYREG_PRT5_BYP
#define Pin_DevId_5__CTL CYREG_PRT5_CTL
#define Pin_DevId_5__DM0 CYREG_PRT5_DM0
#define Pin_DevId_5__DM1 CYREG_PRT5_DM1
#define Pin_DevId_5__DM2 CYREG_PRT5_DM2
#define Pin_DevId_5__DR CYREG_PRT5_DR
#define Pin_DevId_5__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_5__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_5__MASK 0x20u
#define Pin_DevId_5__PORT 5
#define Pin_DevId_5__PRT CYREG_PRT5_PRT
#define Pin_DevId_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_5__PS CYREG_PRT5_PS
#define Pin_DevId_5__SHIFT 5
#define Pin_DevId_5__SLW CYREG_PRT5_SLW

/* Pin_DevId_6 */
#define Pin_DevId_6__0__MASK 0x40u
#define Pin_DevId_6__0__PC CYREG_PRT5_PC6
#define Pin_DevId_6__0__PORT 5
#define Pin_DevId_6__0__SHIFT 6
#define Pin_DevId_6__AG CYREG_PRT5_AG
#define Pin_DevId_6__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_6__BIE CYREG_PRT5_BIE
#define Pin_DevId_6__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_6__BYP CYREG_PRT5_BYP
#define Pin_DevId_6__CTL CYREG_PRT5_CTL
#define Pin_DevId_6__DM0 CYREG_PRT5_DM0
#define Pin_DevId_6__DM1 CYREG_PRT5_DM1
#define Pin_DevId_6__DM2 CYREG_PRT5_DM2
#define Pin_DevId_6__DR CYREG_PRT5_DR
#define Pin_DevId_6__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_6__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_6__MASK 0x40u
#define Pin_DevId_6__PORT 5
#define Pin_DevId_6__PRT CYREG_PRT5_PRT
#define Pin_DevId_6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_6__PS CYREG_PRT5_PS
#define Pin_DevId_6__SHIFT 6
#define Pin_DevId_6__SLW CYREG_PRT5_SLW

/* Pin_DevId_7 */
#define Pin_DevId_7__0__MASK 0x80u
#define Pin_DevId_7__0__PC CYREG_PRT5_PC7
#define Pin_DevId_7__0__PORT 5
#define Pin_DevId_7__0__SHIFT 7
#define Pin_DevId_7__AG CYREG_PRT5_AG
#define Pin_DevId_7__AMUX CYREG_PRT5_AMUX
#define Pin_DevId_7__BIE CYREG_PRT5_BIE
#define Pin_DevId_7__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_DevId_7__BYP CYREG_PRT5_BYP
#define Pin_DevId_7__CTL CYREG_PRT5_CTL
#define Pin_DevId_7__DM0 CYREG_PRT5_DM0
#define Pin_DevId_7__DM1 CYREG_PRT5_DM1
#define Pin_DevId_7__DM2 CYREG_PRT5_DM2
#define Pin_DevId_7__DR CYREG_PRT5_DR
#define Pin_DevId_7__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_DevId_7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_DevId_7__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_DevId_7__MASK 0x80u
#define Pin_DevId_7__PORT 5
#define Pin_DevId_7__PRT CYREG_PRT5_PRT
#define Pin_DevId_7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_DevId_7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_DevId_7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_DevId_7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_DevId_7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_DevId_7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_DevId_7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_DevId_7__PS CYREG_PRT5_PS
#define Pin_DevId_7__SHIFT 7
#define Pin_DevId_7__SLW CYREG_PRT5_SLW

/* Pin_Rx_Net */
#define Pin_Rx_Net__0__MASK 0x40u
#define Pin_Rx_Net__0__PC CYREG_PRT6_PC6
#define Pin_Rx_Net__0__PORT 6
#define Pin_Rx_Net__0__SHIFT 6
#define Pin_Rx_Net__AG CYREG_PRT6_AG
#define Pin_Rx_Net__AMUX CYREG_PRT6_AMUX
#define Pin_Rx_Net__BIE CYREG_PRT6_BIE
#define Pin_Rx_Net__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_Rx_Net__BYP CYREG_PRT6_BYP
#define Pin_Rx_Net__CTL CYREG_PRT6_CTL
#define Pin_Rx_Net__DM0 CYREG_PRT6_DM0
#define Pin_Rx_Net__DM1 CYREG_PRT6_DM1
#define Pin_Rx_Net__DM2 CYREG_PRT6_DM2
#define Pin_Rx_Net__DR CYREG_PRT6_DR
#define Pin_Rx_Net__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_Rx_Net__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_Rx_Net__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_Rx_Net__MASK 0x40u
#define Pin_Rx_Net__PORT 6
#define Pin_Rx_Net__PRT CYREG_PRT6_PRT
#define Pin_Rx_Net__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_Rx_Net__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_Rx_Net__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_Rx_Net__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_Rx_Net__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_Rx_Net__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_Rx_Net__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_Rx_Net__PS CYREG_PRT6_PS
#define Pin_Rx_Net__SHIFT 6
#define Pin_Rx_Net__SLW CYREG_PRT6_SLW

/* Pin_Tx_Net */
#define Pin_Tx_Net__0__MASK 0x80u
#define Pin_Tx_Net__0__PC CYREG_PRT6_PC7
#define Pin_Tx_Net__0__PORT 6
#define Pin_Tx_Net__0__SHIFT 7
#define Pin_Tx_Net__AG CYREG_PRT6_AG
#define Pin_Tx_Net__AMUX CYREG_PRT6_AMUX
#define Pin_Tx_Net__BIE CYREG_PRT6_BIE
#define Pin_Tx_Net__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_Tx_Net__BYP CYREG_PRT6_BYP
#define Pin_Tx_Net__CTL CYREG_PRT6_CTL
#define Pin_Tx_Net__DM0 CYREG_PRT6_DM0
#define Pin_Tx_Net__DM1 CYREG_PRT6_DM1
#define Pin_Tx_Net__DM2 CYREG_PRT6_DM2
#define Pin_Tx_Net__DR CYREG_PRT6_DR
#define Pin_Tx_Net__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_Tx_Net__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_Tx_Net__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_Tx_Net__MASK 0x80u
#define Pin_Tx_Net__PORT 6
#define Pin_Tx_Net__PRT CYREG_PRT6_PRT
#define Pin_Tx_Net__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_Tx_Net__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_Tx_Net__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_Tx_Net__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_Tx_Net__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_Tx_Net__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_Tx_Net__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_Tx_Net__PS CYREG_PRT6_PS
#define Pin_Tx_Net__SHIFT 7
#define Pin_Tx_Net__SLW CYREG_PRT6_SLW

/* Led_test1 */
#define Led_test1__0__MASK 0x08u
#define Led_test1__0__PC CYREG_PRT6_PC3
#define Led_test1__0__PORT 6
#define Led_test1__0__SHIFT 3
#define Led_test1__AG CYREG_PRT6_AG
#define Led_test1__AMUX CYREG_PRT6_AMUX
#define Led_test1__BIE CYREG_PRT6_BIE
#define Led_test1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Led_test1__BYP CYREG_PRT6_BYP
#define Led_test1__CTL CYREG_PRT6_CTL
#define Led_test1__DM0 CYREG_PRT6_DM0
#define Led_test1__DM1 CYREG_PRT6_DM1
#define Led_test1__DM2 CYREG_PRT6_DM2
#define Led_test1__DR CYREG_PRT6_DR
#define Led_test1__INP_DIS CYREG_PRT6_INP_DIS
#define Led_test1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Led_test1__LCD_EN CYREG_PRT6_LCD_EN
#define Led_test1__PORT 6
#define Led_test1__PRT CYREG_PRT6_PRT
#define Led_test1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Led_test1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Led_test1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Led_test1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Led_test1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Led_test1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Led_test1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Led_test1__PS CYREG_PRT6_PS
#define Led_test1__SLW CYREG_PRT6_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* DMA */
#define DMA_CHANNELS_USED__MASK0 0x00000010u
#define DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL1
#define DMA__DRQ_NUMBER 4
#define DMA__NUMBEROF_TDS 0
#define DMA__PRIORITY 2
#define DMA__TERMIN_EN 0
#define DMA__TERMIN_SEL 0
#define DMA__TERMOUT0_EN 0
#define DMA__TERMOUT0_SEL 0
#define DMA__TERMOUT1_EN 0
#define DMA__TERMOUT1_SEL 0

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_USBUART_1 1
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 0
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PANTHER
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 33000000U
#define BCLK__BUS_CLK__KHZ 33000U
#define BCLK__BUS_CLK__MHZ 33U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x0E13C069
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PANTHER_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DATA_CACHE_ENABLED 0
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DBG_DBE
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 4096
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 16384
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock__CFG2_SRC_SEL_MASK 0x07u
#define Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock__PM_ACT_MSK 0x08u
#define Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock__PM_STBY_MSK 0x08u
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define CyBtldr_USBUART_1 CYDEV_BOOTLOADER_IO_COMP_USBUART_1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PrISM_PulseIndicator_sC8_PrISMdp_u0__F1_REG CYREG_B1_UDB09_F1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
