<stg><name>case_1</name>


<trans_list>

<trans id="710" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:75 %in_data_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="in_data_2_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:80 %in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="in_data_7_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:81 %in8 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="in8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:96 %trunc_ln181 = trunc i16 %in_data_2_read

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:97 %sext_ln181 = sext i4 %in8

]]></Node>
<StgValue><ssdm name="sext_ln181"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:98 %m19 = mul i10 %trunc_ln181, i10 %sext_ln181

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:108 %sext_ln183 = sext i10 %m19

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:109 %mul_ln183 = mul i20 %sext_ln183, i20 %sext_ln183

]]></Node>
<StgValue><ssdm name="mul_ln183"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:110 %specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln183, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:111 %m21 = trunc i20 %mul_ln183

]]></Node>
<StgValue><ssdm name="m21"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:128 %trunc_ln188 = trunc i20 %mul_ln183

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:76 %in_data_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="in_data_4_read"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:77 %in6 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="in6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:78 %in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="in_data_6_read"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:79 %in7 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="in7"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:82 %in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="in_data_9_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:83 %in10 = trunc i16 %in_data_9_read

]]></Node>
<StgValue><ssdm name="in10"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:90 %in_data_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="in_data_14_read"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:91 %in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="in_data_15_read"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:100 %trunc_ln182 = trunc i16 %in_data_15_read

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:101 %zext_ln182 = zext i3 %trunc_ln182

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:102 %zext_ln182_1 = zext i3 %in10

]]></Node>
<StgValue><ssdm name="zext_ln182_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:103 %mul_ln182 = mul i6 %zext_ln182, i6 %zext_ln182_1

]]></Node>
<StgValue><ssdm name="mul_ln182"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:104 %m20 = trunc i6 %mul_ln182

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:105 %specfucore_ln2 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln182, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="19" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:114 %zext_ln184 = zext i16 %in6

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:115 %zext_ln184_1 = zext i9 %in7

]]></Node>
<StgValue><ssdm name="zext_ln184_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:116 %mul_ln184 = mul i19 %zext_ln184, i19 %zext_ln184_1

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:117 %m22 = trunc i19 %mul_ln184

]]></Node>
<StgValue><ssdm name="m22"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:118 %specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln184, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:120 %trunc_ln185 = trunc i16 %in_data_4_read

]]></Node>
<StgValue><ssdm name="trunc_ln185"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:121 %m23 = mul i9 %trunc_ln185, i9 %m21

]]></Node>
<StgValue><ssdm name="m23"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:122 %trunc_ln186 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:123 %trunc_ln186_1 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="trunc_ln186_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:124 %m24 = mul i6 %trunc_ln186, i6 %trunc_ln186_1

]]></Node>
<StgValue><ssdm name="m24"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:129 %trunc_ln188_1 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln188_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:130 %m26 = mul i10 %trunc_ln188_1, i10 %trunc_ln188

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:133 %trunc_ln190 = trunc i9 %m23

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:140 %trunc_ln192 = trunc i16 %in_data_14_read

]]></Node>
<StgValue><ssdm name="trunc_ln192"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:141 %zext_ln192 = zext i3 %trunc_ln192

]]></Node>
<StgValue><ssdm name="zext_ln192"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:142 %zext_ln192_1 = zext i3 %m20

]]></Node>
<StgValue><ssdm name="zext_ln192_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:143 %mul_ln192 = mul i6 %zext_ln192, i6 %zext_ln192_1

]]></Node>
<StgValue><ssdm name="mul_ln192"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:144 %m30 = trunc i6 %mul_ln192

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:145 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln192, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:170 %trunc_ln215 = trunc i10 %m26

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:193 %trunc_ln202 = trunc i10 %m26

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:84 %in_data_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="in_data_10_read"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:85 %in11 = trunc i16 %in_data_10_read

]]></Node>
<StgValue><ssdm name="in11"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:86 %in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="in_data_12_read"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:87 %in13 = trunc i16 %in_data_12_read

]]></Node>
<StgValue><ssdm name="in13"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:88 %in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="in_data_13_read"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:89 %in14 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="in14"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:92 %in_data_16_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="in_data_16_read"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:93 %in17 = trunc i16 %in_data_16_read

]]></Node>
<StgValue><ssdm name="in17"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:94 %in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="in_data_17_read"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:95 %in18 = trunc i16 %in_data_17_read

]]></Node>
<StgValue><ssdm name="in18"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:125 %sext_ln187 = sext i8 %in14

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:126 %trunc_ln187 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="trunc_ln187"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:127 %m25 = add i5 %trunc_ln187, i5 %in13

]]></Node>
<StgValue><ssdm name="m25"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:131 %sext_ln189 = sext i6 %m24

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:132 %add_ln189 = add i9 %sext_ln187, i9 %sext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:134 %trunc_ln190_1 = trunc i16 %in_data_13_read

]]></Node>
<StgValue><ssdm name="trunc_ln190_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:135 %m28 = mul i7 %trunc_ln190_1, i7 %trunc_ln190

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:136 %sext_ln191 = sext i9 %in18

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:137 %sext_ln191_1 = sext i9 %in11

]]></Node>
<StgValue><ssdm name="sext_ln191_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:138 %add_ln191 = add i10 %sext_ln191, i10 %sext_ln191_1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:147 %m31 = add i10 %in17, i10 %add_ln191

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:148 %m32 = add i10 %in17, i10 %sext_ln191

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:150 %zext_ln195 = zext i10 %in17

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:151 %zext_ln195_1 = zext i10 %in17

]]></Node>
<StgValue><ssdm name="zext_ln195_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:152 %zext_ln195_2 = zext i10 %m26

]]></Node>
<StgValue><ssdm name="zext_ln195_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:153 %mul_ln195 = mul i20 %zext_ln195_1, i20 %zext_ln195_2

]]></Node>
<StgValue><ssdm name="mul_ln195"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:154 %trunc_ln210 = trunc i20 %mul_ln195

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:155 %specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln195, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln15"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:165 %zext_ln197 = zext i9 %m22

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:166 %mul_ln197 = mul i19 %zext_ln197, i19 %zext_ln195

]]></Node>
<StgValue><ssdm name="mul_ln197"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:167 %m35 = trunc i19 %mul_ln197

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:168 %specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln197, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln17"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:180 %trunc_ln200 = trunc i10 %add_ln191

]]></Node>
<StgValue><ssdm name="trunc_ln200"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:201 %trunc_ln204 = trunc i10 %add_ln191

]]></Node>
<StgValue><ssdm name="trunc_ln204"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:202 %sext_ln204 = sext i3 %m30

]]></Node>
<StgValue><ssdm name="sext_ln204"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:203 %m42 = add i8 %trunc_ln204, i8 %sext_ln204

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:645 %sext_ln308 = sext i9 %add_ln189

]]></Node>
<StgValue><ssdm name="sext_ln308"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:646 %sext_ln309 = sext i9 %m35

]]></Node>
<StgValue><ssdm name="sext_ln309"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:662 %write_ln308 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln308

]]></Node>
<StgValue><ssdm name="write_ln308"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:663 %write_ln309 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln309

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:158 %sext_ln196 = sext i9 %in18

]]></Node>
<StgValue><ssdm name="sext_ln196"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:159 %zext_ln196 = zext i10 %m31

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:160 %mul_ln196 = mul i19 %zext_ln196, i19 %sext_ln196

]]></Node>
<StgValue><ssdm name="mul_ln196"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:161 %m34 = trunc i19 %mul_ln196

]]></Node>
<StgValue><ssdm name="m34"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:162 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln196, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:172 %zext_ln199 = zext i9 %m23

]]></Node>
<StgValue><ssdm name="zext_ln199"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:173 %zext_ln199_1 = zext i10 %m32

]]></Node>
<StgValue><ssdm name="zext_ln199_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:174 %mul_ln199 = mul i19 %zext_ln199, i19 %zext_ln199_1

]]></Node>
<StgValue><ssdm name="mul_ln199"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:175 %trunc_ln214 = trunc i19 %mul_ln199

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:176 %specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln199, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln19"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:179 %zext_ln200 = zext i9 %m21

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:181 %zext_ln200_1 = zext i3 %trunc_ln200

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:182 %zext_ln200_2 = zext i10 %add_ln191

]]></Node>
<StgValue><ssdm name="zext_ln200_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:183 %mul_ln200 = mul i11 %zext_ln200, i11 %zext_ln200_2

]]></Node>
<StgValue><ssdm name="mul_ln200"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:184 %trunc_ln206 = trunc i11 %mul_ln200

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:185 %specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln200, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln20"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:189 %mul_ln201 = mul i7 %zext_ln200_1, i7 %m28

]]></Node>
<StgValue><ssdm name="mul_ln201"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:190 %m39 = trunc i7 %mul_ln201

]]></Node>
<StgValue><ssdm name="m39"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:191 %specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln201, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln21"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:204 %m43 = mul i10 %m32, i10 %trunc_ln210

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:207 %trunc_ln206_1 = trunc i10 %m43

]]></Node>
<StgValue><ssdm name="trunc_ln206_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:245 %trunc_ln214_1 = trunc i10 %m43

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:194 %m40 = mul i7 %trunc_ln202, i7 %m28

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:196 %zext_ln203 = zext i3 %m39

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:197 %mul_ln203 = mul i7 %zext_ln203, i7 %m28

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:198 %m41 = trunc i7 %mul_ln203

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:199 %specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln203, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln23"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:208 %m44 = mul i5 %trunc_ln206, i5 %trunc_ln206_1

]]></Node>
<StgValue><ssdm name="m44"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:246 %m52 = mul i9 %trunc_ln214, i9 %trunc_ln214_1

]]></Node>
<StgValue><ssdm name="m52"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:188 %zext_ln201 = zext i7 %m28

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:206 %zext_ln206_1 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:210 %zext_ln207 = zext i8 %m42

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:211 %zext_ln207_1 = zext i8 %m42

]]></Node>
<StgValue><ssdm name="zext_ln207_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:213 %zext_ln207_3 = zext i10 %m34

]]></Node>
<StgValue><ssdm name="zext_ln207_3"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:214 %mul_ln207 = mul i17 %zext_ln207_3, i17 %zext_ln207_1

]]></Node>
<StgValue><ssdm name="mul_ln207"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:215 %m45 = trunc i17 %mul_ln207

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:216 %specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln207, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln27"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:219 %sext_ln208 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln208"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:220 %sext_ln208_1 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln208_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:221 %mul_ln208 = mul i11 %zext_ln201, i11 %sext_ln208_1

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:222 %m46 = trunc i11 %mul_ln208

]]></Node>
<StgValue><ssdm name="m46"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:223 %specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln208, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln28"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:226 %zext_ln209 = zext i5 %m44

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:230 %mul_ln211 = mul i15 %zext_ln206_1, i15 %zext_ln207

]]></Node>
<StgValue><ssdm name="mul_ln211"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:231 %m49 = trunc i15 %mul_ln211

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:232 %specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln211, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln31"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:235 %zext_ln212 = zext i7 %m40

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.71:236 %mul_ln212 = mul i12 %zext_ln212, i12 %sext_ln208

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.71:237 %m50 = trunc i12 %mul_ln212

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:238 %specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln212, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln32"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:247 %sext_ln215 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:248 %mul_ln215 = mul i5 %m25, i5 %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:249 %m53 = mul i5 %mul_ln215, i5 %trunc_ln215

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:250 %sext_ln216 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln216"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:252 %trunc_ln216 = trunc i15 %mul_ln211

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.71:254 %trunc_ln222 = trunc i12 %mul_ln212

]]></Node>
<StgValue><ssdm name="trunc_ln222"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:266 %mul_ln220 = mul i7 %zext_ln209, i7 %sext_ln216

]]></Node>
<StgValue><ssdm name="mul_ln220"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:267 %m58 = trunc i7 %mul_ln220

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:268 %specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln220, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln40"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.71:284 %trunc_ln225 = trunc i12 %mul_ln212

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:647 %sext_ln310 = sext i5 %m46

]]></Node>
<StgValue><ssdm name="sext_ln310"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:664 %write_ln310 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln310

]]></Node>
<StgValue><ssdm name="write_ln310"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:225 %sext_ln209 = sext i5 %m44

]]></Node>
<StgValue><ssdm name="sext_ln209"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:227 %m47 = mul i8 %m45, i8 %sext_ln209

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:251 %sext_ln216_1 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln216_1"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:253 %m54 = add i4 %trunc_ln216, i4 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:255 %m55 = add i7 %m50, i7 %m49

]]></Node>
<StgValue><ssdm name="m55"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:271 %sext_ln221 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln221"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:272 %mul_ln221 = mul i8 %sext_ln209, i8 %sext_ln221

]]></Node>
<StgValue><ssdm name="mul_ln221"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:273 %specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln221, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln41"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:274 %m59 = trunc i8 %mul_ln221

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:276 %trunc_ln222_1 = trunc i4 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln222_1"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
fpga_resource_hint.entry.71:277 %m60 = add i2 %trunc_ln222_1, i2 %trunc_ln222

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:278 %sext_ln223 = sext i7 %m50

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:279 %sext_ln223_1 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:280 %m61 = add i8 %sext_ln223, i8 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="m61"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:285 %trunc_ln225_1 = trunc i4 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:286 %m63 = mul i3 %trunc_ln225_1, i3 %trunc_ln225

]]></Node>
<StgValue><ssdm name="m63"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:287 %sext_ln226 = sext i7 %m55

]]></Node>
<StgValue><ssdm name="sext_ln226"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:288 %sext_ln226_1 = sext i9 %m52

]]></Node>
<StgValue><ssdm name="sext_ln226_1"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:289 %add_ln226 = add i10 %sext_ln226_1, i10 %sext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:290 %sext_ln226_2 = sext i10 %add_ln226

]]></Node>
<StgValue><ssdm name="sext_ln226_2"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:648 %sext_ln311 = sext i8 %m47

]]></Node>
<StgValue><ssdm name="sext_ln311"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:665 %write_ln311 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln311

]]></Node>
<StgValue><ssdm name="write_ln311"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:666 %write_ln312 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln226_2

]]></Node>
<StgValue><ssdm name="write_ln312"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:205 %zext_ln206 = zext i10 %m43

]]></Node>
<StgValue><ssdm name="zext_ln206"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:212 %zext_ln207_2 = zext i10 %m34

]]></Node>
<StgValue><ssdm name="zext_ln207_2"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:228 %m48 = mul i10 %trunc_ln210, i10 %m43

]]></Node>
<StgValue><ssdm name="m48"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:241 %mul_ln213 = mul i20 %zext_ln207_2, i20 %zext_ln206

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:242 %m51 = trunc i20 %mul_ln213

]]></Node>
<StgValue><ssdm name="m51"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:243 %specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln213, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln33"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:303 %sext_ln229 = sext i3 %m63

]]></Node>
<StgValue><ssdm name="sext_ln229"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:304 %sext_ln229_1 = sext i8 %m61

]]></Node>
<StgValue><ssdm name="sext_ln229_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:305 %mul_ln229 = mul i11 %sext_ln229_1, i11 %sext_ln229

]]></Node>
<StgValue><ssdm name="mul_ln229"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:306 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln229, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:307 %m67 = trunc i11 %mul_ln229

]]></Node>
<StgValue><ssdm name="m67"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:257 %zext_ln218 = zext i5 %m53

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:258 %sext_ln218 = sext i4 %m54

]]></Node>
<StgValue><ssdm name="sext_ln218"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:259 %mul_ln218 = mul i9 %zext_ln218, i9 %sext_ln218

]]></Node>
<StgValue><ssdm name="mul_ln218"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:260 %m56 = trunc i9 %mul_ln218

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:261 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln218, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:263 %sext_ln219 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln219"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:264 %m57 = add i10 %m43, i10 %sext_ln219

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:281 %sext_ln224 = sext i7 %m49

]]></Node>
<StgValue><ssdm name="sext_ln224"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:282 %sext_ln224_1 = sext i8 %m45

]]></Node>
<StgValue><ssdm name="sext_ln224_1"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:283 %m62 = mul i11 %sext_ln224_1, i11 %sext_ln224

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:292 %zext_ln227 = zext i10 %m51

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:293 %zext_ln227_1 = zext i10 %m51

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:294 %zext_ln227_2 = zext i10 %m48

]]></Node>
<StgValue><ssdm name="zext_ln227_2"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:295 %mul_ln227 = mul i20 %zext_ln227_1, i20 %zext_ln227_2

]]></Node>
<StgValue><ssdm name="mul_ln227"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:296 %m65 = trunc i20 %mul_ln227

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:297 %specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln227, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln47"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:300 %trunc_ln228 = trunc i10 %m57

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:310 %sext_ln230 = sext i8 %m67

]]></Node>
<StgValue><ssdm name="sext_ln230"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:311 %zext_ln230 = zext i8 %m67

]]></Node>
<StgValue><ssdm name="zext_ln230"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:312 %mul_ln230 = mul i9 %zext_ln230, i9 %sext_ln218

]]></Node>
<StgValue><ssdm name="mul_ln230"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:313 %m68 = trunc i9 %mul_ln230

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:314 %specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln230, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln50"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:317 %mul_ln231 = mul i18 %zext_ln227, i18 %sext_ln230

]]></Node>
<StgValue><ssdm name="mul_ln231"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:318 %m69 = trunc i18 %mul_ln231

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:319 %specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln231, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln51"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:324 %sext_ln233 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln233"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:325 %m71 = add i10 %sext_ln233, i10 %m57

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:326 %m72 = mul i4 %m56, i4 %m54

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.71:331 %sext_ln236 = sext i3 %m58

]]></Node>
<StgValue><ssdm name="sext_ln236"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:332 %trunc_ln236 = trunc i10 %m57

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:333 %zext_ln236 = zext i4 %trunc_ln236

]]></Node>
<StgValue><ssdm name="zext_ln236"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:334 %mul_ln236 = mul i7 %zext_ln236, i7 %sext_ln236

]]></Node>
<StgValue><ssdm name="mul_ln236"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:335 %m74 = trunc i7 %mul_ln236

]]></Node>
<StgValue><ssdm name="m74"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:336 %specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln236, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln56"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:387 %trunc_ln245 = trunc i10 %m71

]]></Node>
<StgValue><ssdm name="trunc_ln245"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:649 %sext_ln313 = sext i4 %m68

]]></Node>
<StgValue><ssdm name="sext_ln313"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:667 %write_ln313 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln313

]]></Node>
<StgValue><ssdm name="write_ln313"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:299 %sext_ln228 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln228"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:301 %m66 = mul i6 %trunc_ln228, i6 %sext_ln228

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:321 %sext_ln232 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:322 %sext_ln232_1 = sext i5 %m59

]]></Node>
<StgValue><ssdm name="sext_ln232_1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:323 %m70 = mul i5 %m53, i5 %m59

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:327 %sext_ln235 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:328 %sext_ln235_1 = sext i6 %m66

]]></Node>
<StgValue><ssdm name="sext_ln235_1"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:329 %add_ln235 = add i10 %sext_ln235, i10 %sext_ln235_1

]]></Node>
<StgValue><ssdm name="add_ln235"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:339 %sext_ln237 = sext i9 %m69

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:340 %zext_ln237 = zext i9 %m69

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:341 %zext_ln237_1 = zext i9 %m69

]]></Node>
<StgValue><ssdm name="zext_ln237_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.71:342 %mul_ln237 = mul i14 %zext_ln237_1, i14 %sext_ln232_1

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.71:343 %m75 = trunc i14 %mul_ln237

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:344 %specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln57"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="2">
<![CDATA[
fpga_resource_hint.entry.71:347 %sext_ln238 = sext i2 %m60

]]></Node>
<StgValue><ssdm name="sext_ln238"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:348 %m76 = mul i7 %sext_ln232, i7 %sext_ln238

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:349 %specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %m76, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln58"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:352 %sext_ln239 = sext i10 %m71

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:353 %zext_ln239 = zext i10 %m71

]]></Node>
<StgValue><ssdm name="zext_ln239"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:354 %mul_ln239 = mul i11 %zext_ln239, i11 %zext_ln237

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:355 %m77 = trunc i11 %mul_ln239

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:356 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:359 %sext_ln240 = sext i4 %m72

]]></Node>
<StgValue><ssdm name="sext_ln240"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:360 %mul_ln240 = mul i13 %sext_ln237, i13 %sext_ln240

]]></Node>
<StgValue><ssdm name="mul_ln240"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:361 %specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln240, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln60"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:362 %m78 = trunc i13 %mul_ln240

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:365 %sext_ln241 = sext i4 %m74

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:366 %mul_ln241 = mul i13 %sext_ln237, i13 %sext_ln241

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:367 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln241, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:368 %m79 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="m79"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:396 %mul_ln247 = mul i18 %sext_ln239, i18 %sext_ln230

]]></Node>
<StgValue><ssdm name="mul_ln247"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:397 %specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln247, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln67"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:398 %m85 = trunc i18 %mul_ln247

]]></Node>
<StgValue><ssdm name="m85"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:420 %trunc_ln252_1 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="8" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:431 %trunc_ln256_1 = trunc i18 %mul_ln247

]]></Node>
<StgValue><ssdm name="trunc_ln256_1"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:650 %sext_ln314 = sext i8 %m75

]]></Node>
<StgValue><ssdm name="sext_ln314"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:668 %write_ln314 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln314

]]></Node>
<StgValue><ssdm name="write_ln314"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:371 %zext_ln242 = zext i11 %m62

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:372 %zext_ln242_1 = zext i8 %m78

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:373 %zext_ln242_2 = zext i8 %m78

]]></Node>
<StgValue><ssdm name="zext_ln242_2"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:374 %mul_ln242 = mul i17 %zext_ln242_1, i17 %zext_ln242

]]></Node>
<StgValue><ssdm name="mul_ln242"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:375 %m80 = trunc i17 %mul_ln242

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:376 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln242, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:379 %sext_ln243 = sext i9 %m79

]]></Node>
<StgValue><ssdm name="sext_ln243"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:380 %sext_ln243_1 = sext i10 %add_ln235

]]></Node>
<StgValue><ssdm name="sext_ln243_1"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:381 %mul_ln243 = mul i19 %sext_ln243_1, i19 %sext_ln243

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:382 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln243, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:383 %m81 = trunc i19 %mul_ln243

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:385 %sext_ln244 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:386 %m82 = add i10 %m65, i10 %sext_ln244

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:390 %sext_ln246 = sext i7 %m76

]]></Node>
<StgValue><ssdm name="sext_ln246"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:391 %mul_ln246 = mul i15 %zext_ln242_2, i15 %sext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:392 %m84 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="m84"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:393 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:401 %zext_ln248 = zext i5 %m70

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:403 %mul_ln248 = mul i10 %zext_ln248, i10 %sext_ln244

]]></Node>
<StgValue><ssdm name="mul_ln248"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:404 %trunc_ln265 = trunc i10 %mul_ln248

]]></Node>
<StgValue><ssdm name="trunc_ln265"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:405 %specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln248, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln68"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:407 %sext_ln249 = sext i10 %add_ln235

]]></Node>
<StgValue><ssdm name="sext_ln249"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:408 %sext_ln249_1 = sext i7 %m76

]]></Node>
<StgValue><ssdm name="sext_ln249_1"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:409 %m87 = mul i13 %sext_ln249, i13 %sext_ln249_1

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:418 %m89 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:419 %trunc_ln252 = trunc i19 %mul_ln243

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:423 %trunc_ln253 = trunc i15 %mul_ln246

]]></Node>
<StgValue><ssdm name="trunc_ln253"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:424 %trunc_ln253_1 = trunc i13 %m87

]]></Node>
<StgValue><ssdm name="trunc_ln253_1"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="10" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:429 %trunc_ln255 = trunc i13 %m87

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="313" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:388 %m83 = mul i8 %m80, i8 %trunc_ln245

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:421 %m90 = add i8 %trunc_ln252, i8 %trunc_ln252_1

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:425 %m91 = mul i4 %trunc_ln253, i4 %trunc_ln253_1

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:430 %add_ln255 = add i10 %trunc_ln255, i10 %m81

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:469 %trunc_ln265_1 = trunc i10 %add_ln255

]]></Node>
<StgValue><ssdm name="trunc_ln265_1"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:470 %m103 = mul i5 %trunc_ln265_1, i5 %trunc_ln265

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:651 %sext_ln315 = sext i8 %m83

]]></Node>
<StgValue><ssdm name="sext_ln315"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:652 %sext_ln316 = sext i4 %m91

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:669 %write_ln315 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln315

]]></Node>
<StgValue><ssdm name="write_ln315"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:670 %write_ln316 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln316

]]></Node>
<StgValue><ssdm name="write_ln316"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:402 %sext_ln248 = sext i5 %m77

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:411 %zext_ln250 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln250"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:412 %zext_ln250_1 = zext i8 %m80

]]></Node>
<StgValue><ssdm name="zext_ln250_1"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:413 %mul_ln250 = mul i13 %zext_ln250_1, i13 %sext_ln248

]]></Node>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:414 %trunc_ln256 = trunc i13 %mul_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln256"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:415 %specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln250, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln70"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:416 %m88 = trunc i13 %mul_ln250

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:434 %zext_ln257 = zext i10 %m82

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:435 %zext_ln257_1 = zext i10 %m82

]]></Node>
<StgValue><ssdm name="zext_ln257_1"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:436 %mul_ln257 = mul i15 %zext_ln257_1, i15 %zext_ln250

]]></Node>
<StgValue><ssdm name="mul_ln257"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:437 %m95 = trunc i15 %mul_ln257

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:438 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln257, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="18" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:444 %sext_ln259 = sext i8 %m90

]]></Node>
<StgValue><ssdm name="sext_ln259"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:445 %sext_ln259_1 = sext i10 %m85

]]></Node>
<StgValue><ssdm name="sext_ln259_1"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:446 %mul_ln259 = mul i18 %sext_ln259_1, i18 %sext_ln259

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:447 %specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln259, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln79"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:448 %trunc_ln259 = trunc i18 %mul_ln259

]]></Node>
<StgValue><ssdm name="trunc_ln259"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:451 %zext_ln260 = zext i10 %add_ln255

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:452 %mul_ln260 = mul i20 %zext_ln260, i20 %zext_ln257

]]></Node>
<StgValue><ssdm name="mul_ln260"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:453 %m98 = trunc i20 %mul_ln260

]]></Node>
<StgValue><ssdm name="m98"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:454 %specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln260, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln80"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:458 %trunc_ln262 = trunc i20 %mul_ln260

]]></Node>
<StgValue><ssdm name="trunc_ln262"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:671 %write_ln317 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %trunc_ln259

]]></Node>
<StgValue><ssdm name="write_ln317"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:426 %sext_ln254 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:427 %sext_ln254_1 = sext i8 %m90

]]></Node>
<StgValue><ssdm name="sext_ln254_1"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:428 %m92 = mul i13 %sext_ln254_1, i13 %sext_ln254

]]></Node>
<StgValue><ssdm name="m92"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:432 %m94 = mul i8 %trunc_ln256, i8 %trunc_ln256_1

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:459 %m100 = mul i10 %m98, i10 %m82

]]></Node>
<StgValue><ssdm name="m100"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:467 %trunc_ln264 = trunc i10 %m100

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:485 %zext_ln268 = zext i7 %m95

]]></Node>
<StgValue><ssdm name="zext_ln268"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:486 %zext_ln268_1 = zext i7 %m88

]]></Node>
<StgValue><ssdm name="zext_ln268_1"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.71:487 %mul_ln268 = mul i14 %zext_ln268_1, i14 %zext_ln268

]]></Node>
<StgValue><ssdm name="mul_ln268"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.71:488 %trunc_ln276 = trunc i14 %mul_ln268

]]></Node>
<StgValue><ssdm name="trunc_ln276"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:489 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln268, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:515 %trunc_ln274_1 = trunc i8 %m94

]]></Node>
<StgValue><ssdm name="trunc_ln274_1"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:518 %trunc_ln276_1 = trunc i10 %m100

]]></Node>
<StgValue><ssdm name="trunc_ln276_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="19" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:422 %sext_ln253 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:440 %sext_ln258 = sext i6 %m89

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:441 %sext_ln258_1 = sext i8 %m84

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:442 %add_ln258 = add i9 %sext_ln258_1, i9 %sext_ln258

]]></Node>
<StgValue><ssdm name="add_ln258"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="15" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:461 %zext_ln263 = zext i13 %m92

]]></Node>
<StgValue><ssdm name="zext_ln263"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="19" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:462 %zext_ln263_1 = zext i13 %m92

]]></Node>
<StgValue><ssdm name="zext_ln263_1"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:463 %mul_ln263 = mul i19 %zext_ln263_1, i19 %sext_ln253

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:464 %trunc_ln275 = trunc i19 %mul_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln275"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:465 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln263, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:468 %m102 = mul i8 %trunc_ln264, i8 %m94

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:472 %zext_ln266 = zext i10 %m98

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:473 %zext_ln266_1 = zext i10 %m98

]]></Node>
<StgValue><ssdm name="zext_ln266_1"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:474 %zext_ln266_2 = zext i10 %m100

]]></Node>
<StgValue><ssdm name="zext_ln266_2"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:475 %mul_ln266 = mul i20 %zext_ln266_1, i20 %zext_ln266_2

]]></Node>
<StgValue><ssdm name="mul_ln266"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:476 %m104 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:477 %specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln266, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln86"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:480 %mul_ln267 = mul i15 %zext_ln266, i15 %zext_ln263

]]></Node>
<StgValue><ssdm name="mul_ln267"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:481 %m105 = trunc i15 %mul_ln267

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:482 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln267, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:491 %trunc_ln269 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:538 %trunc_ln281 = trunc i20 %mul_ln266

]]></Node>
<StgValue><ssdm name="trunc_ln281"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:456 %sext_ln261 = sext i9 %add_ln258

]]></Node>
<StgValue><ssdm name="sext_ln261"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:457 %m99 = mul i10 %m82, i10 %sext_ln261

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:492 %m107 = add i8 %trunc_ln262, i8 %trunc_ln269

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:500 %zext_ln271 = zext i9 %add_ln258

]]></Node>
<StgValue><ssdm name="zext_ln271"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:501 %zext_ln271_1 = zext i8 %m102

]]></Node>
<StgValue><ssdm name="zext_ln271_1"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:502 %mul_ln271 = mul i15 %zext_ln271_1, i15 %zext_ln271

]]></Node>
<StgValue><ssdm name="mul_ln271"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:503 %trunc_ln274 = trunc i15 %mul_ln271

]]></Node>
<StgValue><ssdm name="trunc_ln274"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:504 %specfucore_ln91 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln271, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln91"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:517 %m113 = mul i9 %trunc_ln275, i9 %add_ln258

]]></Node>
<StgValue><ssdm name="m113"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:539 %m119 = mul i7 %trunc_ln281, i7 %trunc_ln281

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:654 %sext_ln319 = sext i7 %m119

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:673 %write_ln319 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln319

]]></Node>
<StgValue><ssdm name="write_ln319"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="392" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:507 %zext_ln272 = zext i5 %m103

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="11" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:509 %zext_ln272_2 = zext i8 %m107

]]></Node>
<StgValue><ssdm name="zext_ln272_2"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:510 %mul_ln272 = mul i11 %zext_ln272_2, i11 %zext_ln272

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:511 %trunc_ln273 = trunc i11 %mul_ln272

]]></Node>
<StgValue><ssdm name="trunc_ln273"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:512 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:516 %m112 = mul i7 %trunc_ln274, i7 %trunc_ln274_1

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:653 %sext_ln318 = sext i7 %m112

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:672 %write_ln318 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln318

]]></Node>
<StgValue><ssdm name="write_ln318"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="400" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:514 %m111 = mul i5 %trunc_ln273, i5 %trunc_ln273

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="14" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:494 %sext_ln270 = sext i7 %m105

]]></Node>
<StgValue><ssdm name="sext_ln270"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.71:495 %mul_ln270 = mul i14 %sext_ln270, i14 %sext_ln270

]]></Node>
<StgValue><ssdm name="mul_ln270"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:496 %specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln270, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln90"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.71:497 %m108 = trunc i14 %mul_ln270

]]></Node>
<StgValue><ssdm name="m108"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="15" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.71:522 %sext_ln279 = sext i5 %m111

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:523 %zext_ln279 = zext i10 %m99

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:524 %mul_ln279 = mul i15 %zext_ln279, i15 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln279"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:525 %m117 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:526 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln279, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:545 %trunc_ln283 = trunc i15 %mul_ln279

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:508 %zext_ln272_1 = zext i8 %m107

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:519 %m114 = mul i7 %trunc_ln276_1, i7 %trunc_ln276

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:530 %zext_ln280_1 = zext i10 %m117

]]></Node>
<StgValue><ssdm name="zext_ln280_1"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:531 %sext_ln280 = sext i8 %m108

]]></Node>
<StgValue><ssdm name="sext_ln280"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="18" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:532 %sext_ln280_1 = sext i8 %m108

]]></Node>
<StgValue><ssdm name="sext_ln280_1"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:533 %mul_ln280 = mul i18 %zext_ln280_1, i18 %sext_ln280_1

]]></Node>
<StgValue><ssdm name="mul_ln280"/></StgValue>
</operation>

<operation id="417" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="10" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:534 %m118 = trunc i18 %mul_ln280

]]></Node>
<StgValue><ssdm name="m118"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:535 %specfucore_ln100 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln280, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln100"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.71:536 %trunc_ln290 = trunc i18 %mul_ln280

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:541 %mul_ln282 = mul i16 %zext_ln272_1, i16 %sext_ln280

]]></Node>
<StgValue><ssdm name="mul_ln282"/></StgValue>
</operation>

<operation id="421" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:542 %m120 = trunc i16 %mul_ln282

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>

<operation id="422" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:543 %specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln282, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln102"/></StgValue>
</operation>

<operation id="423" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:546 %m121 = mul i7 %trunc_ln283, i7 %trunc_ln276

]]></Node>
<StgValue><ssdm name="m121"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:548 %zext_ln284 = zext i10 %m118

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:549 %mul_ln284 = mul i15 %zext_ln284, i15 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:550 %m122 = trunc i15 %mul_ln284

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="427" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:551 %specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln104"/></StgValue>
</operation>

<operation id="428" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:553 %trunc_ln285 = trunc i15 %mul_ln284

]]></Node>
<StgValue><ssdm name="trunc_ln285"/></StgValue>
</operation>

<operation id="429" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="10" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:565 %sext_ln287 = sext i9 %m113

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="430" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:566 %m125 = add i10 %sext_ln287, i10 %m118

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:586 %trunc_ln294_1 = trunc i10 %m125

]]></Node>
<StgValue><ssdm name="trunc_ln294_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:520 %sext_ln285 = sext i7 %m105

]]></Node>
<StgValue><ssdm name="sext_ln285"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:529 %zext_ln280 = zext i10 %m117

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:554 %mul_ln285 = mul i8 %trunc_ln285, i8 %sext_ln285

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:557 %zext_ln286 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:558 %zext_ln286_1 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln286_1"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.71:567 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %m111, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:568 %sext_ln289 = sext i7 %m114

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:569 %m127 = mul i10 %m122, i10 %sext_ln289

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:573 %sext_ln291 = sext i8 %m120

]]></Node>
<StgValue><ssdm name="sext_ln291"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:574 %zext_ln291 = zext i8 %m120

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:575 %mul_ln291 = mul i13 %zext_ln286_1, i13 %zext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln291"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:576 %m129 = trunc i13 %mul_ln291

]]></Node>
<StgValue><ssdm name="m129"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:577 %specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln111"/></StgValue>
</operation>

<operation id="445" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:581 %mul_ln293 = mul i19 %zext_ln280, i19 %zext_ln286

]]></Node>
<StgValue><ssdm name="mul_ln293"/></StgValue>
</operation>

<operation id="446" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.71:582 %trunc_ln300 = trunc i19 %mul_ln293

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="447" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:583 %specfucore_ln113 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln293, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln113"/></StgValue>
</operation>

<operation id="448" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="4" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:585 %trunc_ln294 = trunc i10 %m127

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:587 %m132 = mul i4 %trunc_ln294, i4 %trunc_ln294_1

]]></Node>
<StgValue><ssdm name="m132"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:589 %sext_ln295 = sext i10 %m125

]]></Node>
<StgValue><ssdm name="sext_ln295"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:590 %zext_ln295 = zext i10 %m125

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:591 %mul_ln295 = mul i17 %zext_ln295, i17 %sext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln295"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:592 %m133 = trunc i17 %mul_ln295

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:593 %specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln295, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln115"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:610 %sext_ln298 = sext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:611 %mul_ln298 = mul i16 %sext_ln295, i16 %sext_ln298

]]></Node>
<StgValue><ssdm name="mul_ln298"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:612 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln298, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:613 %m136 = trunc i16 %mul_ln298

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="7" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:641 %trunc_ln306 = trunc i17 %mul_ln295

]]></Node>
<StgValue><ssdm name="trunc_ln306"/></StgValue>
</operation>

<operation id="460" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.71:655 %sext_ln320 = sext i6 %m129

]]></Node>
<StgValue><ssdm name="sext_ln320"/></StgValue>
</operation>

<operation id="461" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.71:656 %sext_ln321 = sext i11 %m136

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="462" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:674 %write_ln320 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln320

]]></Node>
<StgValue><ssdm name="write_ln320"/></StgValue>
</operation>

<operation id="463" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:675 %write_ln321 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln321

]]></Node>
<StgValue><ssdm name="write_ln321"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="464" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:555 %m123 = mul i8 %mul_ln285, i8 %m102

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:579 %m130 = mul i10 %m127, i10 %m104

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:596 %sext_ln296 = sext i8 %m133

]]></Node>
<StgValue><ssdm name="sext_ln296"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:597 %sext_ln296_1 = sext i7 %m121

]]></Node>
<StgValue><ssdm name="sext_ln296_1"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:598 %mul_ln296 = mul i15 %sext_ln296, i15 %sext_ln296_1

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:599 %specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln296, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.71:600 %m134 = trunc i15 %mul_ln296

]]></Node>
<StgValue><ssdm name="m134"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:616 %zext_ln299 = zext i8 %m120

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:617 %zext_ln299_1 = zext i4 %m132

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:618 %mul_ln299 = mul i9 %zext_ln299_1, i9 %zext_ln299

]]></Node>
<StgValue><ssdm name="mul_ln299"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:619 %m137 = trunc i9 %mul_ln299

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:620 %specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln299, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln119"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:622 %trunc_ln300_1 = trunc i10 %m130

]]></Node>
<StgValue><ssdm name="trunc_ln300_1"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:623 %m138 = add i9 %trunc_ln300_1, i9 %trunc_ln300

]]></Node>
<StgValue><ssdm name="m138"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:657 %sext_ln322 = sext i9 %m138

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:676 %write_ln322 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln322

]]></Node>
<StgValue><ssdm name="write_ln322"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="480" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:559 %zext_ln286_2 = zext i10 %m122

]]></Node>
<StgValue><ssdm name="zext_ln286_2"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:560 %zext_ln286_3 = zext i8 %m123

]]></Node>
<StgValue><ssdm name="zext_ln286_3"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:561 %mul_ln286 = mul i17 %zext_ln286_2, i17 %zext_ln286_3

]]></Node>
<StgValue><ssdm name="mul_ln286"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:562 %m124 = trunc i17 %mul_ln286

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:563 %specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln286, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln106"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:626 %zext_ln302 = zext i10 %m134

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:627 %zext_ln302_1 = zext i10 %m130

]]></Node>
<StgValue><ssdm name="zext_ln302_1"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:628 %mul_ln302 = mul i20 %zext_ln302_1, i20 %zext_ln302

]]></Node>
<StgValue><ssdm name="mul_ln302"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.71:629 %m140 = trunc i20 %mul_ln302

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:630 %specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln302, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln122"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:642 %sext_ln306 = sext i4 %m137

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:643 %mul_ln306 = mul i7 %trunc_ln306, i7 %sext_ln306

]]></Node>
<StgValue><ssdm name="mul_ln306"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.71:644 %m144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %mul_ln306, i1 0

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:658 %sext_ln323 = sext i10 %m140

]]></Node>
<StgValue><ssdm name="sext_ln323"/></StgValue>
</operation>

<operation id="494" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:661 %sext_ln326 = sext i8 %m144

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="495" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:677 %write_ln323 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln323

]]></Node>
<StgValue><ssdm name="write_ln323"/></StgValue>
</operation>

<operation id="496" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:680 %write_ln326 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln326

]]></Node>
<StgValue><ssdm name="write_ln326"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="497" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:570 %sext_ln290 = sext i8 %m124

]]></Node>
<StgValue><ssdm name="sext_ln290"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:571 %m128 = mul i9 %trunc_ln290, i9 %sext_ln290

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:603 %sext_ln297 = sext i8 %m124

]]></Node>
<StgValue><ssdm name="sext_ln297"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.71:604 %zext_ln297 = zext i10 %m127

]]></Node>
<StgValue><ssdm name="zext_ln297"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:605 %mul_ln297 = mul i17 %zext_ln297, i17 %sext_ln297

]]></Node>
<StgValue><ssdm name="mul_ln297"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.71:606 %trunc_ln301 = trunc i17 %mul_ln297

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:607 %specfucore_ln117 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln297, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln117"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_56

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="560" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="561" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="562" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="563" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="564" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="565" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="566" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="567" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:63 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="568" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="569" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:65 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="570" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="571" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:67 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="572" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="573" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:69 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="574" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="575" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:71 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="576" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="577" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:73 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="578" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_54, i32 0, i32 0, void @empty_55, i32 0, i32 0, void @empty_55, void @empty_55, void @empty_55, i32 0, i32 0, i32 0, i32 0, void @empty_55, void @empty_55, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="579" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:99 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="580" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:106 %rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend140"/></StgValue>
</operation>

<operation id="581" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:107 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="582" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:112 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="583" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:113 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="584" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:119 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:139 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:146 %rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend130"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:149 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:156 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:157 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:163 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:164 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:169 %rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend124"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:171 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:177 %rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend122"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:178 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:186 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:187 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:192 %rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend118"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:195 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:200 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:209 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:217 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:218 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:224 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="605" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:229 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="606" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:233 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:234 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:239 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:240 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:244 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:256 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:262 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:265 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:269 %rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend96"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:270 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:275 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:291 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:298 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:302 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:308 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:309 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:315 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="623" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:316 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="624" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:320 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="625" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:330 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="626" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:337 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="627" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:338 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="628" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:345 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="629" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:346 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:350 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:351 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:357 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:358 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:363 %rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend68"/></StgValue>
</operation>

<operation id="635" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:364 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:369 %rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend66"/></StgValue>
</operation>

<operation id="637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:370 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:377 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:378 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:384 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:389 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:394 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:395 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:399 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:400 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="646" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:406 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="647" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:410 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="648" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:417 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="649" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:433 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="650" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:439 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="651" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:443 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="652" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:449 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="653" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:450 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="654" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:455 %rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend40"/></StgValue>
</operation>

<operation id="655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:460 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="656" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:466 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="657" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:471 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:478 %rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend36"/></StgValue>
</operation>

<operation id="659" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:479 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="660" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:483 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="661" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:484 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:490 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="663" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:493 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:498 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:499 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:505 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:506 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="668" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:513 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="669" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:521 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="670" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:527 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="671" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:528 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="672" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:537 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="673" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:540 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="674" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:544 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="675" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:547 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="676" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:552 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="677" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:556 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:564 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="679" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:572 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="680" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:578 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:580 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:584 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:588 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="684" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:594 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:595 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="686" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:601 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="687" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:602 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:608 %rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend114"/></StgValue>
</operation>

<operation id="689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:609 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="690" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:614 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:615 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="692" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:621 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.71:624 %sext_ln301 = sext i7 %m121

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="694" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:625 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:631 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="696" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.71:632 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="697" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:633 %zext_ln303 = zext i9 %m128

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="698" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.71:634 %sext_ln303 = sext i4 %m137

]]></Node>
<StgValue><ssdm name="sext_ln303"/></StgValue>
</operation>

<operation id="699" st_id="27" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:635 %mul_ln303 = mul i13 %zext_ln303, i13 %sext_ln303

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="700" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.71:636 %m141 = trunc i13 %mul_ln303

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>

<operation id="701" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.71:637 %specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln123"/></StgValue>
</operation>

<operation id="702" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.71:638 %rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend26"/></StgValue>
</operation>

<operation id="703" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:639 %add_ln304 = add i8 %trunc_ln301, i8 %sext_ln301

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="704" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:640 %m142 = add i8 %add_ln304, i8 %m133

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="705" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.71:659 %sext_ln324 = sext i9 %m141

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="706" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.71:660 %sext_ln325 = sext i8 %m142

]]></Node>
<StgValue><ssdm name="sext_ln325"/></StgValue>
</operation>

<operation id="707" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:678 %write_ln324 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln324

]]></Node>
<StgValue><ssdm name="write_ln324"/></StgValue>
</operation>

<operation id="708" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.71:679 %write_ln325 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln325

]]></Node>
<StgValue><ssdm name="write_ln325"/></StgValue>
</operation>

<operation id="709" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0">
<![CDATA[
fpga_resource_hint.entry.71:681 %ret_ln329 = ret

]]></Node>
<StgValue><ssdm name="ret_ln329"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
