

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:12:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D4
* Solution:       comb_13 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104|  1.040 us|  1.040 us|  105|  105|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 34 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 35 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 36 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 37 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add94238_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add94238_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add94_145242_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add94_145242_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add94_2132246_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add94_2132246_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add94_1250_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add94_1250_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add94_1_1254_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add94_1_1254_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add94_1_2258_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add94_1_2258_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add94_2262_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add94_2262_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 45 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 46 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc15 = alloca i64 1"   --->   Operation 47 'alloca' 'p_loc15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_loc14 = alloca i64 1"   --->   Operation 48 'alloca' 'p_loc14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc13 = alloca i64 1"   --->   Operation 49 'alloca' 'p_loc13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_loc12 = alloca i64 1"   --->   Operation 50 'alloca' 'p_loc12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_loc11 = alloca i64 1"   --->   Operation 51 'alloca' 'p_loc11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 52 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 77 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 78 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 79 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 80 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 81 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 82 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 83 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 84 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d4.cpp:24]   --->   Operation 85 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d4.cpp:31]   --->   Operation 86 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d4.cpp:129]   --->   Operation 87 'partselect' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d4.cpp:24]   --->   Operation 88 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d4.cpp:24]   --->   Operation 89 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 91 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 92 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d4.cpp:24]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d4.cpp:24]   --->   Operation 98 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 99 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d4.cpp:24]   --->   Operation 99 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d4.cpp:31]   --->   Operation 100 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d4.cpp:31]   --->   Operation 101 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [8/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 102 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 103 [7/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 103 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 104 [6/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 104 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 105 [5/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 105 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 106 [4/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 106 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 107 [3/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 107 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 108 [2/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 108 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 109 [1/8] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d4.cpp:31]   --->   Operation 109 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d4.cpp:31]   --->   Operation 110 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 111 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d4.cpp:31]   --->   Operation 111 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 112 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 113 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 114 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 115 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 116 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 117 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 118 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 119 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 120 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 121 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 122 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 123 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 124 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 125 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 126 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 127 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 128 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 129 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 130 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 131 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 132 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 133 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 134 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 135 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 136 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 137 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 138 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 139 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 140 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 141 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 142 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 143 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_42_1, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_loc_load, i64 %p_loc, i64 %p_loc11, i64 %p_loc12, i64 %p_loc13, i64 %p_loc14, i64 %p_loc15, i64 %p_loc16, i64 %p_loc17, i64 %add94_2262_loc, i64 %add94_1_2258_loc, i64 %add94_1_1254_loc, i64 %add94_1250_loc, i64 %add94_2132246_loc, i64 %add94_145242_loc, i64 %add94238_loc, i64 %p_loc18"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.59>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%conv101 = zext i32 %arg2_r_15_loc_load"   --->   Operation 145 'zext' 'conv101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_42_1, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_15_loc_load, i32 %arg1_r_loc_load, i64 %p_loc, i64 %p_loc11, i64 %p_loc12, i64 %p_loc13, i64 %p_loc14, i64 %p_loc15, i64 %p_loc16, i64 %p_loc17, i64 %add94_2262_loc, i64 %add94_1_2258_loc, i64 %add94_1_1254_loc, i64 %add94_1250_loc, i64 %add94_2132246_loc, i64 %add94_145242_loc, i64 %add94238_loc, i64 %p_loc18"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i32 %arg1_r_8_loc_load" [d4.cpp:94]   --->   Operation 147 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i32 %arg1_r_7_loc_load" [d4.cpp:94]   --->   Operation 148 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i32 %arg1_r_6_loc_load" [d4.cpp:94]   --->   Operation 149 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln94_3 = zext i32 %arg1_r_5_loc_load" [d4.cpp:94]   --->   Operation 150 'zext' 'zext_ln94_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln94_4 = zext i32 %arg1_r_4_loc_load" [d4.cpp:94]   --->   Operation 151 'zext' 'zext_ln94_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln94_5 = zext i32 %arg1_r_3_loc_load" [d4.cpp:94]   --->   Operation 152 'zext' 'zext_ln94_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln94_6 = zext i32 %arg1_r_2_loc_load" [d4.cpp:94]   --->   Operation 153 'zext' 'zext_ln94_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln94_7 = zext i32 %arg1_r_1_loc_load" [d4.cpp:94]   --->   Operation 154 'zext' 'zext_ln94_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln94_8 = zext i32 %arg1_r_loc_load" [d4.cpp:94]   --->   Operation 155 'zext' 'zext_ln94_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 156 '%mul_ln100 = mul i64 %conv101, i64 %zext_ln94_8'
ST_23 : Operation 156 [1/1] (2.10ns)   --->   "%mul_ln100 = mul i64 %conv101, i64 %zext_ln94_8" [d4.cpp:100]   --->   Operation 156 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln94_9 = zext i32 %arg2_r_6_loc_load" [d4.cpp:94]   --->   Operation 157 'zext' 'zext_ln94_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 158 '%mul_ln101 = mul i64 %zext_ln94_9, i64 %zext_ln94_7'
ST_23 : Operation 158 [1/1] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln94_9, i64 %zext_ln94_7" [d4.cpp:101]   --->   Operation 158 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln94_10 = zext i32 %arg2_r_7_loc_load" [d4.cpp:94]   --->   Operation 159 'zext' 'zext_ln94_10' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 160 '%mul_ln101_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_8'
ST_23 : Operation 160 [1/1] (2.10ns)   --->   "%mul_ln101_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_8" [d4.cpp:101]   --->   Operation 160 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln94_11 = zext i32 %arg2_r_8_loc_load" [d4.cpp:94]   --->   Operation 161 'zext' 'zext_ln94_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 162 '%mul_ln100_1 = mul i64 %zext_ln94_11, i64 %zext_ln94_1'
ST_23 : Operation 162 [1/1] (2.10ns)   --->   "%mul_ln100_1 = mul i64 %zext_ln94_11, i64 %zext_ln94_1" [d4.cpp:100]   --->   Operation 162 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln94_12 = zext i32 %arg2_r_9_loc_load" [d4.cpp:94]   --->   Operation 163 'zext' 'zext_ln94_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 164 '%mul_ln100_2 = mul i64 %zext_ln94_12, i64 %zext_ln94_2'
ST_23 : Operation 164 [1/1] (2.10ns)   --->   "%mul_ln100_2 = mul i64 %zext_ln94_12, i64 %zext_ln94_2" [d4.cpp:100]   --->   Operation 164 'mul' 'mul_ln100_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln94_13 = zext i32 %arg2_r_10_loc_load" [d4.cpp:94]   --->   Operation 165 'zext' 'zext_ln94_13' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 166 '%mul_ln100_3 = mul i64 %zext_ln94_13, i64 %zext_ln94_3'
ST_23 : Operation 166 [1/1] (2.10ns)   --->   "%mul_ln100_3 = mul i64 %zext_ln94_13, i64 %zext_ln94_3" [d4.cpp:100]   --->   Operation 166 'mul' 'mul_ln100_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln94_14 = zext i32 %arg2_r_11_loc_load" [d4.cpp:94]   --->   Operation 167 'zext' 'zext_ln94_14' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 168 '%mul_ln100_4 = mul i64 %zext_ln94_14, i64 %zext_ln94_4'
ST_23 : Operation 168 [1/1] (2.10ns)   --->   "%mul_ln100_4 = mul i64 %zext_ln94_14, i64 %zext_ln94_4" [d4.cpp:100]   --->   Operation 168 'mul' 'mul_ln100_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln94_15 = zext i32 %arg2_r_12_loc_load" [d4.cpp:94]   --->   Operation 169 'zext' 'zext_ln94_15' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 170 '%mul_ln100_5 = mul i64 %zext_ln94_15, i64 %zext_ln94_5'
ST_23 : Operation 170 [1/1] (2.10ns)   --->   "%mul_ln100_5 = mul i64 %zext_ln94_15, i64 %zext_ln94_5" [d4.cpp:100]   --->   Operation 170 'mul' 'mul_ln100_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln94_16 = zext i32 %arg2_r_13_loc_load" [d4.cpp:94]   --->   Operation 171 'zext' 'zext_ln94_16' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 172 '%mul_ln100_6 = mul i64 %zext_ln94_16, i64 %zext_ln94_6'
ST_23 : Operation 172 [1/1] (2.10ns)   --->   "%mul_ln100_6 = mul i64 %zext_ln94_16, i64 %zext_ln94_6" [d4.cpp:100]   --->   Operation 172 'mul' 'mul_ln100_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln94_17 = zext i32 %arg2_r_14_loc_load" [d4.cpp:94]   --->   Operation 173 'zext' 'zext_ln94_17' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 174 '%mul_ln100_7 = mul i64 %zext_ln94_17, i64 %zext_ln94_7'
ST_23 : Operation 174 [1/1] (2.10ns)   --->   "%mul_ln100_7 = mul i64 %zext_ln94_17, i64 %zext_ln94_7" [d4.cpp:100]   --->   Operation 174 'mul' 'mul_ln100_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %mul_ln100_6, i64 %mul_ln100_7" [d4.cpp:100]   --->   Operation 175 'add' 'add_ln100' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 176 [1/1] (1.08ns)   --->   "%add_ln100_1 = add i64 %mul_ln100_5, i64 %mul_ln100_4" [d4.cpp:100]   --->   Operation 176 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %add_ln100" [d4.cpp:100]   --->   Operation 177 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i64 %add_ln100_1" [d4.cpp:100]   --->   Operation 178 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (1.08ns)   --->   "%add_ln100_2 = add i64 %add_ln100_1, i64 %add_ln100" [d4.cpp:100]   --->   Operation 179 'add' 'add_ln100_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [1/1] (1.08ns)   --->   "%add_ln100_3 = add i64 %mul_ln100_2, i64 %mul_ln100_3" [d4.cpp:100]   --->   Operation 180 'add' 'add_ln100_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/1] (1.08ns)   --->   "%add_ln100_4 = add i64 %mul_ln100_1, i64 %mul_ln100" [d4.cpp:100]   --->   Operation 181 'add' 'add_ln100_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i64 %add_ln100_3" [d4.cpp:100]   --->   Operation 182 'trunc' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = trunc i64 %add_ln100_4" [d4.cpp:100]   --->   Operation 183 'trunc' 'trunc_ln100_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (1.08ns)   --->   "%add_ln100_5 = add i64 %add_ln100_4, i64 %add_ln100_3" [d4.cpp:100]   --->   Operation 184 'add' 'add_ln100_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (0.97ns)   --->   "%add_ln100_7 = add i28 %trunc_ln100_1, i28 %trunc_ln100" [d4.cpp:100]   --->   Operation 185 'add' 'add_ln100_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 186 [1/1] (0.97ns)   --->   "%add_ln100_8 = add i28 %trunc_ln100_3, i28 %trunc_ln100_2" [d4.cpp:100]   --->   Operation 186 'add' 'add_ln100_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i32 %arg2_r_5_loc_load" [d4.cpp:95]   --->   Operation 187 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 188 '%mul_ln101_2 = mul i64 %zext_ln95, i64 %zext_ln94_6'
ST_23 : Operation 188 [1/1] (2.10ns)   --->   "%mul_ln101_2 = mul i64 %zext_ln95, i64 %zext_ln94_6" [d4.cpp:101]   --->   Operation 188 'mul' 'mul_ln101_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i32 %arg2_r_4_loc_load" [d4.cpp:96]   --->   Operation 189 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 190 '%mul_ln101_3 = mul i64 %zext_ln96, i64 %zext_ln94_5'
ST_23 : Operation 190 [1/1] (2.10ns)   --->   "%mul_ln101_3 = mul i64 %zext_ln96, i64 %zext_ln94_5" [d4.cpp:101]   --->   Operation 190 'mul' 'mul_ln101_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i32 %arg2_r_3_loc_load" [d4.cpp:97]   --->   Operation 191 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%mul_ln101_4 = mul i64 %zext_ln97, i64 %zext_ln94_4'
ST_23 : Operation 192 [1/1] (2.10ns)   --->   "%mul_ln101_4 = mul i64 %zext_ln97, i64 %zext_ln94_4" [d4.cpp:101]   --->   Operation 192 'mul' 'mul_ln101_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i32 %arg2_r_2_loc_load" [d4.cpp:98]   --->   Operation 193 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 194 '%mul_ln99 = mul i64 %zext_ln98, i64 %zext_ln94_1'
ST_23 : Operation 194 [1/1] (2.10ns)   --->   "%mul_ln99 = mul i64 %zext_ln98, i64 %zext_ln94_1" [d4.cpp:99]   --->   Operation 194 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 195 '%mul_ln101_5 = mul i64 %zext_ln98, i64 %zext_ln94_3'
ST_23 : Operation 195 [1/1] (2.10ns)   --->   "%mul_ln101_5 = mul i64 %zext_ln98, i64 %zext_ln94_3" [d4.cpp:101]   --->   Operation 195 'mul' 'mul_ln101_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i32 %arg2_r_1_loc_load" [d4.cpp:99]   --->   Operation 196 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 197 '%mul_ln99_1 = mul i64 %zext_ln99, i64 %zext_ln94'
ST_23 : Operation 197 [1/1] (2.10ns)   --->   "%mul_ln99_1 = mul i64 %zext_ln99, i64 %zext_ln94" [d4.cpp:99]   --->   Operation 197 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [1/1] (1.08ns)   --->   "%add_ln99 = add i64 %mul_ln99, i64 %mul_ln99_1" [d4.cpp:99]   --->   Operation 198 'add' 'add_ln99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99" [d4.cpp:99]   --->   Operation 199 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i32 %arg2_r_loc_load" [d4.cpp:101]   --->   Operation 200 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 201 '%mul_ln101_6 = mul i64 %zext_ln101, i64 %zext_ln94_1'
ST_23 : Operation 201 [1/1] (2.10ns)   --->   "%mul_ln101_6 = mul i64 %zext_ln101, i64 %zext_ln94_1" [d4.cpp:101]   --->   Operation 201 'mul' 'mul_ln101_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 202 '%mul_ln101_7 = mul i64 %zext_ln99, i64 %zext_ln94_2'
ST_23 : Operation 202 [1/1] (2.10ns)   --->   "%mul_ln101_7 = mul i64 %zext_ln99, i64 %zext_ln94_2" [d4.cpp:101]   --->   Operation 202 'mul' 'mul_ln101_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 203 [1/1] (1.08ns)   --->   "%add_ln101 = add i64 %mul_ln101_2, i64 %mul_ln101" [d4.cpp:101]   --->   Operation 203 'add' 'add_ln101' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 204 [1/1] (1.08ns)   --->   "%add_ln101_1 = add i64 %mul_ln101_3, i64 %mul_ln101_4" [d4.cpp:101]   --->   Operation 204 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i64 %add_ln101" [d4.cpp:101]   --->   Operation 205 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i64 %add_ln101_1" [d4.cpp:101]   --->   Operation 206 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 207 [1/1] (1.08ns)   --->   "%add_ln101_2 = add i64 %add_ln101_1, i64 %add_ln101" [d4.cpp:101]   --->   Operation 207 'add' 'add_ln101_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln101_3 = add i64 %mul_ln101_7, i64 %mul_ln101_5" [d4.cpp:101]   --->   Operation 208 'add' 'add_ln101_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 209 [1/1] (1.08ns)   --->   "%add_ln101_4 = add i64 %mul_ln101_6, i64 %mul_ln101_1" [d4.cpp:101]   --->   Operation 209 'add' 'add_ln101_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i64 %add_ln101_3" [d4.cpp:101]   --->   Operation 210 'trunc' 'trunc_ln101_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i64 %add_ln101_4" [d4.cpp:101]   --->   Operation 211 'trunc' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (1.08ns)   --->   "%add_ln101_5 = add i64 %add_ln101_4, i64 %add_ln101_3" [d4.cpp:101]   --->   Operation 212 'add' 'add_ln101_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.97ns)   --->   "%add_ln101_7 = add i28 %trunc_ln101_1, i28 %trunc_ln101" [d4.cpp:101]   --->   Operation 213 'add' 'add_ln101_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (0.97ns)   --->   "%add_ln101_8 = add i28 %trunc_ln101_3, i28 %trunc_ln101_2" [d4.cpp:101]   --->   Operation 214 'add' 'add_ln101_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 215 '%mul_ln106 = mul i64 %zext_ln98, i64 %zext_ln94_8'
ST_23 : Operation 215 [1/1] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln98, i64 %zext_ln94_8" [d4.cpp:106]   --->   Operation 215 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln106_1 = mul i64 %zext_ln99, i64 %zext_ln94_7'
ST_23 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln106_1 = mul i64 %zext_ln99, i64 %zext_ln94_7" [d4.cpp:106]   --->   Operation 216 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln106_2 = mul i64 %zext_ln101, i64 %zext_ln94_6'
ST_23 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln106_2 = mul i64 %zext_ln101, i64 %zext_ln94_6" [d4.cpp:106]   --->   Operation 217 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 218 '%mul_ln107 = mul i64 %zext_ln101, i64 %zext_ln94_7'
ST_23 : Operation 218 [1/1] (2.10ns)   --->   "%mul_ln107 = mul i64 %zext_ln101, i64 %zext_ln94_7" [d4.cpp:107]   --->   Operation 218 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln107_1 = mul i64 %zext_ln99, i64 %zext_ln94_8'
ST_23 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln107_1 = mul i64 %zext_ln99, i64 %zext_ln94_8" [d4.cpp:107]   --->   Operation 219 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 220 '%mul_ln108 = mul i64 %zext_ln101, i64 %zext_ln94_8'
ST_23 : Operation 220 [1/1] (2.10ns)   --->   "%mul_ln108 = mul i64 %zext_ln101, i64 %zext_ln94_8" [d4.cpp:108]   --->   Operation 220 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 221 '%mul_ln110 = mul i64 %zext_ln94_11, i64 %zext_ln94_8'
ST_23 : Operation 221 [1/1] (2.10ns)   --->   "%mul_ln110 = mul i64 %zext_ln94_11, i64 %zext_ln94_8" [d4.cpp:110]   --->   Operation 221 'mul' 'mul_ln110' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i64 %mul_ln110" [d4.cpp:110]   --->   Operation 222 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 223 '%mul_ln110_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_7'
ST_23 : Operation 223 [1/1] (2.10ns)   --->   "%mul_ln110_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_7" [d4.cpp:110]   --->   Operation 223 'mul' 'mul_ln110_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i64 %mul_ln110_1" [d4.cpp:110]   --->   Operation 224 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 225 '%mul_ln110_2 = mul i64 %zext_ln94_9, i64 %zext_ln94_6'
ST_23 : Operation 225 [1/1] (2.10ns)   --->   "%mul_ln110_2 = mul i64 %zext_ln94_9, i64 %zext_ln94_6" [d4.cpp:110]   --->   Operation 225 'mul' 'mul_ln110_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i64 %mul_ln110_2" [d4.cpp:110]   --->   Operation 226 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 227 '%mul_ln110_3 = mul i64 %zext_ln95, i64 %zext_ln94_5'
ST_23 : Operation 227 [1/1] (2.10ns)   --->   "%mul_ln110_3 = mul i64 %zext_ln95, i64 %zext_ln94_5" [d4.cpp:110]   --->   Operation 227 'mul' 'mul_ln110_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i64 %mul_ln110_3" [d4.cpp:110]   --->   Operation 228 'zext' 'zext_ln110_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 229 '%mul_ln110_4 = mul i64 %zext_ln96, i64 %zext_ln94_4'
ST_23 : Operation 229 [1/1] (2.10ns)   --->   "%mul_ln110_4 = mul i64 %zext_ln96, i64 %zext_ln94_4" [d4.cpp:110]   --->   Operation 229 'mul' 'mul_ln110_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i64 %mul_ln110_4" [d4.cpp:110]   --->   Operation 230 'zext' 'zext_ln110_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 231 '%mul_ln110_5 = mul i64 %zext_ln97, i64 %zext_ln94_3'
ST_23 : Operation 231 [1/1] (2.10ns)   --->   "%mul_ln110_5 = mul i64 %zext_ln97, i64 %zext_ln94_3" [d4.cpp:110]   --->   Operation 231 'mul' 'mul_ln110_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln110_6 = zext i64 %mul_ln110_5" [d4.cpp:110]   --->   Operation 232 'zext' 'zext_ln110_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 233 '%mul_ln110_6 = mul i64 %zext_ln98, i64 %zext_ln94_2'
ST_23 : Operation 233 [1/1] (2.10ns)   --->   "%mul_ln110_6 = mul i64 %zext_ln98, i64 %zext_ln94_2" [d4.cpp:110]   --->   Operation 233 'mul' 'mul_ln110_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln110_7 = zext i64 %mul_ln110_6" [d4.cpp:110]   --->   Operation 234 'zext' 'zext_ln110_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 235 '%mul_ln110_7 = mul i64 %zext_ln99, i64 %zext_ln94_1'
ST_23 : Operation 235 [1/1] (2.10ns)   --->   "%mul_ln110_7 = mul i64 %zext_ln99, i64 %zext_ln94_1" [d4.cpp:110]   --->   Operation 235 'mul' 'mul_ln110_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln110_8 = zext i64 %mul_ln110_7" [d4.cpp:110]   --->   Operation 236 'zext' 'zext_ln110_8' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln110_8 = mul i64 %zext_ln101, i64 %zext_ln94'
ST_23 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln110_8 = mul i64 %zext_ln101, i64 %zext_ln94" [d4.cpp:110]   --->   Operation 237 'mul' 'mul_ln110_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln110_9 = zext i64 %mul_ln110_8" [d4.cpp:110]   --->   Operation 238 'zext' 'zext_ln110_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = trunc i64 %mul_ln110_8" [d4.cpp:110]   --->   Operation 239 'trunc' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = trunc i64 %mul_ln110_7" [d4.cpp:110]   --->   Operation 240 'trunc' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln110_4 = trunc i64 %mul_ln110_6" [d4.cpp:110]   --->   Operation 241 'trunc' 'trunc_ln110_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln110_5 = trunc i64 %mul_ln110_5" [d4.cpp:110]   --->   Operation 242 'trunc' 'trunc_ln110_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln110_6 = trunc i64 %mul_ln110_4" [d4.cpp:110]   --->   Operation 243 'trunc' 'trunc_ln110_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln110_7 = trunc i64 %mul_ln110_3" [d4.cpp:110]   --->   Operation 244 'trunc' 'trunc_ln110_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln110_8 = trunc i64 %mul_ln110_2" [d4.cpp:110]   --->   Operation 245 'trunc' 'trunc_ln110_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln110_9 = trunc i64 %mul_ln110_1" [d4.cpp:110]   --->   Operation 246 'trunc' 'trunc_ln110_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln110_11 = trunc i64 %mul_ln110" [d4.cpp:110]   --->   Operation 247 'trunc' 'trunc_ln110_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (1.08ns)   --->   "%add_ln110_2 = add i65 %zext_ln110_9, i65 %zext_ln110_7" [d4.cpp:110]   --->   Operation 248 'add' 'add_ln110_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln110_12 = zext i65 %add_ln110_2" [d4.cpp:110]   --->   Operation 249 'zext' 'zext_ln110_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 250 [1/1] (1.09ns)   --->   "%add_ln110_3 = add i66 %zext_ln110_12, i66 %zext_ln110_8" [d4.cpp:110]   --->   Operation 250 'add' 'add_ln110_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln110_4 = add i65 %zext_ln110_5, i65 %zext_ln110_4" [d4.cpp:110]   --->   Operation 251 'add' 'add_ln110_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln110_14 = zext i65 %add_ln110_4" [d4.cpp:110]   --->   Operation 252 'zext' 'zext_ln110_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 253 [1/1] (1.09ns)   --->   "%add_ln110_5 = add i66 %zext_ln110_14, i66 %zext_ln110_6" [d4.cpp:110]   --->   Operation 253 'add' 'add_ln110_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln110_7 = add i65 %zext_ln110_2, i65 %zext_ln110_1" [d4.cpp:110]   --->   Operation 254 'add' 'add_ln110_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln110_17 = zext i65 %add_ln110_7" [d4.cpp:110]   --->   Operation 255 'zext' 'zext_ln110_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 256 [1/1] (1.09ns)   --->   "%add_ln110_8 = add i66 %zext_ln110_17, i66 %zext_ln110_3" [d4.cpp:110]   --->   Operation 256 'add' 'add_ln110_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 257 [1/1] (1.08ns)   --->   "%add_ln107 = add i64 %mul_ln107_1, i64 %mul_ln107" [d4.cpp:107]   --->   Operation 257 'add' 'add_ln107' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %add_ln107" [d4.cpp:107]   --->   Operation 258 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106 = add i64 %mul_ln106_2, i64 %mul_ln106" [d4.cpp:106]   --->   Operation 259 'add' 'add_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 260 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_1 = add i64 %add_ln106, i64 %mul_ln106_1" [d4.cpp:106]   --->   Operation 260 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_1" [d4.cpp:106]   --->   Operation 261 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_4 = add i28 %trunc_ln110_9, i28 %trunc_ln110_8" [d4.cpp:118]   --->   Operation 262 'add' 'add_ln118_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 263 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_5 = add i28 %add_ln118_4, i28 %trunc_ln110_7" [d4.cpp:118]   --->   Operation 263 'add' 'add_ln118_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 264 [1/1] (0.97ns)   --->   "%add_ln118_7 = add i28 %trunc_ln110_3, i28 %trunc_ln110_4" [d4.cpp:118]   --->   Operation 264 'add' 'add_ln118_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.12>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 265 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%p_loc11_load = load i64 %p_loc11"   --->   Operation 266 'load' 'p_loc11_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%p_loc12_load = load i64 %p_loc12"   --->   Operation 267 'load' 'p_loc12_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 268 [1/1] (0.00ns)   --->   "%p_loc13_load = load i64 %p_loc13"   --->   Operation 268 'load' 'p_loc13_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%p_loc17_load = load i64 %p_loc17"   --->   Operation 269 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%add94_2262_loc_load = load i64 %add94_2262_loc"   --->   Operation 270 'load' 'add94_2262_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "%add94_1_2258_loc_load = load i64 %add94_1_2258_loc"   --->   Operation 271 'load' 'add94_1_2258_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 272 [1/1] (0.00ns)   --->   "%add94_1_1254_loc_load = load i64 %add94_1_1254_loc"   --->   Operation 272 'load' 'add94_1_1254_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 273 [1/1] (0.00ns)   --->   "%add94_1250_loc_load = load i64 %add94_1250_loc"   --->   Operation 273 'load' 'add94_1250_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%p_loc18_load = load i64 %p_loc18"   --->   Operation 274 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln94 = mul i64 %zext_ln94_9, i64 %zext_ln94'
ST_24 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln94 = mul i64 %zext_ln94_9, i64 %zext_ln94" [d4.cpp:94]   --->   Operation 275 'mul' 'mul_ln94' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 276 '%mul_ln95 = mul i64 %zext_ln94_9, i64 %zext_ln94_1'
ST_24 : Operation 276 [1/1] (2.10ns)   --->   "%mul_ln95 = mul i64 %zext_ln94_9, i64 %zext_ln94_1" [d4.cpp:95]   --->   Operation 276 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 277 '%mul_ln96 = mul i64 %zext_ln94_9, i64 %zext_ln94_2'
ST_24 : Operation 277 [1/1] (2.10ns)   --->   "%mul_ln96 = mul i64 %zext_ln94_9, i64 %zext_ln94_2" [d4.cpp:96]   --->   Operation 277 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 278 '%mul_ln97 = mul i64 %zext_ln94_9, i64 %zext_ln94_3'
ST_24 : Operation 278 [1/1] (2.10ns)   --->   "%mul_ln97 = mul i64 %zext_ln94_9, i64 %zext_ln94_3" [d4.cpp:97]   --->   Operation 278 'mul' 'mul_ln97' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 279 '%mul_ln94_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_1'
ST_24 : Operation 279 [1/1] (2.10ns)   --->   "%mul_ln94_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_1" [d4.cpp:94]   --->   Operation 279 'mul' 'mul_ln94_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 280 '%mul_ln95_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_2'
ST_24 : Operation 280 [1/1] (2.10ns)   --->   "%mul_ln95_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_2" [d4.cpp:95]   --->   Operation 280 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 281 '%mul_ln96_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_3'
ST_24 : Operation 281 [1/1] (2.10ns)   --->   "%mul_ln96_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_3" [d4.cpp:96]   --->   Operation 281 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 282 '%mul_ln97_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_4'
ST_24 : Operation 282 [1/1] (2.10ns)   --->   "%mul_ln97_1 = mul i64 %zext_ln94_10, i64 %zext_ln94_4" [d4.cpp:97]   --->   Operation 282 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 283 '%mul_ln94_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_2'
ST_24 : Operation 283 [1/1] (2.10ns)   --->   "%mul_ln94_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_2" [d4.cpp:94]   --->   Operation 283 'mul' 'mul_ln94_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 284 '%mul_ln95_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_3'
ST_24 : Operation 284 [1/1] (2.10ns)   --->   "%mul_ln95_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_3" [d4.cpp:95]   --->   Operation 284 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 285 '%mul_ln96_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_4'
ST_24 : Operation 285 [1/1] (2.10ns)   --->   "%mul_ln96_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_4" [d4.cpp:96]   --->   Operation 285 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 286 '%mul_ln97_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_5'
ST_24 : Operation 286 [1/1] (2.10ns)   --->   "%mul_ln97_2 = mul i64 %zext_ln94_11, i64 %zext_ln94_5" [d4.cpp:97]   --->   Operation 286 'mul' 'mul_ln97_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 287 '%mul_ln94_3 = mul i64 %zext_ln94_12, i64 %zext_ln94_3'
ST_24 : Operation 287 [1/1] (2.10ns)   --->   "%mul_ln94_3 = mul i64 %zext_ln94_12, i64 %zext_ln94_3" [d4.cpp:94]   --->   Operation 287 'mul' 'mul_ln94_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 288 '%mul_ln95_3 = mul i64 %zext_ln94_12, i64 %zext_ln94_4'
ST_24 : Operation 288 [1/1] (2.10ns)   --->   "%mul_ln95_3 = mul i64 %zext_ln94_12, i64 %zext_ln94_4" [d4.cpp:95]   --->   Operation 288 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 289 '%mul_ln96_3 = mul i64 %zext_ln94_12, i64 %zext_ln94_5'
ST_24 : Operation 289 [1/1] (2.10ns)   --->   "%mul_ln96_3 = mul i64 %zext_ln94_12, i64 %zext_ln94_5" [d4.cpp:96]   --->   Operation 289 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 290 '%mul_ln94_4 = mul i64 %zext_ln94_13, i64 %zext_ln94_4'
ST_24 : Operation 290 [1/1] (2.10ns)   --->   "%mul_ln94_4 = mul i64 %zext_ln94_13, i64 %zext_ln94_4" [d4.cpp:94]   --->   Operation 290 'mul' 'mul_ln94_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 291 '%mul_ln95_4 = mul i64 %zext_ln94_13, i64 %zext_ln94_5'
ST_24 : Operation 291 [1/1] (2.10ns)   --->   "%mul_ln95_4 = mul i64 %zext_ln94_13, i64 %zext_ln94_5" [d4.cpp:95]   --->   Operation 291 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 292 '%mul_ln96_4 = mul i64 %zext_ln94_13, i64 %zext_ln94_6'
ST_24 : Operation 292 [1/1] (2.10ns)   --->   "%mul_ln96_4 = mul i64 %zext_ln94_13, i64 %zext_ln94_6" [d4.cpp:96]   --->   Operation 292 'mul' 'mul_ln96_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 293 '%mul_ln94_5 = mul i64 %zext_ln94_14, i64 %zext_ln94_5'
ST_24 : Operation 293 [1/1] (2.10ns)   --->   "%mul_ln94_5 = mul i64 %zext_ln94_14, i64 %zext_ln94_5" [d4.cpp:94]   --->   Operation 293 'mul' 'mul_ln94_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 294 '%mul_ln95_5 = mul i64 %zext_ln94_14, i64 %zext_ln94_6'
ST_24 : Operation 294 [1/1] (2.10ns)   --->   "%mul_ln95_5 = mul i64 %zext_ln94_14, i64 %zext_ln94_6" [d4.cpp:95]   --->   Operation 294 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln96_5 = mul i64 %zext_ln94_14, i64 %zext_ln94_7'
ST_24 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln96_5 = mul i64 %zext_ln94_14, i64 %zext_ln94_7" [d4.cpp:96]   --->   Operation 295 'mul' 'mul_ln96_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 296 '%mul_ln94_6 = mul i64 %zext_ln94_15, i64 %zext_ln94_6'
ST_24 : Operation 296 [1/1] (2.10ns)   --->   "%mul_ln94_6 = mul i64 %zext_ln94_15, i64 %zext_ln94_6" [d4.cpp:94]   --->   Operation 296 'mul' 'mul_ln94_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 297 '%mul_ln95_6 = mul i64 %zext_ln94_15, i64 %zext_ln94_7'
ST_24 : Operation 297 [1/1] (2.10ns)   --->   "%mul_ln95_6 = mul i64 %zext_ln94_15, i64 %zext_ln94_7" [d4.cpp:95]   --->   Operation 297 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 298 '%mul_ln94_7 = mul i64 %zext_ln94_16, i64 %zext_ln94_7'
ST_24 : Operation 298 [1/1] (2.10ns)   --->   "%mul_ln94_7 = mul i64 %zext_ln94_16, i64 %zext_ln94_7" [d4.cpp:94]   --->   Operation 298 'mul' 'mul_ln94_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln95_7 = mul i64 %zext_ln94_16, i64 %zext_ln94_8'
ST_24 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln95_7 = mul i64 %zext_ln94_16, i64 %zext_ln94_8" [d4.cpp:95]   --->   Operation 299 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 300 '%mul_ln94_8 = mul i64 %zext_ln94_17, i64 %zext_ln94_8'
ST_24 : Operation 300 [1/1] (2.10ns)   --->   "%mul_ln94_8 = mul i64 %zext_ln94_17, i64 %zext_ln94_8" [d4.cpp:94]   --->   Operation 300 'mul' 'mul_ln94_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_6 = add i64 %add_ln100_5, i64 %add_ln100_2" [d4.cpp:100]   --->   Operation 301 'add' 'add_ln100_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = trunc i64 %p_loc18_load" [d4.cpp:100]   --->   Operation 302 'trunc' 'trunc_ln100_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_9 = add i28 %add_ln100_8, i28 %add_ln100_7" [d4.cpp:100]   --->   Operation 303 'add' 'add_ln100_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 304 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln100_6, i64 %p_loc18_load" [d4.cpp:100]   --->   Operation 304 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 305 '%mul_ln95_8 = mul i64 %zext_ln95, i64 %zext_ln94'
ST_24 : Operation 305 [1/1] (2.10ns)   --->   "%mul_ln95_8 = mul i64 %zext_ln95, i64 %zext_ln94" [d4.cpp:95]   --->   Operation 305 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 306 '%mul_ln96_6 = mul i64 %zext_ln95, i64 %zext_ln94_1'
ST_24 : Operation 306 [1/1] (2.10ns)   --->   "%mul_ln96_6 = mul i64 %zext_ln95, i64 %zext_ln94_1" [d4.cpp:96]   --->   Operation 306 'mul' 'mul_ln96_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 307 '%mul_ln97_3 = mul i64 %zext_ln95, i64 %zext_ln94_2'
ST_24 : Operation 307 [1/1] (2.10ns)   --->   "%mul_ln97_3 = mul i64 %zext_ln95, i64 %zext_ln94_2" [d4.cpp:97]   --->   Operation 307 'mul' 'mul_ln97_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 308 '%mul_ln98 = mul i64 %zext_ln95, i64 %zext_ln94_3'
ST_24 : Operation 308 [1/1] (2.10ns)   --->   "%mul_ln98 = mul i64 %zext_ln95, i64 %zext_ln94_3" [d4.cpp:98]   --->   Operation 308 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 309 '%mul_ln96_7 = mul i64 %zext_ln96, i64 %zext_ln94'
ST_24 : Operation 309 [1/1] (2.10ns)   --->   "%mul_ln96_7 = mul i64 %zext_ln96, i64 %zext_ln94" [d4.cpp:96]   --->   Operation 309 'mul' 'mul_ln96_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 310 [1/1] (1.08ns)   --->   "%add_ln96 = add i64 %mul_ln96_3, i64 %mul_ln96_4" [d4.cpp:96]   --->   Operation 310 'add' 'add_ln96' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 311 [1/1] (1.08ns)   --->   "%add_ln96_1 = add i64 %mul_ln96_2, i64 %mul_ln96_1" [d4.cpp:96]   --->   Operation 311 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96" [d4.cpp:96]   --->   Operation 312 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %add_ln96_1" [d4.cpp:96]   --->   Operation 313 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (1.08ns)   --->   "%add_ln96_2 = add i64 %add_ln96_1, i64 %add_ln96" [d4.cpp:96]   --->   Operation 314 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [1/1] (1.08ns)   --->   "%add_ln96_3 = add i64 %mul_ln96_6, i64 %mul_ln96" [d4.cpp:96]   --->   Operation 315 'add' 'add_ln96_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln96_4 = add i64 %mul_ln96_7, i64 %mul_ln96_5" [d4.cpp:96]   --->   Operation 316 'add' 'add_ln96_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %add_ln96_3" [d4.cpp:96]   --->   Operation 317 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %add_ln96_4" [d4.cpp:96]   --->   Operation 318 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (1.08ns)   --->   "%add_ln96_5 = add i64 %add_ln96_4, i64 %add_ln96_3" [d4.cpp:96]   --->   Operation 319 'add' 'add_ln96_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.97ns)   --->   "%add_ln96_8 = add i28 %trunc_ln96_3, i28 %trunc_ln96_2" [d4.cpp:96]   --->   Operation 320 'add' 'add_ln96_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 321 '%mul_ln97_4 = mul i64 %zext_ln96, i64 %zext_ln94_1'
ST_24 : Operation 321 [1/1] (2.10ns)   --->   "%mul_ln97_4 = mul i64 %zext_ln96, i64 %zext_ln94_1" [d4.cpp:97]   --->   Operation 321 'mul' 'mul_ln97_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 322 '%mul_ln98_1 = mul i64 %zext_ln96, i64 %zext_ln94_2'
ST_24 : Operation 322 [1/1] (2.10ns)   --->   "%mul_ln98_1 = mul i64 %zext_ln96, i64 %zext_ln94_2" [d4.cpp:98]   --->   Operation 322 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 323 '%mul_ln97_5 = mul i64 %zext_ln97, i64 %zext_ln94'
ST_24 : Operation 323 [1/1] (2.10ns)   --->   "%mul_ln97_5 = mul i64 %zext_ln97, i64 %zext_ln94" [d4.cpp:97]   --->   Operation 323 'mul' 'mul_ln97_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97 = add i64 %mul_ln97_1, i64 %mul_ln97_3" [d4.cpp:97]   --->   Operation 324 'add' 'add_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 325 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_1 = add i64 %add_ln97, i64 %mul_ln97" [d4.cpp:97]   --->   Operation 325 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_2 = add i64 %mul_ln97_4, i64 %mul_ln97_2" [d4.cpp:97]   --->   Operation 326 'add' 'add_ln97_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 327 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln97_3 = add i64 %add_ln97_2, i64 %mul_ln97_5" [d4.cpp:97]   --->   Operation 327 'add' 'add_ln97_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %add_ln97_1" [d4.cpp:97]   --->   Operation 328 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i64 %add_ln97_3" [d4.cpp:97]   --->   Operation 329 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_4 = add i64 %add_ln97_3, i64 %add_ln97_1" [d4.cpp:97]   --->   Operation 330 'add' 'add_ln97_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i64 %add94_1250_loc_load" [d4.cpp:97]   --->   Operation 331 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.97ns)   --->   "%add_ln97_5 = add i28 %trunc_ln97_1, i28 %trunc_ln97" [d4.cpp:97]   --->   Operation 332 'add' 'add_ln97_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_1 = add i64 %add_ln97_4, i64 %add94_1250_loc_load" [d4.cpp:97]   --->   Operation 333 'add' 'arr_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln98_2 = mul i64 %zext_ln97, i64 %zext_ln94_1'
ST_24 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln98_2 = mul i64 %zext_ln97, i64 %zext_ln94_1" [d4.cpp:98]   --->   Operation 334 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 335 '%mul_ln98_3 = mul i64 %zext_ln98, i64 %zext_ln94'
ST_24 : Operation 335 [1/1] (2.10ns)   --->   "%mul_ln98_3 = mul i64 %zext_ln98, i64 %zext_ln94" [d4.cpp:98]   --->   Operation 335 'mul' 'mul_ln98_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (1.08ns)   --->   "%add_ln98 = add i64 %mul_ln98_3, i64 %mul_ln98_1" [d4.cpp:98]   --->   Operation 336 'add' 'add_ln98' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 337 [1/1] (1.08ns)   --->   "%add_ln98_1 = add i64 %mul_ln98_2, i64 %mul_ln98" [d4.cpp:98]   --->   Operation 337 'add' 'add_ln98_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %add_ln98" [d4.cpp:98]   --->   Operation 338 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln98_1" [d4.cpp:98]   --->   Operation 339 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_2 = add i64 %add_ln98_1, i64 %add_ln98" [d4.cpp:98]   --->   Operation 340 'add' 'add_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i64 %add94_1_1254_loc_load" [d4.cpp:98]   --->   Operation 341 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln98_2, i64 %add94_1_1254_loc_load" [d4.cpp:98]   --->   Operation 342 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add94_1_2258_loc_load" [d4.cpp:99]   --->   Operation 343 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (1.08ns)   --->   "%arr_3 = add i64 %add_ln99, i64 %add94_1_2258_loc_load" [d4.cpp:99]   --->   Operation 344 'add' 'arr_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_6 = add i64 %add_ln101_5, i64 %add_ln101_2" [d4.cpp:101]   --->   Operation 345 'add' 'add_ln101_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i64 %p_loc17_load" [d4.cpp:101]   --->   Operation 346 'trunc' 'trunc_ln101_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_9 = add i28 %add_ln101_8, i28 %add_ln101_7" [d4.cpp:101]   --->   Operation 347 'add' 'add_ln101_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 348 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln101_6, i64 %p_loc17_load" [d4.cpp:101]   --->   Operation 348 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 349 '%mul_ln102 = mul i64 %zext_ln94_9, i64 %zext_ln94_8'
ST_24 : Operation 349 [1/1] (2.10ns)   --->   "%mul_ln102 = mul i64 %zext_ln94_9, i64 %zext_ln94_8" [d4.cpp:102]   --->   Operation 349 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 350 '%mul_ln102_1 = mul i64 %zext_ln95, i64 %zext_ln94_7'
ST_24 : Operation 350 [1/1] (2.10ns)   --->   "%mul_ln102_1 = mul i64 %zext_ln95, i64 %zext_ln94_7" [d4.cpp:102]   --->   Operation 350 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 351 '%mul_ln102_2 = mul i64 %zext_ln96, i64 %zext_ln94_6'
ST_24 : Operation 351 [1/1] (2.10ns)   --->   "%mul_ln102_2 = mul i64 %zext_ln96, i64 %zext_ln94_6" [d4.cpp:102]   --->   Operation 351 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 352 '%mul_ln102_3 = mul i64 %zext_ln97, i64 %zext_ln94_5'
ST_24 : Operation 352 [1/1] (2.10ns)   --->   "%mul_ln102_3 = mul i64 %zext_ln97, i64 %zext_ln94_5" [d4.cpp:102]   --->   Operation 352 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 353 '%mul_ln102_4 = mul i64 %zext_ln98, i64 %zext_ln94_4'
ST_24 : Operation 353 [1/1] (2.10ns)   --->   "%mul_ln102_4 = mul i64 %zext_ln98, i64 %zext_ln94_4" [d4.cpp:102]   --->   Operation 353 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 354 '%mul_ln102_5 = mul i64 %zext_ln99, i64 %zext_ln94_3'
ST_24 : Operation 354 [1/1] (2.10ns)   --->   "%mul_ln102_5 = mul i64 %zext_ln99, i64 %zext_ln94_3" [d4.cpp:102]   --->   Operation 354 'mul' 'mul_ln102_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 355 '%mul_ln102_6 = mul i64 %zext_ln101, i64 %zext_ln94_2'
ST_24 : Operation 355 [1/1] (2.10ns)   --->   "%mul_ln102_6 = mul i64 %zext_ln101, i64 %zext_ln94_2" [d4.cpp:102]   --->   Operation 355 'mul' 'mul_ln102_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 356 '%mul_ln103 = mul i64 %zext_ln95, i64 %zext_ln94_8'
ST_24 : Operation 356 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln95, i64 %zext_ln94_8" [d4.cpp:103]   --->   Operation 356 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 357 '%mul_ln103_1 = mul i64 %zext_ln96, i64 %zext_ln94_7'
ST_24 : Operation 357 [1/1] (2.10ns)   --->   "%mul_ln103_1 = mul i64 %zext_ln96, i64 %zext_ln94_7" [d4.cpp:103]   --->   Operation 357 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 358 '%mul_ln103_2 = mul i64 %zext_ln97, i64 %zext_ln94_6'
ST_24 : Operation 358 [1/1] (2.10ns)   --->   "%mul_ln103_2 = mul i64 %zext_ln97, i64 %zext_ln94_6" [d4.cpp:103]   --->   Operation 358 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 359 '%mul_ln103_3 = mul i64 %zext_ln98, i64 %zext_ln94_5'
ST_24 : Operation 359 [1/1] (2.10ns)   --->   "%mul_ln103_3 = mul i64 %zext_ln98, i64 %zext_ln94_5" [d4.cpp:103]   --->   Operation 359 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 360 '%mul_ln103_4 = mul i64 %zext_ln99, i64 %zext_ln94_4'
ST_24 : Operation 360 [1/1] (2.10ns)   --->   "%mul_ln103_4 = mul i64 %zext_ln99, i64 %zext_ln94_4" [d4.cpp:103]   --->   Operation 360 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 361 '%mul_ln103_5 = mul i64 %zext_ln101, i64 %zext_ln94_3'
ST_24 : Operation 361 [1/1] (2.10ns)   --->   "%mul_ln103_5 = mul i64 %zext_ln101, i64 %zext_ln94_3" [d4.cpp:103]   --->   Operation 361 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 362 '%mul_ln104 = mul i64 %zext_ln96, i64 %zext_ln94_8'
ST_24 : Operation 362 [1/1] (2.10ns)   --->   "%mul_ln104 = mul i64 %zext_ln96, i64 %zext_ln94_8" [d4.cpp:104]   --->   Operation 362 'mul' 'mul_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 363 '%mul_ln104_1 = mul i64 %zext_ln97, i64 %zext_ln94_7'
ST_24 : Operation 363 [1/1] (2.10ns)   --->   "%mul_ln104_1 = mul i64 %zext_ln97, i64 %zext_ln94_7" [d4.cpp:104]   --->   Operation 363 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 364 '%mul_ln104_2 = mul i64 %zext_ln98, i64 %zext_ln94_6'
ST_24 : Operation 364 [1/1] (2.10ns)   --->   "%mul_ln104_2 = mul i64 %zext_ln98, i64 %zext_ln94_6" [d4.cpp:104]   --->   Operation 364 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 365 '%mul_ln104_3 = mul i64 %zext_ln99, i64 %zext_ln94_5'
ST_24 : Operation 365 [1/1] (2.10ns)   --->   "%mul_ln104_3 = mul i64 %zext_ln99, i64 %zext_ln94_5" [d4.cpp:104]   --->   Operation 365 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 366 '%mul_ln104_4 = mul i64 %zext_ln101, i64 %zext_ln94_4'
ST_24 : Operation 366 [1/1] (2.10ns)   --->   "%mul_ln104_4 = mul i64 %zext_ln101, i64 %zext_ln94_4" [d4.cpp:104]   --->   Operation 366 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 367 '%mul_ln105 = mul i64 %zext_ln97, i64 %zext_ln94_8'
ST_24 : Operation 367 [1/1] (2.10ns)   --->   "%mul_ln105 = mul i64 %zext_ln97, i64 %zext_ln94_8" [d4.cpp:105]   --->   Operation 367 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 368 '%mul_ln105_1 = mul i64 %zext_ln98, i64 %zext_ln94_7'
ST_24 : Operation 368 [1/1] (2.10ns)   --->   "%mul_ln105_1 = mul i64 %zext_ln98, i64 %zext_ln94_7" [d4.cpp:105]   --->   Operation 368 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 369 '%mul_ln105_2 = mul i64 %zext_ln101, i64 %zext_ln94_5'
ST_24 : Operation 369 [1/1] (2.10ns)   --->   "%mul_ln105_2 = mul i64 %zext_ln101, i64 %zext_ln94_5" [d4.cpp:105]   --->   Operation 369 'mul' 'mul_ln105_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 370 '%mul_ln105_3 = mul i64 %zext_ln99, i64 %zext_ln94_6'
ST_24 : Operation 370 [1/1] (2.10ns)   --->   "%mul_ln105_3 = mul i64 %zext_ln99, i64 %zext_ln94_6" [d4.cpp:105]   --->   Operation 370 'mul' 'mul_ln105_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_4, i32 28, i32 63" [d4.cpp:110]   --->   Operation 371 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln110_63 = zext i36 %lshr_ln" [d4.cpp:110]   --->   Operation 372 'zext' 'zext_ln110_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (1.08ns)   --->   "%arr_7 = add i64 %zext_ln110_63, i64 %mul_ln108" [d4.cpp:108]   --->   Operation 373 'add' 'arr_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %p_loc_load" [d4.cpp:110]   --->   Operation 374 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = trunc i64 %arr_7" [d4.cpp:110]   --->   Operation 375 'trunc' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (1.08ns)   --->   "%add_ln110 = add i64 %arr_7, i64 %p_loc_load" [d4.cpp:110]   --->   Operation 376 'add' 'add_ln110' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 377 [1/1] (0.97ns)   --->   "%add_ln110_1 = add i28 %trunc_ln110_1, i28 %trunc_ln110" [d4.cpp:110]   --->   Operation 377 'add' 'add_ln110_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%lshr_ln110_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_5, i32 28, i32 63" [d4.cpp:110]   --->   Operation 378 'partselect' 'lshr_ln110_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i36 %lshr_ln110_1" [d4.cpp:110]   --->   Operation 379 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln110_10 = zext i64 %add94_2262_loc_load" [d4.cpp:110]   --->   Operation 380 'zext' 'zext_ln110_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln110_11 = zext i36 %lshr_ln" [d4.cpp:110]   --->   Operation 381 'zext' 'zext_ln110_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln110_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_4, i32 28, i32 55" [d4.cpp:110]   --->   Operation 382 'partselect' 'trunc_ln110_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln110_14 = trunc i64 %add94_2262_loc_load" [d4.cpp:110]   --->   Operation 383 'trunc' 'trunc_ln110_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln110_10 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_5, i32 28, i32 55" [d4.cpp:110]   --->   Operation 384 'partselect' 'trunc_ln110_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln110_13 = zext i66 %add_ln110_3" [d4.cpp:110]   --->   Operation 385 'zext' 'zext_ln110_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln110_15 = zext i66 %add_ln110_5" [d4.cpp:110]   --->   Operation 386 'zext' 'zext_ln110_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (1.10ns)   --->   "%add_ln110_41 = add i66 %add_ln110_5, i66 %add_ln110_3" [d4.cpp:110]   --->   Operation 387 'add' 'add_ln110_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 388 [1/1] (1.10ns)   --->   "%add_ln110_6 = add i67 %zext_ln110_15, i67 %zext_ln110_13" [d4.cpp:110]   --->   Operation 388 'add' 'add_ln110_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln110_15 = trunc i66 %add_ln110_41" [d4.cpp:110]   --->   Operation 389 'trunc' 'trunc_ln110_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln110_16 = zext i67 %add_ln110_6" [d4.cpp:110]   --->   Operation 390 'zext' 'zext_ln110_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln110_18 = zext i66 %add_ln110_8" [d4.cpp:110]   --->   Operation 391 'zext' 'zext_ln110_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln110_9 = add i65 %zext_ln110_10, i65 %zext_ln110" [d4.cpp:110]   --->   Operation 392 'add' 'add_ln110_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 393 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln110_10 = add i65 %add_ln110_9, i65 %zext_ln110_11" [d4.cpp:110]   --->   Operation 393 'add' 'add_ln110_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln110_19 = zext i65 %add_ln110_10" [d4.cpp:110]   --->   Operation 394 'zext' 'zext_ln110_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (1.10ns)   --->   "%add_ln110_12 = add i67 %zext_ln110_19, i67 %zext_ln110_18" [d4.cpp:110]   --->   Operation 395 'add' 'add_ln110_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln110_16 = trunc i67 %add_ln110_12" [d4.cpp:110]   --->   Operation 396 'trunc' 'trunc_ln110_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln110_20 = zext i67 %add_ln110_12" [d4.cpp:110]   --->   Operation 397 'zext' 'zext_ln110_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (1.09ns)   --->   "%add_ln110_35 = add i56 %trunc_ln110_16, i56 %trunc_ln110_15" [d4.cpp:110]   --->   Operation 398 'add' 'add_ln110_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 399 [1/1] (1.10ns)   --->   "%add_ln110_11 = add i68 %zext_ln110_20, i68 %zext_ln110_16" [d4.cpp:110]   --->   Operation 399 'add' 'add_ln110_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln110_12 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln110_11, i32 28, i32 67" [d4.cpp:110]   --->   Operation 400 'partselect' 'trunc_ln110_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln110_21 = zext i40 %trunc_ln110_12" [d4.cpp:110]   --->   Operation 401 'zext' 'zext_ln110_21' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 402 '%mul_ln110_9 = mul i64 %zext_ln94_12, i64 %zext_ln94_8'
ST_24 : Operation 402 [1/1] (2.10ns)   --->   "%mul_ln110_9 = mul i64 %zext_ln94_12, i64 %zext_ln94_8" [d4.cpp:110]   --->   Operation 402 'mul' 'mul_ln110_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln110_22 = zext i64 %mul_ln110_9" [d4.cpp:110]   --->   Operation 403 'zext' 'zext_ln110_22' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln110_10 = mul i64 %zext_ln94_11, i64 %zext_ln94_7'
ST_24 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln110_10 = mul i64 %zext_ln94_11, i64 %zext_ln94_7" [d4.cpp:110]   --->   Operation 404 'mul' 'mul_ln110_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln110_23 = zext i64 %mul_ln110_10" [d4.cpp:110]   --->   Operation 405 'zext' 'zext_ln110_23' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 406 '%mul_ln110_11 = mul i64 %zext_ln94_10, i64 %zext_ln94_6'
ST_24 : Operation 406 [1/1] (2.10ns)   --->   "%mul_ln110_11 = mul i64 %zext_ln94_10, i64 %zext_ln94_6" [d4.cpp:110]   --->   Operation 406 'mul' 'mul_ln110_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln110_24 = zext i64 %mul_ln110_11" [d4.cpp:110]   --->   Operation 407 'zext' 'zext_ln110_24' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 408 '%mul_ln110_12 = mul i64 %zext_ln94_9, i64 %zext_ln94_5'
ST_24 : Operation 408 [1/1] (2.10ns)   --->   "%mul_ln110_12 = mul i64 %zext_ln94_9, i64 %zext_ln94_5" [d4.cpp:110]   --->   Operation 408 'mul' 'mul_ln110_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln110_25 = zext i64 %mul_ln110_12" [d4.cpp:110]   --->   Operation 409 'zext' 'zext_ln110_25' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 410 '%mul_ln110_13 = mul i64 %zext_ln95, i64 %zext_ln94_4'
ST_24 : Operation 410 [1/1] (2.10ns)   --->   "%mul_ln110_13 = mul i64 %zext_ln95, i64 %zext_ln94_4" [d4.cpp:110]   --->   Operation 410 'mul' 'mul_ln110_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln110_26 = zext i64 %mul_ln110_13" [d4.cpp:110]   --->   Operation 411 'zext' 'zext_ln110_26' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 412 '%mul_ln110_14 = mul i64 %zext_ln96, i64 %zext_ln94_3'
ST_24 : Operation 412 [1/1] (2.10ns)   --->   "%mul_ln110_14 = mul i64 %zext_ln96, i64 %zext_ln94_3" [d4.cpp:110]   --->   Operation 412 'mul' 'mul_ln110_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln110_27 = zext i64 %mul_ln110_14" [d4.cpp:110]   --->   Operation 413 'zext' 'zext_ln110_27' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 414 '%mul_ln110_15 = mul i64 %zext_ln97, i64 %zext_ln94_2'
ST_24 : Operation 414 [1/1] (2.10ns)   --->   "%mul_ln110_15 = mul i64 %zext_ln97, i64 %zext_ln94_2" [d4.cpp:110]   --->   Operation 414 'mul' 'mul_ln110_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln110_28 = zext i64 %mul_ln110_15" [d4.cpp:110]   --->   Operation 415 'zext' 'zext_ln110_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln110_29 = zext i64 %arr_3" [d4.cpp:110]   --->   Operation 416 'zext' 'zext_ln110_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln110_17 = trunc i64 %mul_ln110_15" [d4.cpp:110]   --->   Operation 417 'trunc' 'trunc_ln110_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln110_18 = trunc i64 %mul_ln110_14" [d4.cpp:110]   --->   Operation 418 'trunc' 'trunc_ln110_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln110_19 = trunc i64 %mul_ln110_13" [d4.cpp:110]   --->   Operation 419 'trunc' 'trunc_ln110_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln110_20 = trunc i64 %mul_ln110_12" [d4.cpp:110]   --->   Operation 420 'trunc' 'trunc_ln110_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln110_23 = trunc i64 %mul_ln110_11" [d4.cpp:110]   --->   Operation 421 'trunc' 'trunc_ln110_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln110_24 = trunc i64 %mul_ln110_10" [d4.cpp:110]   --->   Operation 422 'trunc' 'trunc_ln110_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln110_25 = trunc i64 %mul_ln110_9" [d4.cpp:110]   --->   Operation 423 'trunc' 'trunc_ln110_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln110_13 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln110_35, i32 28, i32 55" [d4.cpp:110]   --->   Operation 424 'partselect' 'trunc_ln110_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 425 [1/1] (1.08ns)   --->   "%add_ln110_13 = add i65 %zext_ln110_27, i65 %zext_ln110_28" [d4.cpp:110]   --->   Operation 425 'add' 'add_ln110_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln110_30 = zext i65 %add_ln110_13" [d4.cpp:110]   --->   Operation 426 'zext' 'zext_ln110_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 427 [1/1] (1.08ns)   --->   "%add_ln110_14 = add i65 %zext_ln110_26, i65 %zext_ln110_25" [d4.cpp:110]   --->   Operation 427 'add' 'add_ln110_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln110_31 = zext i65 %add_ln110_14" [d4.cpp:110]   --->   Operation 428 'zext' 'zext_ln110_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 429 [1/1] (1.09ns)   --->   "%add_ln110_15 = add i66 %zext_ln110_31, i66 %zext_ln110_30" [d4.cpp:110]   --->   Operation 429 'add' 'add_ln110_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 430 [1/1] (1.08ns)   --->   "%add_ln110_16 = add i65 %zext_ln110_24, i65 %zext_ln110_23" [d4.cpp:110]   --->   Operation 430 'add' 'add_ln110_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln110_33 = zext i65 %add_ln110_16" [d4.cpp:110]   --->   Operation 431 'zext' 'zext_ln110_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [1/1] (1.08ns)   --->   "%add_ln110_17 = add i65 %zext_ln110_29, i65 %zext_ln110_21" [d4.cpp:110]   --->   Operation 432 'add' 'add_ln110_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln110_34 = zext i65 %add_ln110_17" [d4.cpp:110]   --->   Operation 433 'zext' 'zext_ln110_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (1.09ns)   --->   "%add_ln110_18 = add i66 %zext_ln110_34, i66 %zext_ln110_22" [d4.cpp:110]   --->   Operation 434 'add' 'add_ln110_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln110_35 = zext i66 %add_ln110_18" [d4.cpp:110]   --->   Operation 435 'zext' 'zext_ln110_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (1.10ns)   --->   "%add_ln110_20 = add i67 %zext_ln110_35, i67 %zext_ln110_33" [d4.cpp:110]   --->   Operation 436 'add' 'add_ln110_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 437 '%mul_ln110_16 = mul i64 %zext_ln94_13, i64 %zext_ln94_8'
ST_24 : Operation 437 [1/1] (2.10ns)   --->   "%mul_ln110_16 = mul i64 %zext_ln94_13, i64 %zext_ln94_8" [d4.cpp:110]   --->   Operation 437 'mul' 'mul_ln110_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln110_38 = zext i64 %mul_ln110_16" [d4.cpp:110]   --->   Operation 438 'zext' 'zext_ln110_38' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 439 '%mul_ln110_17 = mul i64 %zext_ln94_12, i64 %zext_ln94_7'
ST_24 : Operation 439 [1/1] (2.10ns)   --->   "%mul_ln110_17 = mul i64 %zext_ln94_12, i64 %zext_ln94_7" [d4.cpp:110]   --->   Operation 439 'mul' 'mul_ln110_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln110_39 = zext i64 %mul_ln110_17" [d4.cpp:110]   --->   Operation 440 'zext' 'zext_ln110_39' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 441 '%mul_ln110_18 = mul i64 %zext_ln94_11, i64 %zext_ln94_6'
ST_24 : Operation 441 [1/1] (2.10ns)   --->   "%mul_ln110_18 = mul i64 %zext_ln94_11, i64 %zext_ln94_6" [d4.cpp:110]   --->   Operation 441 'mul' 'mul_ln110_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln110_40 = zext i64 %mul_ln110_18" [d4.cpp:110]   --->   Operation 442 'zext' 'zext_ln110_40' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 443 '%mul_ln110_19 = mul i64 %zext_ln94_10, i64 %zext_ln94_5'
ST_24 : Operation 443 [1/1] (2.10ns)   --->   "%mul_ln110_19 = mul i64 %zext_ln94_10, i64 %zext_ln94_5" [d4.cpp:110]   --->   Operation 443 'mul' 'mul_ln110_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln110_41 = zext i64 %mul_ln110_19" [d4.cpp:110]   --->   Operation 444 'zext' 'zext_ln110_41' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 445 '%mul_ln110_20 = mul i64 %zext_ln94_9, i64 %zext_ln94_4'
ST_24 : Operation 445 [1/1] (2.10ns)   --->   "%mul_ln110_20 = mul i64 %zext_ln94_9, i64 %zext_ln94_4" [d4.cpp:110]   --->   Operation 445 'mul' 'mul_ln110_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln110_42 = zext i64 %mul_ln110_20" [d4.cpp:110]   --->   Operation 446 'zext' 'zext_ln110_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln110_26 = trunc i64 %mul_ln110_20" [d4.cpp:110]   --->   Operation 447 'trunc' 'trunc_ln110_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln110_27 = trunc i64 %mul_ln110_19" [d4.cpp:110]   --->   Operation 448 'trunc' 'trunc_ln110_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln110_30 = trunc i64 %mul_ln110_18" [d4.cpp:110]   --->   Operation 449 'trunc' 'trunc_ln110_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln110_31 = trunc i64 %mul_ln110_17" [d4.cpp:110]   --->   Operation 450 'trunc' 'trunc_ln110_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln110_32 = trunc i64 %mul_ln110_16" [d4.cpp:110]   --->   Operation 451 'trunc' 'trunc_ln110_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 452 [1/1] (1.08ns)   --->   "%add_ln110_21 = add i65 %zext_ln110_42, i65 %zext_ln110_40" [d4.cpp:110]   --->   Operation 452 'add' 'add_ln110_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln110_44 = zext i65 %add_ln110_21" [d4.cpp:110]   --->   Operation 453 'zext' 'zext_ln110_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 454 [1/1] (1.09ns)   --->   "%add_ln110_22 = add i66 %zext_ln110_44, i66 %zext_ln110_41" [d4.cpp:110]   --->   Operation 454 'add' 'add_ln110_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln110_35 = trunc i66 %add_ln110_22" [d4.cpp:110]   --->   Operation 455 'trunc' 'trunc_ln110_35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 456 [1/1] (1.08ns)   --->   "%add_ln110_23 = add i65 %zext_ln110_39, i65 %zext_ln110_38" [d4.cpp:110]   --->   Operation 456 'add' 'add_ln110_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 457 '%mul_ln110_21 = mul i64 %zext_ln94_14, i64 %zext_ln94_8'
ST_24 : Operation 457 [1/1] (2.10ns)   --->   "%mul_ln110_21 = mul i64 %zext_ln94_14, i64 %zext_ln94_8" [d4.cpp:110]   --->   Operation 457 'mul' 'mul_ln110_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 458 '%mul_ln110_22 = mul i64 %zext_ln94_13, i64 %zext_ln94_7'
ST_24 : Operation 458 [1/1] (2.10ns)   --->   "%mul_ln110_22 = mul i64 %zext_ln94_13, i64 %zext_ln94_7" [d4.cpp:110]   --->   Operation 458 'mul' 'mul_ln110_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln110_51 = zext i64 %mul_ln110_22" [d4.cpp:110]   --->   Operation 459 'zext' 'zext_ln110_51' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln110_23 = mul i64 %zext_ln94_12, i64 %zext_ln94_6'
ST_24 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln110_23 = mul i64 %zext_ln94_12, i64 %zext_ln94_6" [d4.cpp:110]   --->   Operation 460 'mul' 'mul_ln110_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln110_52 = zext i64 %mul_ln110_23" [d4.cpp:110]   --->   Operation 461 'zext' 'zext_ln110_52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln110_41 = trunc i64 %mul_ln110_23" [d4.cpp:110]   --->   Operation 462 'trunc' 'trunc_ln110_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln110_42 = trunc i64 %mul_ln110_22" [d4.cpp:110]   --->   Operation 463 'trunc' 'trunc_ln110_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln110_43 = trunc i64 %mul_ln110_21" [d4.cpp:110]   --->   Operation 464 'trunc' 'trunc_ln110_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 465 [1/1] (1.08ns)   --->   "%add_ln110_27 = add i65 %zext_ln110_51, i65 %zext_ln110_52" [d4.cpp:110]   --->   Operation 465 'add' 'add_ln110_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 466 '%mul_ln110_24 = mul i64 %zext_ln94_15, i64 %zext_ln94_8'
ST_24 : Operation 466 [1/1] (2.10ns)   --->   "%mul_ln110_24 = mul i64 %zext_ln94_15, i64 %zext_ln94_8" [d4.cpp:110]   --->   Operation 466 'mul' 'mul_ln110_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln110_44 = trunc i64 %mul_ln110_24" [d4.cpp:110]   --->   Operation 467 'trunc' 'trunc_ln110_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 468 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %mul_ln95_5, i64 %mul_ln95_6" [d4.cpp:95]   --->   Operation 468 'add' 'add_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 469 [1/1] (1.08ns)   --->   "%add_ln95_1 = add i64 %mul_ln95_4, i64 %mul_ln95_3" [d4.cpp:95]   --->   Operation 469 'add' 'add_ln95_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %add_ln95" [d4.cpp:95]   --->   Operation 470 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i64 %add_ln95_1" [d4.cpp:95]   --->   Operation 471 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 472 [1/1] (1.08ns)   --->   "%add_ln95_2 = add i64 %add_ln95_1, i64 %add_ln95" [d4.cpp:95]   --->   Operation 472 'add' 'add_ln95_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 473 [1/1] (1.08ns)   --->   "%add_ln95_3 = add i64 %mul_ln95_8, i64 %mul_ln95" [d4.cpp:95]   --->   Operation 473 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_4 = add i64 %mul_ln95_1, i64 %mul_ln95_7" [d4.cpp:95]   --->   Operation 474 'add' 'add_ln95_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 475 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_5 = add i64 %add_ln95_4, i64 %mul_ln95_2" [d4.cpp:95]   --->   Operation 475 'add' 'add_ln95_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i64 %add_ln95_3" [d4.cpp:95]   --->   Operation 476 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i64 %add_ln95_5" [d4.cpp:95]   --->   Operation 477 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 478 [1/1] (1.08ns)   --->   "%add_ln95_6 = add i64 %add_ln95_5, i64 %add_ln95_3" [d4.cpp:95]   --->   Operation 478 'add' 'add_ln95_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [1/1] (0.97ns)   --->   "%add_ln95_8 = add i28 %trunc_ln95_1, i28 %trunc_ln95" [d4.cpp:95]   --->   Operation 479 'add' 'add_ln95_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 480 [1/1] (0.97ns)   --->   "%add_ln95_9 = add i28 %trunc_ln95_3, i28 %trunc_ln95_2" [d4.cpp:95]   --->   Operation 480 'add' 'add_ln95_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/1] (1.08ns)   --->   "%add_ln94 = add i64 %mul_ln94_6, i64 %mul_ln94_7" [d4.cpp:94]   --->   Operation 481 'add' 'add_ln94' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 482 [1/1] (1.08ns)   --->   "%add_ln94_1 = add i64 %mul_ln94_5, i64 %mul_ln94_4" [d4.cpp:94]   --->   Operation 482 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %add_ln94" [d4.cpp:94]   --->   Operation 483 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i64 %add_ln94_1" [d4.cpp:94]   --->   Operation 484 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 485 [1/1] (1.08ns)   --->   "%add_ln94_2 = add i64 %add_ln94_1, i64 %add_ln94" [d4.cpp:94]   --->   Operation 485 'add' 'add_ln94_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 486 [1/1] (1.08ns)   --->   "%add_ln94_3 = add i64 %mul_ln94, i64 %mul_ln94_1" [d4.cpp:94]   --->   Operation 486 'add' 'add_ln94_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_4 = add i64 %mul_ln94_2, i64 %mul_ln94_8" [d4.cpp:94]   --->   Operation 487 'add' 'add_ln94_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 488 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_5 = add i64 %add_ln94_4, i64 %mul_ln94_3" [d4.cpp:94]   --->   Operation 488 'add' 'add_ln94_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln94_2 = trunc i64 %add_ln94_3" [d4.cpp:94]   --->   Operation 489 'trunc' 'trunc_ln94_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%trunc_ln94_3 = trunc i64 %add_ln94_5" [d4.cpp:94]   --->   Operation 490 'trunc' 'trunc_ln94_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 491 [1/1] (1.08ns)   --->   "%add_ln94_6 = add i64 %add_ln94_5, i64 %add_ln94_3" [d4.cpp:94]   --->   Operation 491 'add' 'add_ln94_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 492 [1/1] (0.97ns)   --->   "%add_ln94_8 = add i28 %trunc_ln94_1, i28 %trunc_ln94" [d4.cpp:94]   --->   Operation 492 'add' 'add_ln94_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 493 [1/1] (0.97ns)   --->   "%add_ln94_9 = add i28 %trunc_ln94_3, i28 %trunc_ln94_2" [d4.cpp:94]   --->   Operation 493 'add' 'add_ln94_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln110_39 = add i28 %add_ln100_9, i28 %trunc_ln100_4" [d4.cpp:110]   --->   Operation 494 'add' 'add_ln110_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 495 [1/1] (0.00ns)   --->   "%lshr_ln111_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln110, i32 28, i32 63" [d4.cpp:111]   --->   Operation 495 'partselect' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i36 %lshr_ln111_1" [d4.cpp:111]   --->   Operation 496 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %p_loc11_load" [d4.cpp:107]   --->   Operation 497 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln110, i32 28, i32 55" [d4.cpp:111]   --->   Operation 498 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_2 = add i64 %p_loc11_load, i64 %zext_ln111_3" [d4.cpp:111]   --->   Operation 499 'add' 'add_ln111_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 500 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_1 = add i64 %add_ln111_2, i64 %add_ln107" [d4.cpp:111]   --->   Operation 500 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_4 = add i28 %trunc_ln107, i28 %trunc_ln" [d4.cpp:111]   --->   Operation 501 'add' 'add_ln111_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 502 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_3 = add i28 %add_ln111_4, i28 %trunc_ln107_1" [d4.cpp:111]   --->   Operation 502 'add' 'add_ln111_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 503 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_1, i32 28, i32 63" [d4.cpp:112]   --->   Operation 503 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i36 %lshr_ln2" [d4.cpp:112]   --->   Operation 504 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %p_loc12_load" [d4.cpp:106]   --->   Operation 505 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_1, i32 28, i32 55" [d4.cpp:112]   --->   Operation 506 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_1 = add i64 %p_loc12_load, i64 %zext_ln112" [d4.cpp:112]   --->   Operation 507 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 508 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln112 = add i64 %add_ln112_1, i64 %add_ln106_1" [d4.cpp:112]   --->   Operation 508 'add' 'add_ln112' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_2 = add i28 %trunc_ln106, i28 %trunc_ln1" [d4.cpp:112]   --->   Operation 509 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 510 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln112_2, i28 %trunc_ln106_1" [d4.cpp:112]   --->   Operation 510 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln112, i32 28, i32 63" [d4.cpp:113]   --->   Operation 511 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i36 %lshr_ln3" [d4.cpp:113]   --->   Operation 512 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 513 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %mul_ln105_2, i64 %mul_ln105_1" [d4.cpp:105]   --->   Operation 513 'add' 'add_ln105' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 514 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul_ln105_3, i64 %mul_ln105" [d4.cpp:105]   --->   Operation 514 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105" [d4.cpp:105]   --->   Operation 515 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_1" [d4.cpp:105]   --->   Operation 516 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_2 = add i64 %add_ln105_1, i64 %add_ln105" [d4.cpp:105]   --->   Operation 517 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = trunc i64 %p_loc13_load" [d4.cpp:105]   --->   Operation 518 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_3 = add i28 %trunc_ln105_1, i28 %trunc_ln105" [d4.cpp:105]   --->   Operation 519 'add' 'add_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln112, i32 28, i32 55" [d4.cpp:113]   --->   Operation 520 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 521 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %p_loc13_load, i64 %zext_ln113" [d4.cpp:113]   --->   Operation 521 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 522 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i64 %add_ln113_1, i64 %add_ln105_2" [d4.cpp:113]   --->   Operation 522 'add' 'add_ln113' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 523 [1/1] (0.97ns)   --->   "%add_ln113_2 = add i28 %trunc_ln105_2, i28 %trunc_ln2" [d4.cpp:113]   --->   Operation 523 'add' 'add_ln113_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 524 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln113_2, i28 %add_ln105_3" [d4.cpp:113]   --->   Operation 524 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 525 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln113, i32 28, i32 63" [d4.cpp:114]   --->   Operation 525 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 526 [1/1] (1.08ns)   --->   "%add_ln104 = add i64 %mul_ln104_2, i64 %mul_ln104_1" [d4.cpp:104]   --->   Operation 526 'add' 'add_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_1 = add i64 %mul_ln104_3, i64 %mul_ln104" [d4.cpp:104]   --->   Operation 527 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 528 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_2 = add i64 %add_ln104_1, i64 %mul_ln104_4" [d4.cpp:104]   --->   Operation 528 'add' 'add_ln104_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104" [d4.cpp:104]   --->   Operation 529 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln104_2" [d4.cpp:104]   --->   Operation 530 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln113, i32 28, i32 55" [d4.cpp:114]   --->   Operation 531 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i64 %mul_ln103_1, i64 %mul_ln103_3" [d4.cpp:103]   --->   Operation 532 'add' 'add_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 533 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i64 %add_ln103, i64 %mul_ln103_2" [d4.cpp:103]   --->   Operation 533 'add' 'add_ln103_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_2 = add i64 %mul_ln103_4, i64 %mul_ln103" [d4.cpp:103]   --->   Operation 534 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 535 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_3 = add i64 %add_ln103_2, i64 %mul_ln103_5" [d4.cpp:103]   --->   Operation 535 'add' 'add_ln103_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i64 %add_ln103_1" [d4.cpp:103]   --->   Operation 536 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i64 %add_ln103_3" [d4.cpp:103]   --->   Operation 537 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102 = add i64 %mul_ln102_1, i64 %mul_ln102_3" [d4.cpp:102]   --->   Operation 538 'add' 'add_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 539 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_1 = add i64 %add_ln102, i64 %mul_ln102_2" [d4.cpp:102]   --->   Operation 539 'add' 'add_ln102_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln102_2 = add i64 %mul_ln102_5, i64 %mul_ln102_4" [d4.cpp:102]   --->   Operation 540 'add' 'add_ln102_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 541 [1/1] (1.08ns)   --->   "%add_ln102_3 = add i64 %mul_ln102_6, i64 %mul_ln102" [d4.cpp:102]   --->   Operation 541 'add' 'add_ln102_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i64 %add_ln102_2" [d4.cpp:102]   --->   Operation 542 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i64 %add_ln102_3" [d4.cpp:102]   --->   Operation 543 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 544 [1/1] (1.08ns)   --->   "%add_ln102_4 = add i64 %add_ln102_3, i64 %add_ln102_2" [d4.cpp:102]   --->   Operation 544 'add' 'add_ln102_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i64 %add_ln102_1" [d4.cpp:102]   --->   Operation 545 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.97ns)   --->   "%add_ln102_6 = add i28 %trunc_ln102_1, i28 %trunc_ln102" [d4.cpp:102]   --->   Operation 546 'add' 'add_ln102_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i28 %add_ln101_9, i28 %trunc_ln101_4" [d4.cpp:117]   --->   Operation 547 'add' 'add_ln117' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i28 %trunc_ln110_14, i28 %trunc_ln110_11" [d4.cpp:118]   --->   Operation 548 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 549 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_2 = add i28 %add_ln118_1, i28 %trunc_ln110_s" [d4.cpp:118]   --->   Operation 549 'add' 'add_ln118_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_6 = add i28 %add_ln118_5, i28 %add_ln118_2" [d4.cpp:118]   --->   Operation 550 'add' 'add_ln118_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_8 = add i28 %add_ln118_7, i28 %trunc_ln110_2" [d4.cpp:118]   --->   Operation 551 'add' 'add_ln118_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_9 = add i28 %trunc_ln110_5, i28 %trunc_ln110_10" [d4.cpp:118]   --->   Operation 552 'add' 'add_ln118_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 553 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_10 = add i28 %add_ln118_9, i28 %trunc_ln110_6" [d4.cpp:118]   --->   Operation 553 'add' 'add_ln118_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 554 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_11 = add i28 %add_ln118_10, i28 %add_ln118_8" [d4.cpp:118]   --->   Operation 554 'add' 'add_ln118_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 555 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118_3 = add i28 %add_ln118_11, i28 %add_ln118_6" [d4.cpp:118]   --->   Operation 555 'add' 'add_ln118_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 556 [1/1] (0.97ns)   --->   "%add_ln119_3 = add i28 %trunc_ln110_18, i28 %trunc_ln110_17" [d4.cpp:119]   --->   Operation 556 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_4 = add i28 %trunc_ln110_20, i28 %trunc_ln110_23" [d4.cpp:119]   --->   Operation 557 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 558 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_5 = add i28 %add_ln119_4, i28 %trunc_ln110_19" [d4.cpp:119]   --->   Operation 558 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_6 = add i28 %add_ln119_5, i28 %add_ln119_3" [d4.cpp:119]   --->   Operation 559 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_7 = add i28 %trunc_ln110_24, i28 %trunc_ln110_25" [d4.cpp:119]   --->   Operation 560 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_8 = add i28 %trunc_ln99_1, i28 %trunc_ln110_13" [d4.cpp:119]   --->   Operation 561 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 562 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_9 = add i28 %add_ln119_8, i28 %trunc_ln99" [d4.cpp:119]   --->   Operation 562 'add' 'add_ln119_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 563 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_10 = add i28 %add_ln119_9, i28 %add_ln119_7" [d4.cpp:119]   --->   Operation 563 'add' 'add_ln119_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 564 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_2 = add i28 %add_ln119_10, i28 %add_ln119_6" [d4.cpp:119]   --->   Operation 564 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 565 [1/1] (0.97ns)   --->   "%add_ln120 = add i28 %trunc_ln110_27, i28 %trunc_ln110_26" [d4.cpp:120]   --->   Operation 565 'add' 'add_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 566 [1/1] (0.97ns)   --->   "%add_ln120_1 = add i28 %trunc_ln110_30, i28 %trunc_ln110_31" [d4.cpp:120]   --->   Operation 566 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 567 [1/1] (0.97ns)   --->   "%add_ln121 = add i28 %trunc_ln110_41, i28 %trunc_ln110_43" [d4.cpp:121]   --->   Operation 567 'add' 'add_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.73>
ST_25 : Operation 568 [1/1] (0.00ns)   --->   "%p_loc14_load = load i64 %p_loc14"   --->   Operation 568 'load' 'p_loc14_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 569 [1/1] (0.00ns)   --->   "%p_loc15_load = load i64 %p_loc15"   --->   Operation 569 'load' 'p_loc15_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 570 [1/1] (0.00ns)   --->   "%p_loc16_load = load i64 %p_loc16"   --->   Operation 570 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 571 [1/1] (0.00ns)   --->   "%add94_2132246_loc_load = load i64 %add94_2132246_loc"   --->   Operation 571 'load' 'add94_2132246_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_7 = add i28 %trunc_ln96_1, i28 %trunc_ln96" [d4.cpp:96]   --->   Operation 572 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_6 = add i64 %add_ln96_5, i64 %add_ln96_2" [d4.cpp:96]   --->   Operation 573 'add' 'add_ln96_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %add94_2132246_loc_load" [d4.cpp:96]   --->   Operation 574 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 575 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln96_9 = add i28 %add_ln96_8, i28 %add_ln96_7" [d4.cpp:96]   --->   Operation 575 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 576 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln96_6, i64 %add94_2132246_loc_load" [d4.cpp:96]   --->   Operation 576 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_3 = add i28 %trunc_ln98_1, i28 %trunc_ln98" [d4.cpp:98]   --->   Operation 577 'add' 'add_ln98_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln110_32 = zext i66 %add_ln110_15" [d4.cpp:110]   --->   Operation 578 'zext' 'zext_ln110_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln110_36 = zext i67 %add_ln110_20" [d4.cpp:110]   --->   Operation 579 'zext' 'zext_ln110_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 580 [1/1] (1.10ns)   --->   "%add_ln110_19 = add i68 %zext_ln110_36, i68 %zext_ln110_32" [d4.cpp:110]   --->   Operation 580 'add' 'add_ln110_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln110_21 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln110_19, i32 28, i32 67" [d4.cpp:110]   --->   Operation 581 'partselect' 'trunc_ln110_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln110_37 = zext i40 %trunc_ln110_21" [d4.cpp:110]   --->   Operation 582 'zext' 'zext_ln110_37' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln110_43 = zext i64 %arr_2" [d4.cpp:110]   --->   Operation 583 'zext' 'zext_ln110_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln110_22 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln110_19, i32 28, i32 55" [d4.cpp:110]   --->   Operation 584 'partselect' 'trunc_ln110_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln110_45 = zext i66 %add_ln110_22" [d4.cpp:110]   --->   Operation 585 'zext' 'zext_ln110_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln110_46 = zext i65 %add_ln110_23" [d4.cpp:110]   --->   Operation 586 'zext' 'zext_ln110_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 587 [1/1] (1.08ns)   --->   "%add_ln110_24 = add i65 %zext_ln110_43, i65 %zext_ln110_37" [d4.cpp:110]   --->   Operation 587 'add' 'add_ln110_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln110_47 = zext i65 %add_ln110_24" [d4.cpp:110]   --->   Operation 588 'zext' 'zext_ln110_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 589 [1/1] (1.09ns)   --->   "%add_ln110_42 = add i65 %add_ln110_24, i65 %add_ln110_23" [d4.cpp:110]   --->   Operation 589 'add' 'add_ln110_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 590 [1/1] (1.09ns)   --->   "%add_ln110_26 = add i66 %zext_ln110_47, i66 %zext_ln110_46" [d4.cpp:110]   --->   Operation 590 'add' 'add_ln110_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln110_40 = trunc i65 %add_ln110_42" [d4.cpp:110]   --->   Operation 591 'trunc' 'trunc_ln110_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln110_48 = zext i66 %add_ln110_26" [d4.cpp:110]   --->   Operation 592 'zext' 'zext_ln110_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 593 [1/1] (1.09ns)   --->   "%add_ln110_40 = add i56 %trunc_ln110_40, i56 %trunc_ln110_35" [d4.cpp:110]   --->   Operation 593 'add' 'add_ln110_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 594 [1/1] (1.10ns)   --->   "%add_ln110_25 = add i67 %zext_ln110_48, i67 %zext_ln110_45" [d4.cpp:110]   --->   Operation 594 'add' 'add_ln110_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln110_28 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln110_25, i32 28, i32 66" [d4.cpp:110]   --->   Operation 595 'partselect' 'trunc_ln110_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln110_49 = zext i39 %trunc_ln110_28" [d4.cpp:110]   --->   Operation 596 'zext' 'zext_ln110_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln110_50 = zext i64 %mul_ln110_21" [d4.cpp:110]   --->   Operation 597 'zext' 'zext_ln110_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln110_53 = zext i64 %arr_1" [d4.cpp:110]   --->   Operation 598 'zext' 'zext_ln110_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln110_29 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln110_40, i32 28, i32 55" [d4.cpp:110]   --->   Operation 599 'partselect' 'trunc_ln110_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 600 [1/1] (1.08ns)   --->   "%add_ln110_28 = add i65 %zext_ln110_53, i65 %zext_ln110_49" [d4.cpp:110]   --->   Operation 600 'add' 'add_ln110_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln110_55 = zext i65 %add_ln110_28" [d4.cpp:110]   --->   Operation 601 'zext' 'zext_ln110_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 602 [1/1] (1.09ns)   --->   "%add_ln110_30 = add i66 %zext_ln110_55, i66 %zext_ln110_50" [d4.cpp:110]   --->   Operation 602 'add' 'add_ln110_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i36 %lshr_ln4" [d4.cpp:114]   --->   Operation 603 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_3 = add i64 %add_ln104_2, i64 %add_ln104" [d4.cpp:104]   --->   Operation 604 'add' 'add_ln104_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i64 %p_loc14_load" [d4.cpp:104]   --->   Operation 605 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_4 = add i28 %trunc_ln104_1, i28 %trunc_ln104" [d4.cpp:104]   --->   Operation 606 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 607 [1/1] (1.08ns)   --->   "%add_ln114_1 = add i64 %p_loc14_load, i64 %zext_ln114" [d4.cpp:114]   --->   Operation 607 'add' 'add_ln114_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 608 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i64 %add_ln114_1, i64 %add_ln104_3" [d4.cpp:114]   --->   Operation 608 'add' 'add_ln114' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 609 [1/1] (0.97ns)   --->   "%add_ln114_2 = add i28 %trunc_ln104_2, i28 %trunc_ln3" [d4.cpp:114]   --->   Operation 609 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 610 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln114_2, i28 %add_ln104_4" [d4.cpp:114]   --->   Operation 610 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 611 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln114, i32 28, i32 63" [d4.cpp:115]   --->   Operation 611 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i36 %lshr_ln5" [d4.cpp:115]   --->   Operation 612 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_4 = add i64 %add_ln103_3, i64 %add_ln103_1" [d4.cpp:103]   --->   Operation 613 'add' 'add_ln103_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i64 %p_loc15_load" [d4.cpp:103]   --->   Operation 614 'trunc' 'trunc_ln103_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_5 = add i28 %trunc_ln103_1, i28 %trunc_ln103" [d4.cpp:103]   --->   Operation 615 'add' 'add_ln103_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln114, i32 28, i32 55" [d4.cpp:115]   --->   Operation 616 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 617 [1/1] (1.08ns)   --->   "%add_ln115_1 = add i64 %p_loc15_load, i64 %zext_ln115" [d4.cpp:115]   --->   Operation 617 'add' 'add_ln115_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 618 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115 = add i64 %add_ln115_1, i64 %add_ln103_4" [d4.cpp:115]   --->   Operation 618 'add' 'add_ln115' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 619 [1/1] (0.97ns)   --->   "%add_ln115_2 = add i28 %trunc_ln103_2, i28 %trunc_ln4" [d4.cpp:115]   --->   Operation 619 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 620 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln115_2, i28 %add_ln103_5" [d4.cpp:115]   --->   Operation 620 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 621 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln115, i32 28, i32 63" [d4.cpp:116]   --->   Operation 621 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i36 %lshr_ln6" [d4.cpp:116]   --->   Operation 622 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_5 = add i64 %add_ln102_4, i64 %add_ln102_1" [d4.cpp:102]   --->   Operation 623 'add' 'add_ln102_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i64 %p_loc16_load" [d4.cpp:102]   --->   Operation 624 'trunc' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_7 = add i28 %add_ln102_6, i28 %trunc_ln102_2" [d4.cpp:102]   --->   Operation 625 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln115, i32 28, i32 55" [d4.cpp:116]   --->   Operation 626 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 627 [1/1] (1.08ns)   --->   "%add_ln116_1 = add i64 %p_loc16_load, i64 %zext_ln116" [d4.cpp:116]   --->   Operation 627 'add' 'add_ln116_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 628 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i64 %add_ln116_1, i64 %add_ln102_5" [d4.cpp:116]   --->   Operation 628 'add' 'add_ln116' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 629 [1/1] (0.97ns)   --->   "%add_ln116_2 = add i28 %trunc_ln102_3, i28 %trunc_ln5" [d4.cpp:116]   --->   Operation 629 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 630 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln116_2, i28 %add_ln102_7" [d4.cpp:116]   --->   Operation 630 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln117_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln116, i32 28, i32 63" [d4.cpp:117]   --->   Operation 631 'partselect' 'trunc_ln117_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i36 %trunc_ln117_1" [d4.cpp:117]   --->   Operation 632 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln116, i32 28, i32 55" [d4.cpp:117]   --->   Operation 633 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 634 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln117" [d4.cpp:117]   --->   Operation 634 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i28 %add_ln117" [d4.cpp:118]   --->   Operation 635 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 636 [1/1] (1.02ns)   --->   "%add_ln118 = add i37 %zext_ln117, i37 %zext_ln118" [d4.cpp:118]   --->   Operation 636 'add' 'add_ln118' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln118, i32 28, i32 36" [d4.cpp:118]   --->   Operation 637 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_2 = add i28 %add_ln120_1, i28 %add_ln120" [d4.cpp:120]   --->   Operation 638 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_3 = add i28 %trunc_ln110_32, i28 %trunc_ln98_2" [d4.cpp:120]   --->   Operation 639 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 640 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_4 = add i28 %add_ln98_3, i28 %trunc_ln110_22" [d4.cpp:120]   --->   Operation 640 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 641 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_5 = add i28 %add_ln120_4, i28 %add_ln120_3" [d4.cpp:120]   --->   Operation 641 'add' 'add_ln120_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 642 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln120_5, i28 %add_ln120_2" [d4.cpp:120]   --->   Operation 642 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_1 = add i28 %add_ln121, i28 %trunc_ln110_42" [d4.cpp:121]   --->   Operation 643 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_2 = add i28 %add_ln97_5, i28 %trunc_ln110_29" [d4.cpp:121]   --->   Operation 644 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 645 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_3 = add i28 %add_ln121_2, i28 %trunc_ln97_2" [d4.cpp:121]   --->   Operation 645 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 646 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln121_3, i28 %add_ln121_1" [d4.cpp:121]   --->   Operation 646 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 647 [1/1] (0.00ns)   --->   "%add94_145242_loc_load = load i64 %add94_145242_loc"   --->   Operation 647 'load' 'add94_145242_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 648 [1/1] (0.00ns)   --->   "%add94238_loc_load = load i64 %add94238_loc"   --->   Operation 648 'load' 'add94238_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln110_54 = zext i65 %add_ln110_27" [d4.cpp:110]   --->   Operation 649 'zext' 'zext_ln110_54' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln110_56 = zext i66 %add_ln110_30" [d4.cpp:110]   --->   Operation 650 'zext' 'zext_ln110_56' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 651 [1/1] (1.10ns)   --->   "%add_ln110_29 = add i67 %zext_ln110_56, i67 %zext_ln110_54" [d4.cpp:110]   --->   Operation 651 'add' 'add_ln110_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln110_33 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln110_29, i32 28, i32 66" [d4.cpp:110]   --->   Operation 652 'partselect' 'trunc_ln110_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln110_57 = zext i39 %trunc_ln110_33" [d4.cpp:110]   --->   Operation 653 'zext' 'zext_ln110_57' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln110_58 = zext i64 %mul_ln110_24" [d4.cpp:110]   --->   Operation 654 'zext' 'zext_ln110_58' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln110_59 = zext i64 %arr" [d4.cpp:110]   --->   Operation 655 'zext' 'zext_ln110_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln110_34 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln110_29, i32 28, i32 55" [d4.cpp:110]   --->   Operation 656 'partselect' 'trunc_ln110_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 657 [1/1] (1.08ns)   --->   "%add_ln110_36 = add i65 %zext_ln110_58, i65 %zext_ln110_57" [d4.cpp:110]   --->   Operation 657 'add' 'add_ln110_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln110_60 = zext i65 %add_ln110_36" [d4.cpp:110]   --->   Operation 658 'zext' 'zext_ln110_60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 659 [1/1] (1.09ns)   --->   "%add_ln110_31 = add i66 %zext_ln110_60, i66 %zext_ln110_59" [d4.cpp:110]   --->   Operation 659 'add' 'add_ln110_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln110_31, i32 28, i32 65" [d4.cpp:110]   --->   Operation 660 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln110_64 = zext i38 %tmp_s" [d4.cpp:110]   --->   Operation 661 'zext' 'zext_ln110_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_7 = add i64 %add_ln95_6, i64 %add_ln95_2" [d4.cpp:95]   --->   Operation 662 'add' 'add_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = trunc i64 %add94_145242_loc_load" [d4.cpp:95]   --->   Operation 663 'trunc' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_10 = add i28 %add_ln95_9, i28 %add_ln95_8" [d4.cpp:95]   --->   Operation 664 'add' 'add_ln95_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln110_36 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln110_31, i32 28, i32 55" [d4.cpp:110]   --->   Operation 665 'partselect' 'trunc_ln110_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 666 [1/1] (1.08ns)   --->   "%add_ln110_37 = add i64 %add94_145242_loc_load, i64 %zext_ln110_64" [d4.cpp:110]   --->   Operation 666 'add' 'add_ln110_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 667 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln110_32 = add i64 %add_ln110_37, i64 %add_ln95_7" [d4.cpp:110]   --->   Operation 667 'add' 'add_ln110_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 668 [1/1] (0.00ns)   --->   "%lshr_ln110_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln110_32, i32 28, i32 63" [d4.cpp:110]   --->   Operation 668 'partselect' 'lshr_ln110_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln110_65 = zext i36 %lshr_ln110_7" [d4.cpp:110]   --->   Operation 669 'zext' 'zext_ln110_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_7 = add i64 %add_ln94_6, i64 %add_ln94_2" [d4.cpp:94]   --->   Operation 670 'add' 'add_ln94_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln94_4 = trunc i64 %add94238_loc_load" [d4.cpp:94]   --->   Operation 671 'trunc' 'trunc_ln94_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_10 = add i28 %add_ln94_9, i28 %add_ln94_8" [d4.cpp:94]   --->   Operation 672 'add' 'add_ln94_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln110_37 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln110_32, i32 28, i32 55" [d4.cpp:110]   --->   Operation 673 'partselect' 'trunc_ln110_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 674 [1/1] (1.08ns)   --->   "%add_ln110_38 = add i64 %add94238_loc_load, i64 %zext_ln110_65" [d4.cpp:110]   --->   Operation 674 'add' 'add_ln110_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 675 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln110_33 = add i64 %add_ln110_38, i64 %add_ln94_7" [d4.cpp:110]   --->   Operation 675 'add' 'add_ln110_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln110_38 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln110_33, i32 28, i32 63" [d4.cpp:110]   --->   Operation 676 'partselect' 'trunc_ln110_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122 = add i28 %add_ln96_9, i28 %trunc_ln96_4" [d4.cpp:122]   --->   Operation 677 'add' 'add_ln122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 678 [1/1] (0.97ns)   --->   "%add_ln122_1 = add i28 %trunc_ln110_44, i28 %trunc_ln110_34" [d4.cpp:122]   --->   Operation 678 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 679 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln122_1, i28 %add_ln122" [d4.cpp:122]   --->   Operation 679 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 680 [1/1] (0.97ns)   --->   "%add_ln123 = add i28 %trunc_ln95_4, i28 %trunc_ln110_36" [d4.cpp:123]   --->   Operation 680 'add' 'add_ln123' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 681 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln123, i28 %add_ln95_10" [d4.cpp:123]   --->   Operation 681 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 682 [1/1] (0.97ns)   --->   "%add_ln124 = add i28 %trunc_ln94_4, i28 %trunc_ln110_37" [d4.cpp:124]   --->   Operation 682 'add' 'add_ln124' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 683 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln124, i28 %add_ln94_10" [d4.cpp:124]   --->   Operation 683 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln110_33, i32 28, i32 55" [d4.cpp:125]   --->   Operation 684 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln129 = sext i62 %trunc_ln129_1" [d4.cpp:129]   --->   Operation 685 'sext' 'sext_ln129' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 686 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln129" [d4.cpp:129]   --->   Operation 686 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 687 [1/1] (7.30ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d4.cpp:129]   --->   Operation 687 'writereq' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 3.46>
ST_27 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln110_61 = zext i36 %trunc_ln110_38" [d4.cpp:110]   --->   Operation 688 'zext' 'zext_ln110_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln110_62 = zext i28 %add_ln110_39" [d4.cpp:110]   --->   Operation 689 'zext' 'zext_ln110_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 690 [1/1] (1.02ns)   --->   "%add_ln110_34 = add i37 %zext_ln110_61, i37 %zext_ln110_62" [d4.cpp:110]   --->   Operation 690 'add' 'add_ln110_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln110_34, i32 28, i32 36" [d4.cpp:110]   --->   Operation 691 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln110_66 = zext i9 %tmp_34" [d4.cpp:110]   --->   Operation 692 'zext' 'zext_ln110_66' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln110_67 = zext i9 %tmp_34" [d4.cpp:110]   --->   Operation 693 'zext' 'zext_ln110_67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln110_67, i28 %add_ln110_1" [d4.cpp:110]   --->   Operation 694 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i28 %add_ln110_1" [d4.cpp:111]   --->   Operation 695 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (0.97ns)   --->   "%add_ln111 = add i29 %zext_ln110_66, i29 %zext_ln111" [d4.cpp:111]   --->   Operation 696 'add' 'add_ln111' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 697 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln111, i32 28" [d4.cpp:111]   --->   Operation 697 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i1 %tmp" [d4.cpp:111]   --->   Operation 698 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i28 %add_ln111_3" [d4.cpp:111]   --->   Operation 699 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 700 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln111_2, i29 %zext_ln111_1" [d4.cpp:111]   --->   Operation 700 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i9 %tmp_35" [d4.cpp:118]   --->   Operation 701 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i9 %tmp_35" [d4.cpp:118]   --->   Operation 702 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_12 = add i28 %add_ln118_3, i28 %zext_ln110_67" [d4.cpp:118]   --->   Operation 703 'add' 'add_ln118_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 704 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln118_12, i28 %zext_ln118_2" [d4.cpp:118]   --->   Operation 704 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i28 %add_ln118_3" [d4.cpp:119]   --->   Operation 705 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119 = add i29 %zext_ln119, i29 %zext_ln110_66" [d4.cpp:119]   --->   Operation 706 'add' 'add_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 707 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_1 = add i29 %add_ln119, i29 %zext_ln118_1" [d4.cpp:119]   --->   Operation 707 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln119_1, i32 28" [d4.cpp:119]   --->   Operation 708 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i1 %tmp_40" [d4.cpp:119]   --->   Operation 709 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i28 %add_ln119_2" [d4.cpp:119]   --->   Operation 710 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 711 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln119_2, i29 %zext_ln119_1" [d4.cpp:119]   --->   Operation 711 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 712 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln110_39" [d4.cpp:125]   --->   Operation 712 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 713 [2/2] (0.48ns)   --->   "%call_ln129 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln129_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d4.cpp:129]   --->   Operation 713 'call' 'call_ln129' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 714 [1/2] (0.00ns)   --->   "%call_ln129 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln129_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d4.cpp:129]   --->   Operation 714 'call' 'call_ln129' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 715 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d4.cpp:133]   --->   Operation 715 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 716 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d4.cpp:133]   --->   Operation 716 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 717 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d4.cpp:133]   --->   Operation 717 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 718 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d4.cpp:133]   --->   Operation 718 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 719 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d4.cpp:3]   --->   Operation 719 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 720 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 16, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 720 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 721 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 721 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 722 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 722 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 723 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 723 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 724 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 724 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 725 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 725 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 726 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 726 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 727 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 727 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 728 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 728 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 729 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d4.cpp:133]   --->   Operation 729 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 730 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [d4.cpp:133]   --->   Operation 730 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d4.cpp:24) [68]  (0.000 ns)
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d4.cpp:24) on port 'mem' (d4.cpp:24) [69]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d4.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [70]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d4.cpp:31) [89]  (0.000 ns)
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_42', d4.cpp:31) on port 'mem' (d4.cpp:31) [90]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d4.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [91]  (1.216 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.315 ns)
'mul' operation ('mul_ln110_8', d4.cpp:110) [327]  (2.105 ns)
	'add' operation ('add_ln110_2', d4.cpp:110) [343]  (1.085 ns)
	'add' operation ('add_ln110_3', d4.cpp:110) [345]  (1.093 ns)

 <State 24>: 7.127ns
The critical path consists of the following:
	'load' operation ('p_loc17_load') on local variable 'p_loc17' [117]  (0.000 ns)
	'add' operation ('arr', d4.cpp:101) [273]  (0.819 ns)
	'add' operation ('add_ln110_9', d4.cpp:110) [359]  (0.000 ns)
	'add' operation ('add_ln110_10', d4.cpp:110) [360]  (0.822 ns)
	'add' operation ('add_ln110_12', d4.cpp:110) [362]  (1.100 ns)
	'add' operation ('add_ln110_11', d4.cpp:110) [366]  (1.108 ns)
	'add' operation ('add_ln110_17', d4.cpp:110) [400]  (1.085 ns)
	'add' operation ('add_ln110_18', d4.cpp:110) [402]  (1.093 ns)
	'add' operation ('add_ln110_20', d4.cpp:110) [404]  (1.100 ns)

 <State 25>: 6.737ns
The critical path consists of the following:
	'load' operation ('p_loc14_load') on local variable 'p_loc14' [114]  (0.000 ns)
	'add' operation ('add_ln114_1', d4.cpp:114) [574]  (1.085 ns)
	'add' operation ('add_ln114', d4.cpp:114) [575]  (0.819 ns)
	'add' operation ('add_ln115_1', d4.cpp:115) [590]  (1.085 ns)
	'add' operation ('add_ln115', d4.cpp:115) [591]  (0.819 ns)
	'add' operation ('add_ln116_1', d4.cpp:116) [609]  (1.085 ns)
	'add' operation ('add_ln116', d4.cpp:116) [610]  (0.819 ns)
	'add' operation ('add_ln118', d4.cpp:118) [619]  (1.025 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d4.cpp:129) [675]  (0.000 ns)
	bus request operation ('empty_43', d4.cpp:129) on port 'mem' (d4.cpp:129) [676]  (7.300 ns)

 <State 27>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln110_34', d4.cpp:110) [517]  (1.025 ns)
	'add' operation ('add_ln111', d4.cpp:111) [523]  (0.975 ns)
	'add' operation ('out1_w', d4.cpp:111) [537]  (0.975 ns)
	'call' operation ('call_ln129', d4.cpp:129) to 'test_Pipeline_ARRAY_WRITE' [677]  (0.489 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d4.cpp:133) on port 'mem' (d4.cpp:133) [678]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d4.cpp:133) on port 'mem' (d4.cpp:133) [678]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d4.cpp:133) on port 'mem' (d4.cpp:133) [678]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d4.cpp:133) on port 'mem' (d4.cpp:133) [678]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_44', d4.cpp:133) on port 'mem' (d4.cpp:133) [678]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
