// Seed: 2438305427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  input wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_23 = id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_7 = 32'd48,
    parameter id_8 = 32'd47
) (
    _id_1,
    id_2
);
  output wire id_2;
  output wire _id_1;
  logic [!  id_1 : 1 'd0 ==  -1 'h0] id_3;
  logic [7:0] id_4 = id_4[1-:-1'h0];
  wire [1 : 1] id_5;
  wire id_6;
  wire _id_7;
  wire _id_8;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_3,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_3,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_2,
      id_6,
      id_6,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_2,
      id_5,
      id_6,
      id_5
  );
  wire [id_7 : id_8] id_9;
endmodule
