{
  "module_name": "qcom,dispcc-sc8280xp.h",
  "hash_id": "a7dddc73ca6f0147a0dfb496227d87880952f047308ef41e6e8f57bf1af39ac9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,dispcc-sc8280xp.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SC8280XP_H\n#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SC8280XP_H\n\n \n#define DISP_CC_PLL0\t\t\t\t\t0\n#define DISP_CC_PLL1\t\t\t\t\t1\n#define DISP_CC_PLL1_OUT_EVEN\t\t\t\t2\n#define DISP_CC_PLL2\t\t\t\t\t3\n#define DISP_CC_MDSS_AHB1_CLK\t\t\t\t4\n#define DISP_CC_MDSS_AHB_CLK\t\t\t\t5\n#define DISP_CC_MDSS_AHB_CLK_SRC\t\t\t6\n#define DISP_CC_MDSS_BYTE0_CLK\t\t\t\t7\n#define DISP_CC_MDSS_BYTE0_CLK_SRC\t\t\t8\n#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC\t\t\t9\n#define DISP_CC_MDSS_BYTE0_INTF_CLK\t\t\t10\n#define DISP_CC_MDSS_BYTE1_CLK\t\t\t\t11\n#define DISP_CC_MDSS_BYTE1_CLK_SRC\t\t\t12\n#define DISP_CC_MDSS_BYTE1_DIV_CLK_SRC\t\t\t13\n#define DISP_CC_MDSS_BYTE1_INTF_CLK\t\t\t14\n#define DISP_CC_MDSS_DPTX0_AUX_CLK\t\t\t15\n#define DISP_CC_MDSS_DPTX0_AUX_CLK_SRC\t\t\t16\n#define DISP_CC_MDSS_DPTX0_LINK_CLK\t\t\t17\n#define DISP_CC_MDSS_DPTX0_LINK_CLK_SRC\t\t\t18\n#define DISP_CC_MDSS_DPTX0_LINK_DIV_CLK_SRC\t\t19\n#define DISP_CC_MDSS_DPTX0_LINK_INTF_CLK\t\t20\n#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK\t\t\t21\n#define DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC\t\t22\n#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK\t\t\t23\n#define DISP_CC_MDSS_DPTX0_PIXEL1_CLK_SRC\t\t24\n#define DISP_CC_MDSS_DPTX0_USB_ROUTER_LINK_INTF_CLK\t25\n#define DISP_CC_MDSS_DPTX1_AUX_CLK\t\t\t26\n#define DISP_CC_MDSS_DPTX1_AUX_CLK_SRC\t\t\t27\n#define DISP_CC_MDSS_DPTX1_LINK_CLK\t\t\t28\n#define DISP_CC_MDSS_DPTX1_LINK_CLK_SRC\t\t\t29\n#define DISP_CC_MDSS_DPTX1_LINK_DIV_CLK_SRC\t\t30\n#define DISP_CC_MDSS_DPTX1_LINK_INTF_CLK\t\t31\n#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK\t\t\t32\n#define DISP_CC_MDSS_DPTX1_PIXEL0_CLK_SRC\t\t33\n#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK\t\t\t34\n#define DISP_CC_MDSS_DPTX1_PIXEL1_CLK_SRC\t\t35\n#define DISP_CC_MDSS_DPTX1_USB_ROUTER_LINK_INTF_CLK\t36\n#define DISP_CC_MDSS_DPTX2_AUX_CLK\t\t\t37\n#define DISP_CC_MDSS_DPTX2_AUX_CLK_SRC\t\t\t38\n#define DISP_CC_MDSS_DPTX2_LINK_CLK\t\t\t39\n#define DISP_CC_MDSS_DPTX2_LINK_CLK_SRC\t\t\t40\n#define DISP_CC_MDSS_DPTX2_LINK_DIV_CLK_SRC\t\t41\n#define DISP_CC_MDSS_DPTX2_LINK_INTF_CLK\t\t42\n#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK\t\t\t43\n#define DISP_CC_MDSS_DPTX2_PIXEL0_CLK_SRC\t\t44\n#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK\t\t\t45\n#define DISP_CC_MDSS_DPTX2_PIXEL1_CLK_SRC\t\t46\n#define DISP_CC_MDSS_DPTX3_AUX_CLK\t\t\t47\n#define DISP_CC_MDSS_DPTX3_AUX_CLK_SRC\t\t\t48\n#define DISP_CC_MDSS_DPTX3_LINK_CLK\t\t\t49\n#define DISP_CC_MDSS_DPTX3_LINK_CLK_SRC\t\t\t50\n#define DISP_CC_MDSS_DPTX3_LINK_DIV_CLK_SRC\t\t51\n#define DISP_CC_MDSS_DPTX3_LINK_INTF_CLK\t\t52\n#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK\t\t\t53\n#define DISP_CC_MDSS_DPTX3_PIXEL0_CLK_SRC\t\t54\n#define DISP_CC_MDSS_ESC0_CLK\t\t\t\t55\n#define DISP_CC_MDSS_ESC0_CLK_SRC\t\t\t56\n#define DISP_CC_MDSS_ESC1_CLK\t\t\t\t57\n#define DISP_CC_MDSS_ESC1_CLK_SRC\t\t\t58\n#define DISP_CC_MDSS_MDP1_CLK\t\t\t\t59\n#define DISP_CC_MDSS_MDP_CLK\t\t\t\t60\n#define DISP_CC_MDSS_MDP_CLK_SRC\t\t\t61\n#define DISP_CC_MDSS_MDP_LUT1_CLK\t\t\t62\n#define DISP_CC_MDSS_MDP_LUT_CLK\t\t\t63\n#define DISP_CC_MDSS_NON_GDSC_AHB_CLK\t\t\t64\n#define DISP_CC_MDSS_PCLK0_CLK\t\t\t\t65\n#define DISP_CC_MDSS_PCLK0_CLK_SRC\t\t\t66\n#define DISP_CC_MDSS_PCLK1_CLK\t\t\t\t67\n#define DISP_CC_MDSS_PCLK1_CLK_SRC\t\t\t68\n#define DISP_CC_MDSS_ROT1_CLK\t\t\t\t69\n#define DISP_CC_MDSS_ROT_CLK\t\t\t\t70\n#define DISP_CC_MDSS_ROT_CLK_SRC\t\t\t71\n#define DISP_CC_MDSS_RSCC_AHB_CLK\t\t\t72\n#define DISP_CC_MDSS_RSCC_VSYNC_CLK\t\t\t73\n#define DISP_CC_MDSS_VSYNC1_CLK\t\t\t\t74\n#define DISP_CC_MDSS_VSYNC_CLK\t\t\t\t75\n#define DISP_CC_MDSS_VSYNC_CLK_SRC\t\t\t76\n#define DISP_CC_SLEEP_CLK\t\t\t\t77\n#define DISP_CC_SLEEP_CLK_SRC\t\t\t\t78\n#define DISP_CC_XO_CLK\t\t\t\t\t79\n#define DISP_CC_XO_CLK_SRC\t\t\t\t80\n\n \n#define DISP_CC_MDSS_CORE_BCR\t\t\t\t0\n#define DISP_CC_MDSS_RSCC_BCR\t\t\t\t1\n\n \n#define MDSS_GDSC\t\t\t\t\t0\n#define MDSS_INT2_GDSC\t\t\t\t\t1\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}