{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426739785666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426739785667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 19 15:36:23 2015 " "Processing started: Thu Mar 19 15:36:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426739785667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426739785667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_pinout -c test_pinout " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_pinout -c test_pinout" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426739785667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1426739785946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pinout.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pinout.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pinout " "Found entity 1: test_pinout" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426739785988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426739785988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_pinout " "Elaborating entity \"test_pinout\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426739786056 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG test_pinout.v(16) " "Output port \"oLEDG\" at test_pinout.v(16) has no driver" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1426739786066 "|test_pinout"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426739786651 "|test_pinout|oLEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426739786651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426739787237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426739787237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50 " "No output dependent on input pin \"iCLK_50\"" {  } { { "test_pinout.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Test_Pinout/test_pinout.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426739787934 "|test_pinout|iCLK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1426739787934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426739787935 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426739787935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426739787935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426739787947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 19 15:36:27 2015 " "Processing ended: Thu Mar 19 15:36:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426739787947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426739787947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426739787947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426739787947 ""}
