
test11_RTOS_Sema.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ec4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08007064  08007064  00008064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007174  08007174  00009070  2**0
                  CONTENTS
  4 .ARM          00000008  08007174  08007174  00008174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800717c  0800717c  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800717c  0800717c  0000817c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007180  08007180  00008180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007184  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042e8  20000070  080071f4  00009070  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004358  080071f4  00009358  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d4c  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003432  00000000  00000000  0001edec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  00022220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e71  00000000  00000000  000234c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000192ea  00000000  00000000  00024339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000152a2  00000000  00000000  0003d623  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000990df  00000000  00000000  000528c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb9a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005614  00000000  00000000  000eb9e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000f0ffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800704c 	.word	0x0800704c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800704c 	.word	0x0800704c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2iz>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000854:	d215      	bcs.n	8000882 <__aeabi_d2iz+0x36>
 8000856:	d511      	bpl.n	800087c <__aeabi_d2iz+0x30>
 8000858:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d912      	bls.n	8000888 <__aeabi_d2iz+0x3c>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000872:	fa23 f002 	lsr.w	r0, r3, r2
 8000876:	bf18      	it	ne
 8000878:	4240      	negne	r0, r0
 800087a:	4770      	bx	lr
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	4770      	bx	lr
 8000882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000886:	d105      	bne.n	8000894 <__aeabi_d2iz+0x48>
 8000888:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	bf08      	it	eq
 800088e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b96a 	b.w	8000b88 <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	460c      	mov	r4, r1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d14e      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008d8:	4694      	mov	ip, r2
 80008da:	458c      	cmp	ip, r1
 80008dc:	4686      	mov	lr, r0
 80008de:	fab2 f282 	clz	r2, r2
 80008e2:	d962      	bls.n	80009aa <__udivmoddi4+0xde>
 80008e4:	b14a      	cbz	r2, 80008fa <__udivmoddi4+0x2e>
 80008e6:	f1c2 0320 	rsb	r3, r2, #32
 80008ea:	4091      	lsls	r1, r2
 80008ec:	fa20 f303 	lsr.w	r3, r0, r3
 80008f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f4:	4319      	orrs	r1, r3
 80008f6:	fa00 fe02 	lsl.w	lr, r0, r2
 80008fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008fe:	fa1f f68c 	uxth.w	r6, ip
 8000902:	fbb1 f4f7 	udiv	r4, r1, r7
 8000906:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800090a:	fb07 1114 	mls	r1, r7, r4, r1
 800090e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000912:	fb04 f106 	mul.w	r1, r4, r6
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000922:	f080 8112 	bcs.w	8000b4a <__udivmoddi4+0x27e>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 810f 	bls.w	8000b4a <__udivmoddi4+0x27e>
 800092c:	3c02      	subs	r4, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a59      	subs	r1, r3, r1
 8000932:	fa1f f38e 	uxth.w	r3, lr
 8000936:	fbb1 f0f7 	udiv	r0, r1, r7
 800093a:	fb07 1110 	mls	r1, r7, r0, r1
 800093e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000942:	fb00 f606 	mul.w	r6, r0, r6
 8000946:	429e      	cmp	r6, r3
 8000948:	d90a      	bls.n	8000960 <__udivmoddi4+0x94>
 800094a:	eb1c 0303 	adds.w	r3, ip, r3
 800094e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000952:	f080 80fc 	bcs.w	8000b4e <__udivmoddi4+0x282>
 8000956:	429e      	cmp	r6, r3
 8000958:	f240 80f9 	bls.w	8000b4e <__udivmoddi4+0x282>
 800095c:	4463      	add	r3, ip
 800095e:	3802      	subs	r0, #2
 8000960:	1b9b      	subs	r3, r3, r6
 8000962:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000966:	2100      	movs	r1, #0
 8000968:	b11d      	cbz	r5, 8000972 <__udivmoddi4+0xa6>
 800096a:	40d3      	lsrs	r3, r2
 800096c:	2200      	movs	r2, #0
 800096e:	e9c5 3200 	strd	r3, r2, [r5]
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d905      	bls.n	8000986 <__udivmoddi4+0xba>
 800097a:	b10d      	cbz	r5, 8000980 <__udivmoddi4+0xb4>
 800097c:	e9c5 0100 	strd	r0, r1, [r5]
 8000980:	2100      	movs	r1, #0
 8000982:	4608      	mov	r0, r1
 8000984:	e7f5      	b.n	8000972 <__udivmoddi4+0xa6>
 8000986:	fab3 f183 	clz	r1, r3
 800098a:	2900      	cmp	r1, #0
 800098c:	d146      	bne.n	8000a1c <__udivmoddi4+0x150>
 800098e:	42a3      	cmp	r3, r4
 8000990:	d302      	bcc.n	8000998 <__udivmoddi4+0xcc>
 8000992:	4290      	cmp	r0, r2
 8000994:	f0c0 80f0 	bcc.w	8000b78 <__udivmoddi4+0x2ac>
 8000998:	1a86      	subs	r6, r0, r2
 800099a:	eb64 0303 	sbc.w	r3, r4, r3
 800099e:	2001      	movs	r0, #1
 80009a0:	2d00      	cmp	r5, #0
 80009a2:	d0e6      	beq.n	8000972 <__udivmoddi4+0xa6>
 80009a4:	e9c5 6300 	strd	r6, r3, [r5]
 80009a8:	e7e3      	b.n	8000972 <__udivmoddi4+0xa6>
 80009aa:	2a00      	cmp	r2, #0
 80009ac:	f040 8090 	bne.w	8000ad0 <__udivmoddi4+0x204>
 80009b0:	eba1 040c 	sub.w	r4, r1, ip
 80009b4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009b8:	fa1f f78c 	uxth.w	r7, ip
 80009bc:	2101      	movs	r1, #1
 80009be:	fbb4 f6f8 	udiv	r6, r4, r8
 80009c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80009c6:	fb08 4416 	mls	r4, r8, r6, r4
 80009ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009ce:	fb07 f006 	mul.w	r0, r7, r6
 80009d2:	4298      	cmp	r0, r3
 80009d4:	d908      	bls.n	80009e8 <__udivmoddi4+0x11c>
 80009d6:	eb1c 0303 	adds.w	r3, ip, r3
 80009da:	f106 34ff 	add.w	r4, r6, #4294967295
 80009de:	d202      	bcs.n	80009e6 <__udivmoddi4+0x11a>
 80009e0:	4298      	cmp	r0, r3
 80009e2:	f200 80cd 	bhi.w	8000b80 <__udivmoddi4+0x2b4>
 80009e6:	4626      	mov	r6, r4
 80009e8:	1a1c      	subs	r4, r3, r0
 80009ea:	fa1f f38e 	uxth.w	r3, lr
 80009ee:	fbb4 f0f8 	udiv	r0, r4, r8
 80009f2:	fb08 4410 	mls	r4, r8, r0, r4
 80009f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80009fa:	fb00 f707 	mul.w	r7, r0, r7
 80009fe:	429f      	cmp	r7, r3
 8000a00:	d908      	bls.n	8000a14 <__udivmoddi4+0x148>
 8000a02:	eb1c 0303 	adds.w	r3, ip, r3
 8000a06:	f100 34ff 	add.w	r4, r0, #4294967295
 8000a0a:	d202      	bcs.n	8000a12 <__udivmoddi4+0x146>
 8000a0c:	429f      	cmp	r7, r3
 8000a0e:	f200 80b0 	bhi.w	8000b72 <__udivmoddi4+0x2a6>
 8000a12:	4620      	mov	r0, r4
 8000a14:	1bdb      	subs	r3, r3, r7
 8000a16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a1a:	e7a5      	b.n	8000968 <__udivmoddi4+0x9c>
 8000a1c:	f1c1 0620 	rsb	r6, r1, #32
 8000a20:	408b      	lsls	r3, r1
 8000a22:	fa22 f706 	lsr.w	r7, r2, r6
 8000a26:	431f      	orrs	r7, r3
 8000a28:	fa20 fc06 	lsr.w	ip, r0, r6
 8000a2c:	fa04 f301 	lsl.w	r3, r4, r1
 8000a30:	ea43 030c 	orr.w	r3, r3, ip
 8000a34:	40f4      	lsrs	r4, r6
 8000a36:	fa00 f801 	lsl.w	r8, r0, r1
 8000a3a:	0c38      	lsrs	r0, r7, #16
 8000a3c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a40:	fbb4 fef0 	udiv	lr, r4, r0
 8000a44:	fa1f fc87 	uxth.w	ip, r7
 8000a48:	fb00 441e 	mls	r4, r0, lr, r4
 8000a4c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a50:	fb0e f90c 	mul.w	r9, lr, ip
 8000a54:	45a1      	cmp	r9, r4
 8000a56:	fa02 f201 	lsl.w	r2, r2, r1
 8000a5a:	d90a      	bls.n	8000a72 <__udivmoddi4+0x1a6>
 8000a5c:	193c      	adds	r4, r7, r4
 8000a5e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000a62:	f080 8084 	bcs.w	8000b6e <__udivmoddi4+0x2a2>
 8000a66:	45a1      	cmp	r9, r4
 8000a68:	f240 8081 	bls.w	8000b6e <__udivmoddi4+0x2a2>
 8000a6c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000a70:	443c      	add	r4, r7
 8000a72:	eba4 0409 	sub.w	r4, r4, r9
 8000a76:	fa1f f983 	uxth.w	r9, r3
 8000a7a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000a7e:	fb00 4413 	mls	r4, r0, r3, r4
 8000a82:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a86:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a8a:	45a4      	cmp	ip, r4
 8000a8c:	d907      	bls.n	8000a9e <__udivmoddi4+0x1d2>
 8000a8e:	193c      	adds	r4, r7, r4
 8000a90:	f103 30ff 	add.w	r0, r3, #4294967295
 8000a94:	d267      	bcs.n	8000b66 <__udivmoddi4+0x29a>
 8000a96:	45a4      	cmp	ip, r4
 8000a98:	d965      	bls.n	8000b66 <__udivmoddi4+0x29a>
 8000a9a:	3b02      	subs	r3, #2
 8000a9c:	443c      	add	r4, r7
 8000a9e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000aa2:	fba0 9302 	umull	r9, r3, r0, r2
 8000aa6:	eba4 040c 	sub.w	r4, r4, ip
 8000aaa:	429c      	cmp	r4, r3
 8000aac:	46ce      	mov	lr, r9
 8000aae:	469c      	mov	ip, r3
 8000ab0:	d351      	bcc.n	8000b56 <__udivmoddi4+0x28a>
 8000ab2:	d04e      	beq.n	8000b52 <__udivmoddi4+0x286>
 8000ab4:	b155      	cbz	r5, 8000acc <__udivmoddi4+0x200>
 8000ab6:	ebb8 030e 	subs.w	r3, r8, lr
 8000aba:	eb64 040c 	sbc.w	r4, r4, ip
 8000abe:	fa04 f606 	lsl.w	r6, r4, r6
 8000ac2:	40cb      	lsrs	r3, r1
 8000ac4:	431e      	orrs	r6, r3
 8000ac6:	40cc      	lsrs	r4, r1
 8000ac8:	e9c5 6400 	strd	r6, r4, [r5]
 8000acc:	2100      	movs	r1, #0
 8000ace:	e750      	b.n	8000972 <__udivmoddi4+0xa6>
 8000ad0:	f1c2 0320 	rsb	r3, r2, #32
 8000ad4:	fa20 f103 	lsr.w	r1, r0, r3
 8000ad8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000adc:	fa24 f303 	lsr.w	r3, r4, r3
 8000ae0:	4094      	lsls	r4, r2
 8000ae2:	430c      	orrs	r4, r1
 8000ae4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aec:	fa1f f78c 	uxth.w	r7, ip
 8000af0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af4:	fb08 3110 	mls	r1, r8, r0, r3
 8000af8:	0c23      	lsrs	r3, r4, #16
 8000afa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000afe:	fb00 f107 	mul.w	r1, r0, r7
 8000b02:	4299      	cmp	r1, r3
 8000b04:	d908      	bls.n	8000b18 <__udivmoddi4+0x24c>
 8000b06:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000b0e:	d22c      	bcs.n	8000b6a <__udivmoddi4+0x29e>
 8000b10:	4299      	cmp	r1, r3
 8000b12:	d92a      	bls.n	8000b6a <__udivmoddi4+0x29e>
 8000b14:	3802      	subs	r0, #2
 8000b16:	4463      	add	r3, ip
 8000b18:	1a5b      	subs	r3, r3, r1
 8000b1a:	b2a4      	uxth	r4, r4
 8000b1c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b20:	fb08 3311 	mls	r3, r8, r1, r3
 8000b24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b28:	fb01 f307 	mul.w	r3, r1, r7
 8000b2c:	42a3      	cmp	r3, r4
 8000b2e:	d908      	bls.n	8000b42 <__udivmoddi4+0x276>
 8000b30:	eb1c 0404 	adds.w	r4, ip, r4
 8000b34:	f101 36ff 	add.w	r6, r1, #4294967295
 8000b38:	d213      	bcs.n	8000b62 <__udivmoddi4+0x296>
 8000b3a:	42a3      	cmp	r3, r4
 8000b3c:	d911      	bls.n	8000b62 <__udivmoddi4+0x296>
 8000b3e:	3902      	subs	r1, #2
 8000b40:	4464      	add	r4, ip
 8000b42:	1ae4      	subs	r4, r4, r3
 8000b44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b48:	e739      	b.n	80009be <__udivmoddi4+0xf2>
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	e6f0      	b.n	8000930 <__udivmoddi4+0x64>
 8000b4e:	4608      	mov	r0, r1
 8000b50:	e706      	b.n	8000960 <__udivmoddi4+0x94>
 8000b52:	45c8      	cmp	r8, r9
 8000b54:	d2ae      	bcs.n	8000ab4 <__udivmoddi4+0x1e8>
 8000b56:	ebb9 0e02 	subs.w	lr, r9, r2
 8000b5a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000b5e:	3801      	subs	r0, #1
 8000b60:	e7a8      	b.n	8000ab4 <__udivmoddi4+0x1e8>
 8000b62:	4631      	mov	r1, r6
 8000b64:	e7ed      	b.n	8000b42 <__udivmoddi4+0x276>
 8000b66:	4603      	mov	r3, r0
 8000b68:	e799      	b.n	8000a9e <__udivmoddi4+0x1d2>
 8000b6a:	4630      	mov	r0, r6
 8000b6c:	e7d4      	b.n	8000b18 <__udivmoddi4+0x24c>
 8000b6e:	46d6      	mov	lr, sl
 8000b70:	e77f      	b.n	8000a72 <__udivmoddi4+0x1a6>
 8000b72:	4463      	add	r3, ip
 8000b74:	3802      	subs	r0, #2
 8000b76:	e74d      	b.n	8000a14 <__udivmoddi4+0x148>
 8000b78:	4606      	mov	r6, r0
 8000b7a:	4623      	mov	r3, r4
 8000b7c:	4608      	mov	r0, r1
 8000b7e:	e70f      	b.n	80009a0 <__udivmoddi4+0xd4>
 8000b80:	3e02      	subs	r6, #2
 8000b82:	4463      	add	r3, ip
 8000b84:	e730      	b.n	80009e8 <__udivmoddi4+0x11c>
 8000b86:	bf00      	nop

08000b88 <__aeabi_idiv0>:
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	4a07      	ldr	r2, [pc, #28]	@ (8000bb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000b9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	4a06      	ldr	r2, [pc, #24]	@ (8000bbc <vApplicationGetIdleTaskMemory+0x30>)
 8000ba2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2280      	movs	r2, #128	@ 0x80
 8000ba8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000baa:	bf00      	nop
 8000bac:	3714      	adds	r7, #20
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	2000008c 	.word	0x2000008c
 8000bbc:	2000012c 	.word	0x2000012c

08000bc0 <usDelay>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void usDelay(int us) // micro-second based Delay
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
	volatile uint32_t t1 = htim2.Instance->CNT;
 8000bc8:	4b09      	ldr	r3, [pc, #36]	@ (8000bf0 <usDelay+0x30>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bce:	60fb      	str	r3, [r7, #12]
	while((htim2.Instance->CNT -t1) < us);
 8000bd0:	bf00      	nop
 8000bd2:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <usDelay+0x30>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	1ad2      	subs	r2, r2, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	429a      	cmp	r2, r3
 8000be0:	d3f7      	bcc.n	8000bd2 <usDelay+0x12>
}
 8000be2:	bf00      	nop
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	20000374 	.word	0x20000374
 8000bf4:	00000000 	.word	0x00000000

08000bf8 <usDist>:

double usDist()
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, 0);
 8000bfe:	2200      	movs	r2, #0
 8000c00:	2180      	movs	r1, #128	@ 0x80
 8000c02:	4827      	ldr	r0, [pc, #156]	@ (8000ca0 <usDist+0xa8>)
 8000c04:	f001 f89c 	bl	8001d40 <HAL_GPIO_WritePin>
	usDelay(10);
 8000c08:	200a      	movs	r0, #10
 8000c0a:	f7ff ffd9 	bl	8000bc0 <usDelay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, 1);
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2180      	movs	r1, #128	@ 0x80
 8000c12:	4823      	ldr	r0, [pc, #140]	@ (8000ca0 <usDist+0xa8>)
 8000c14:	f001 f894 	bl	8001d40 <HAL_GPIO_WritePin>
	usDelay(10);
 8000c18:	200a      	movs	r0, #10
 8000c1a:	f7ff ffd1 	bl	8000bc0 <usDelay>
	HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, 0);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	2180      	movs	r1, #128	@ 0x80
 8000c22:	481f      	ldr	r0, [pc, #124]	@ (8000ca0 <usDist+0xa8>)
 8000c24:	f001 f88c 	bl	8001d40 <HAL_GPIO_WritePin>
	//	Wait for burst
	usDelay(200);
 8000c28:	20c8      	movs	r0, #200	@ 0xc8
 8000c2a:	f7ff ffc9 	bl	8000bc0 <usDelay>
	//	Wait for Echo Low

	//	Start count
	while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) != 1);
 8000c2e:	bf00      	nop
 8000c30:	2140      	movs	r1, #64	@ 0x40
 8000c32:	481b      	ldr	r0, [pc, #108]	@ (8000ca0 <usDist+0xa8>)
 8000c34:	f001 f86c 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d1f8      	bne.n	8000c30 <usDist+0x38>
	volatile uint32_t t1 = htim2.Instance->CNT;
 8000c3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ca4 <usDist+0xac>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c44:	607b      	str	r3, [r7, #4]
	while(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) != 0);
 8000c46:	bf00      	nop
 8000c48:	2140      	movs	r1, #64	@ 0x40
 8000c4a:	4815      	ldr	r0, [pc, #84]	@ (8000ca0 <usDist+0xa8>)
 8000c4c:	f001 f860 	bl	8001d10 <HAL_GPIO_ReadPin>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1f8      	bne.n	8000c48 <usDist+0x50>
	volatile uint32_t t2 = htim2.Instance->CNT;
 8000c56:	4b13      	ldr	r3, [pc, #76]	@ (8000ca4 <usDist+0xac>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c5c:	603b      	str	r3, [r7, #0]

	int dt = t2 - t1;	//	micro-second sonic speed
 8000c5e:	683a      	ldr	r2, [r7, #0]
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	1ad3      	subs	r3, r2, r3
 8000c64:	617b      	str	r3, [r7, #20]

	double Dist = 0.0001715 * dt;
 8000c66:	6978      	ldr	r0, [r7, #20]
 8000c68:	f7ff fd86 	bl	8000778 <__aeabi_i2d>
 8000c6c:	a30a      	add	r3, pc, #40	@ (adr r3, 8000c98 <usDist+0xa0>)
 8000c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c72:	f7ff fb05 	bl	8000280 <__aeabi_dmul>
 8000c76:	4602      	mov	r2, r0
 8000c78:	460b      	mov	r3, r1
 8000c7a:	e9c7 2302 	strd	r2, r3, [r7, #8]

	return Dist;
 8000c7e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000c82:	ec43 2b17 	vmov	d7, r2, r3
}
 8000c86:	eeb0 0a47 	vmov.f32	s0, s14
 8000c8a:	eef0 0a67 	vmov.f32	s1, s15
 8000c8e:	3718      	adds	r7, #24
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	f3af 8000 	nop.w
 8000c98:	c853c148 	.word	0xc853c148
 8000c9c:	3f267a95 	.word	0x3f267a95
 8000ca0:	40020000 	.word	0x40020000
 8000ca4:	20000374 	.word	0x20000374

08000ca8 <HAL_GPIO_EXTI_Callback>:

int IsHold = 1;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == D5_Pin)
 8000cb2:	88fb      	ldrh	r3, [r7, #6]
 8000cb4:	2b10      	cmp	r3, #16
 8000cb6:	d112      	bne.n	8000cde <HAL_GPIO_EXTI_Callback+0x36>
	{
		IsHold = !IsHold;
 8000cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce8 <HAL_GPIO_EXTI_Callback+0x40>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	bf0c      	ite	eq
 8000cc0:	2301      	moveq	r3, #1
 8000cc2:	2300      	movne	r3, #0
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	461a      	mov	r2, r3
 8000cc8:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <HAL_GPIO_EXTI_Callback+0x40>)
 8000cca:	601a      	str	r2, [r3, #0]
		//IsHold = (IsHold) ? 0 : 1;
		//if(IsHold == 1) IsHold = 0; else IsHold = 1;
		 if(IsHold) osSemaphoreRelease(myBinarySem01Handle);
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <HAL_GPIO_EXTI_Callback+0x40>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d004      	beq.n	8000cde <HAL_GPIO_EXTI_Callback+0x36>
 8000cd4:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <HAL_GPIO_EXTI_Callback+0x44>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f002 fedf 	bl	8003a9c <osSemaphoreRelease>
	}
}
 8000cde:	bf00      	nop
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000000 	.word	0x20000000
 8000cec:	20000410 	.word	0x20000410

08000cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf0:	b5b0      	push	{r4, r5, r7, lr}
 8000cf2:	b098      	sub	sp, #96	@ 0x60
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf6:	f000 fd63 	bl	80017c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfa:	f000 f865 	bl	8000dc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfe:	f000 f993 	bl	8001028 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d02:	f000 f967 	bl	8000fd4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000d06:	f000 f919 	bl	8000f3c <MX_TIM2_Init>
  MX_TIM1_Init();
 8000d0a:	f000 f8c7 	bl	8000e9c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart();
 8000d0e:	f000 faf1 	bl	80012f4 <ProgramStart>
  HAL_TIM_Base_Start(&htim2);
 8000d12:	4825      	ldr	r0, [pc, #148]	@ (8000da8 <main+0xb8>)
 8000d14:	f001 fd60 	bl	80027d8 <HAL_TIM_Base_Start>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myBinarySem01 */
  osSemaphoreDef(myBinarySem01);
 8000d18:	2300      	movs	r3, #0
 8000d1a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  myBinarySem01Handle = osSemaphoreCreate(osSemaphore(myBinarySem01), 1);
 8000d20:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000d24:	2101      	movs	r1, #1
 8000d26:	4618      	mov	r0, r3
 8000d28:	f002 fe37 	bl	800399a <osSemaphoreCreate>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dac <main+0xbc>)
 8000d30:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of myTask01 */
  osThreadDef(myTask01, StartTask01, osPriorityNormal, 0, 128);
 8000d32:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <main+0xc0>)
 8000d34:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000d38:	461d      	mov	r5, r3
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask01Handle = osThreadCreate(osThread(myTask01), NULL);
 8000d46:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f002 fdc4 	bl	80038da <osThreadCreate>
 8000d52:	4603      	mov	r3, r0
 8000d54:	4a17      	ldr	r2, [pc, #92]	@ (8000db4 <main+0xc4>)
 8000d56:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityBelowNormal, 0, 128);
 8000d58:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <main+0xc8>)
 8000d5a:	f107 0420 	add.w	r4, r7, #32
 8000d5e:	461d      	mov	r5, r3
 8000d60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000d6c:	f107 0320 	add.w	r3, r7, #32
 8000d70:	2100      	movs	r1, #0
 8000d72:	4618      	mov	r0, r3
 8000d74:	f002 fdb1 	bl	80038da <osThreadCreate>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	4a10      	ldr	r2, [pc, #64]	@ (8000dbc <main+0xcc>)
 8000d7c:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityLow, 0, 128);
 8000d7e:	4b10      	ldr	r3, [pc, #64]	@ (8000dc0 <main+0xd0>)
 8000d80:	1d3c      	adds	r4, r7, #4
 8000d82:	461d      	mov	r5, r3
 8000d84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000d90:	1d3b      	adds	r3, r7, #4
 8000d92:	2100      	movs	r1, #0
 8000d94:	4618      	mov	r0, r3
 8000d96:	f002 fda0 	bl	80038da <osThreadCreate>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <main+0xd4>)
 8000d9e:	6013      	str	r3, [r2, #0]
  /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000da0:	f002 fd94 	bl	80038cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <main+0xb4>
 8000da8:	20000374 	.word	0x20000374
 8000dac:	20000410 	.word	0x20000410
 8000db0:	08007070 	.word	0x08007070
 8000db4:	20000404 	.word	0x20000404
 8000db8:	08007098 	.word	0x08007098
 8000dbc:	20000408 	.word	0x20000408
 8000dc0:	080070c0 	.word	0x080070c0
 8000dc4:	2000040c 	.word	0x2000040c

08000dc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b094      	sub	sp, #80	@ 0x50
 8000dcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dce:	f107 0320 	add.w	r3, r7, #32
 8000dd2:	2230      	movs	r2, #48	@ 0x30
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f005 fb50 	bl	800647c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ddc:	f107 030c 	add.w	r3, r7, #12
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dec:	2300      	movs	r3, #0
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	4b28      	ldr	r3, [pc, #160]	@ (8000e94 <SystemClock_Config+0xcc>)
 8000df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000df4:	4a27      	ldr	r2, [pc, #156]	@ (8000e94 <SystemClock_Config+0xcc>)
 8000df6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dfc:	4b25      	ldr	r3, [pc, #148]	@ (8000e94 <SystemClock_Config+0xcc>)
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e04:	60bb      	str	r3, [r7, #8]
 8000e06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e08:	2300      	movs	r3, #0
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	4b22      	ldr	r3, [pc, #136]	@ (8000e98 <SystemClock_Config+0xd0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a21      	ldr	r2, [pc, #132]	@ (8000e98 <SystemClock_Config+0xd0>)
 8000e12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e16:	6013      	str	r3, [r2, #0]
 8000e18:	4b1f      	ldr	r3, [pc, #124]	@ (8000e98 <SystemClock_Config+0xd0>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e20:	607b      	str	r3, [r7, #4]
 8000e22:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e24:	2302      	movs	r3, #2
 8000e26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e2c:	2310      	movs	r3, #16
 8000e2e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e30:	2302      	movs	r3, #2
 8000e32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e34:	2300      	movs	r3, #0
 8000e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e38:	2310      	movs	r3, #16
 8000e3a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e3c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000e40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e42:	2304      	movs	r3, #4
 8000e44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e46:	2304      	movs	r3, #4
 8000e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e4a:	f107 0320 	add.w	r3, r7, #32
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 ffa8 	bl	8001da4 <HAL_RCC_OscConfig>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e5a:	f000 fa33 	bl	80012c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e5e:	230f      	movs	r3, #15
 8000e60:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e62:	2302      	movs	r3, #2
 8000e64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e6e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e70:	2300      	movs	r3, #0
 8000e72:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e74:	f107 030c 	add.w	r3, r7, #12
 8000e78:	2102      	movs	r1, #2
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f001 fa0a 	bl	8002294 <HAL_RCC_ClockConfig>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d001      	beq.n	8000e8a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e86:	f000 fa1d 	bl	80012c4 <Error_Handler>
  }
}
 8000e8a:	bf00      	nop
 8000e8c:	3750      	adds	r7, #80	@ 0x50
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40023800 	.word	0x40023800
 8000e98:	40007000 	.word	0x40007000

08000e9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ea2:	f107 0308 	add.w	r3, r7, #8
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	605a      	str	r2, [r3, #4]
 8000eac:	609a      	str	r2, [r3, #8]
 8000eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eb0:	463b      	mov	r3, r7
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000eba:	4a1f      	ldr	r2, [pc, #124]	@ (8000f38 <MX_TIM1_Init+0x9c>)
 8000ebc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8000ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000ec0:	2253      	movs	r2, #83	@ 0x53
 8000ec2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8000eca:	4b1a      	ldr	r3, [pc, #104]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000ecc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000ed0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ed2:	4b18      	ldr	r3, [pc, #96]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ed8:	4b16      	ldr	r3, [pc, #88]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ede:	4b15      	ldr	r3, [pc, #84]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ee4:	4813      	ldr	r0, [pc, #76]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000ee6:	f001 fc27 	bl	8002738 <HAL_TIM_Base_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ef0:	f000 f9e8 	bl	80012c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ef4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ef8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000efa:	f107 0308 	add.w	r3, r7, #8
 8000efe:	4619      	mov	r1, r3
 8000f00:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000f02:	f001 fe15 	bl	8002b30 <HAL_TIM_ConfigClockSource>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000f0c:	f000 f9da 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f10:	2300      	movs	r3, #0
 8000f12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f14:	2300      	movs	r3, #0
 8000f16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f18:	463b      	mov	r3, r7
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4805      	ldr	r0, [pc, #20]	@ (8000f34 <MX_TIM1_Init+0x98>)
 8000f1e:	f002 f81d 	bl	8002f5c <HAL_TIMEx_MasterConfigSynchronization>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d001      	beq.n	8000f2c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000f28:	f000 f9cc 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	3718      	adds	r7, #24
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	2000032c 	.word	0x2000032c
 8000f38:	40010000 	.word	0x40010000

08000f3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b086      	sub	sp, #24
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f42:	f107 0308 	add.w	r3, r7, #8
 8000f46:	2200      	movs	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
 8000f4a:	605a      	str	r2, [r3, #4]
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f50:	463b      	mov	r3, r7
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f58:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f60:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f66:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000f6c:	4b18      	ldr	r3, [pc, #96]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f74:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f7a:	4b15      	ldr	r3, [pc, #84]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f80:	4813      	ldr	r0, [pc, #76]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f82:	f001 fbd9 	bl	8002738 <HAL_TIM_Base_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f8c:	f000 f99a 	bl	80012c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	480c      	ldr	r0, [pc, #48]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000f9e:	f001 fdc7 	bl	8002b30 <HAL_TIM_ConfigClockSource>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fa8:	f000 f98c 	bl	80012c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fac:	2300      	movs	r3, #0
 8000fae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4805      	ldr	r0, [pc, #20]	@ (8000fd0 <MX_TIM2_Init+0x94>)
 8000fba:	f001 ffcf 	bl	8002f5c <HAL_TIMEx_MasterConfigSynchronization>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000fc4:	f000 f97e 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000fc8:	bf00      	nop
 8000fca:	3718      	adds	r7, #24
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000374 	.word	0x20000374

08000fd4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fd8:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fda:	4a12      	ldr	r2, [pc, #72]	@ (8001024 <MX_USART2_UART_Init+0x50>)
 8000fdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000fde:	4b10      	ldr	r3, [pc, #64]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fe0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fe4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8000ffa:	220c      	movs	r2, #12
 8000ffc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ffe:	4b08      	ldr	r3, [pc, #32]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800100a:	4805      	ldr	r0, [pc, #20]	@ (8001020 <MX_USART2_UART_Init+0x4c>)
 800100c:	f002 f828 	bl	8003060 <HAL_UART_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001016:	f000 f955 	bl	80012c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800101a:	bf00      	nop
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	200003bc 	.word	0x200003bc
 8001024:	40004400 	.word	0x40004400

08001028 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	@ 0x28
 800102c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103e:	2300      	movs	r3, #0
 8001040:	613b      	str	r3, [r7, #16]
 8001042:	4b48      	ldr	r3, [pc, #288]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001046:	4a47      	ldr	r2, [pc, #284]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001048:	f043 0304 	orr.w	r3, r3, #4
 800104c:	6313      	str	r3, [r2, #48]	@ 0x30
 800104e:	4b45      	ldr	r3, [pc, #276]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	f003 0304 	and.w	r3, r3, #4
 8001056:	613b      	str	r3, [r7, #16]
 8001058:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	4b41      	ldr	r3, [pc, #260]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	4a40      	ldr	r2, [pc, #256]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001068:	6313      	str	r3, [r2, #48]	@ 0x30
 800106a:	4b3e      	ldr	r3, [pc, #248]	@ (8001164 <MX_GPIO_Init+0x13c>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	60bb      	str	r3, [r7, #8]
 800107a:	4b3a      	ldr	r3, [pc, #232]	@ (8001164 <MX_GPIO_Init+0x13c>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	4a39      	ldr	r2, [pc, #228]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	6313      	str	r3, [r2, #48]	@ 0x30
 8001086:	4b37      	ldr	r3, [pc, #220]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	607b      	str	r3, [r7, #4]
 8001096:	4b33      	ldr	r3, [pc, #204]	@ (8001164 <MX_GPIO_Init+0x13c>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	4a32      	ldr	r2, [pc, #200]	@ (8001164 <MX_GPIO_Init+0x13c>)
 800109c:	f043 0302 	orr.w	r3, r3, #2
 80010a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010a2:	4b30      	ldr	r3, [pc, #192]	@ (8001164 <MX_GPIO_Init+0x13c>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010a6:	f003 0302 	and.w	r3, r3, #2
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TRIG_Pin|D2_Pin, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	f44f 6194 	mov.w	r1, #1184	@ 0x4a0
 80010b4:	482c      	ldr	r0, [pc, #176]	@ (8001168 <MX_GPIO_Init+0x140>)
 80010b6:	f000 fe43 	bl	8001d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D3_Pin|D4_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2128      	movs	r1, #40	@ 0x28
 80010be:	482b      	ldr	r0, [pc, #172]	@ (800116c <MX_GPIO_Init+0x144>)
 80010c0:	f000 fe3e 	bl	8001d40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010d4:	f107 0314 	add.w	r3, r7, #20
 80010d8:	4619      	mov	r1, r3
 80010da:	4825      	ldr	r0, [pc, #148]	@ (8001170 <MX_GPIO_Init+0x148>)
 80010dc:	f000 fc94 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin TRIG_Pin D2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|TRIG_Pin|D2_Pin;
 80010e0:	f44f 6394 	mov.w	r3, #1184	@ 0x4a0
 80010e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e6:	2301      	movs	r3, #1
 80010e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	f107 0314 	add.w	r3, r7, #20
 80010f6:	4619      	mov	r1, r3
 80010f8:	481b      	ldr	r0, [pc, #108]	@ (8001168 <MX_GPIO_Init+0x140>)
 80010fa:	f000 fc85 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 80010fe:	2340      	movs	r3, #64	@ 0x40
 8001100:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4619      	mov	r1, r3
 8001110:	4815      	ldr	r0, [pc, #84]	@ (8001168 <MX_GPIO_Init+0x140>)
 8001112:	f000 fc79 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : D3_Pin D4_Pin */
  GPIO_InitStruct.Pin = D3_Pin|D4_Pin;
 8001116:	2328      	movs	r3, #40	@ 0x28
 8001118:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111a:	2301      	movs	r3, #1
 800111c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001122:	2300      	movs	r3, #0
 8001124:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	480f      	ldr	r0, [pc, #60]	@ (800116c <MX_GPIO_Init+0x144>)
 800112e:	f000 fc6b 	bl	8001a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : D5_Pin */
  GPIO_InitStruct.Pin = D5_Pin;
 8001132:	2310      	movs	r3, #16
 8001134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001136:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800113a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(D5_GPIO_Port, &GPIO_InitStruct);
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4619      	mov	r1, r3
 8001146:	4809      	ldr	r0, [pc, #36]	@ (800116c <MX_GPIO_Init+0x144>)
 8001148:	f000 fc5e 	bl	8001a08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800114c:	2200      	movs	r2, #0
 800114e:	2105      	movs	r1, #5
 8001150:	200a      	movs	r0, #10
 8001152:	f000 fc2f 	bl	80019b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001156:	200a      	movs	r0, #10
 8001158:	f000 fc48 	bl	80019ec <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800115c:	bf00      	nop
 800115e:	3728      	adds	r7, #40	@ 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40020000 	.word	0x40020000
 800116c:	40020400 	.word	0x40020400
 8001170:	40020800 	.word	0x40020800

08001174 <StartTask01>:
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
double dist[10];
void StartTask01(void const * argument)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

	while(1)
  {
     if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK )
 800117c:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <StartTask01+0x48>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2100      	movs	r1, #0
 8001182:	4618      	mov	r0, r3
 8001184:	f002 fc3c 	bl	8003a00 <osSemaphoreWait>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d111      	bne.n	80011b2 <StartTask01+0x3e>
     {

     //HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin);
     //HAL_Delay(200);
     //printf("Task01 process -- %d\r\n",tn++);
    	dist[0] = usDist();
 800118e:	f7ff fd33 	bl	8000bf8 <usDist>
 8001192:	eeb0 7a40 	vmov.f32	s14, s0
 8001196:	eef0 7a60 	vmov.f32	s15, s1
 800119a:	4b09      	ldr	r3, [pc, #36]	@ (80011c0 <StartTask01+0x4c>)
 800119c:	ed83 7b00 	vstr	d7, [r3]
		if(IsHold) osSemaphoreRelease(myBinarySem01Handle);
 80011a0:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <StartTask01+0x50>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d004      	beq.n	80011b2 <StartTask01+0x3e>
 80011a8:	4b04      	ldr	r3, [pc, #16]	@ (80011bc <StartTask01+0x48>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f002 fc75 	bl	8003a9c <osSemaphoreRelease>
     }
     osDelay(1);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f002 fbdd 	bl	8003972 <osDelay>
     if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK )
 80011b8:	e7e0      	b.n	800117c <StartTask01+0x8>
 80011ba:	bf00      	nop
 80011bc:	20000410 	.word	0x20000410
 80011c0:	20000418 	.word	0x20000418
 80011c4:	20000000 	.word	0x20000000

080011c8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */

	while(1)
  {
	 if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 80011d0:	4b0a      	ldr	r3, [pc, #40]	@ (80011fc <StartTask02+0x34>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f002 fc12 	bl	8003a00 <osSemaphoreWait>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d108      	bne.n	80011f4 <StartTask02+0x2c>

	 //HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin);
	 //HAL_Delay(200);
	 //printf("Task02 process ---- %d\r\n",tn++);

	 if(IsHold) osSemaphoreRelease(myBinarySem01Handle);
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <StartTask02+0x38>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d004      	beq.n	80011f4 <StartTask02+0x2c>
 80011ea:	4b04      	ldr	r3, [pc, #16]	@ (80011fc <StartTask02+0x34>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f002 fc54 	bl	8003a9c <osSemaphoreRelease>
	 }
	 osDelay(1);
 80011f4:	2001      	movs	r0, #1
 80011f6:	f002 fbbc 	bl	8003972 <osDelay>
	 if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 80011fa:	e7e9      	b.n	80011d0 <StartTask02+0x8>
 80011fc:	20000410 	.word	0x20000410
 8001200:	20000000 	.word	0x20000000

08001204 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b084      	sub	sp, #16
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */

	while(1)
  {
	 if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 800120c:	4b1e      	ldr	r3, [pc, #120]	@ (8001288 <StartTask03+0x84>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f002 fbf4 	bl	8003a00 <osSemaphoreWait>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d130      	bne.n	8001280 <StartTask03+0x7c>
	 {

	 //HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin);
	 //HAL_Delay(200);
	 //printf("Task03 process ------ %d\r\n",tn++);
	 int cm = dist[0] * 100;
 800121e:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <StartTask03+0x88>)
 8001220:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <StartTask03+0x8c>)
 800122a:	f7ff f829 	bl	8000280 <__aeabi_dmul>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff fb09 	bl	800084c <__aeabi_d2iz>
 800123a:	4603      	mov	r3, r0
 800123c:	60fb      	str	r3, [r7, #12]

	 if(cm > 50) HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, 1);
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	2b32      	cmp	r3, #50	@ 0x32
 8001242:	dd06      	ble.n	8001252 <StartTask03+0x4e>
 8001244:	2201      	movs	r2, #1
 8001246:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800124a:	4812      	ldr	r0, [pc, #72]	@ (8001294 <StartTask03+0x90>)
 800124c:	f000 fd78 	bl	8001d40 <HAL_GPIO_WritePin>
 8001250:	e00d      	b.n	800126e <StartTask03+0x6a>
	 else if(cm > 30) HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, 1);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2b1e      	cmp	r3, #30
 8001256:	dd05      	ble.n	8001264 <StartTask03+0x60>
 8001258:	2201      	movs	r2, #1
 800125a:	2108      	movs	r1, #8
 800125c:	480e      	ldr	r0, [pc, #56]	@ (8001298 <StartTask03+0x94>)
 800125e:	f000 fd6f 	bl	8001d40 <HAL_GPIO_WritePin>
 8001262:	e004      	b.n	800126e <StartTask03+0x6a>
	 else HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 1);
 8001264:	2201      	movs	r2, #1
 8001266:	2120      	movs	r1, #32
 8001268:	480b      	ldr	r0, [pc, #44]	@ (8001298 <StartTask03+0x94>)
 800126a:	f000 fd69 	bl	8001d40 <HAL_GPIO_WritePin>

	 if(IsHold) osSemaphoreRelease(myBinarySem01Handle);
 800126e:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <StartTask03+0x98>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d004      	beq.n	8001280 <StartTask03+0x7c>
 8001276:	4b04      	ldr	r3, [pc, #16]	@ (8001288 <StartTask03+0x84>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4618      	mov	r0, r3
 800127c:	f002 fc0e 	bl	8003a9c <osSemaphoreRelease>
	 }
	 osDelay(1);
 8001280:	2001      	movs	r0, #1
 8001282:	f002 fb76 	bl	8003972 <osDelay>
	 if(osSemaphoreWait(myBinarySem01Handle, 0) == osOK)
 8001286:	e7c1      	b.n	800120c <StartTask03+0x8>
 8001288:	20000410 	.word	0x20000410
 800128c:	20000418 	.word	0x20000418
 8001290:	40590000 	.word	0x40590000
 8001294:	40020000 	.word	0x40020000
 8001298:	40020400 	.word	0x40020400
 800129c:	20000000 	.word	0x20000000

080012a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM9) {
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d101      	bne.n	80012b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012b2:	f000 faa7 	bl	8001804 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40014000 	.word	0x40014000

080012c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c8:	b672      	cpsid	i
}
 80012ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <Error_Handler+0x8>

080012d0 <__io_putchar>:
#include "main.h"
//extern ADC_HandleTypeDef hadc1;
extern UART_HandleTypeDef huart2;
extern TIM_HandleTypeDef htim2;
int __io_putchar(int ch)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, &ch, 1, 10);
 80012d8:	1d39      	adds	r1, r7, #4
 80012da:	230a      	movs	r3, #10
 80012dc:	2201      	movs	r2, #1
 80012de:	4804      	ldr	r0, [pc, #16]	@ (80012f0 <__io_putchar+0x20>)
 80012e0:	f001 ff0e 	bl	8003100 <HAL_UART_Transmit>
   return ch;
 80012e4:	687b      	ldr	r3, [r7, #4]
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	200003bc 	.word	0x200003bc

080012f4 <ProgramStart>:
    return HAL_ADC_GetValue(&hadc1);
    */
}

void ProgramStart()
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
    printf("\033[2J");         //screen clear
 80012f8:	4808      	ldr	r0, [pc, #32]	@ (800131c <ProgramStart+0x28>)
 80012fa:	f004 ff77 	bl	80061ec <iprintf>
     printf("\033[1;1H");         // move cursor pos to [1:1]
 80012fe:	4808      	ldr	r0, [pc, #32]	@ (8001320 <ProgramStart+0x2c>)
 8001300:	f004 ff74 	bl	80061ec <iprintf>
     printf("Program started ");
 8001304:	4807      	ldr	r0, [pc, #28]	@ (8001324 <ProgramStart+0x30>)
 8001306:	f004 ff71 	bl	80061ec <iprintf>
     Wait(1);
 800130a:	2001      	movs	r0, #1
 800130c:	f000 f80c 	bl	8001328 <Wait>
     printf("\033[2J");         //screen clear
 8001310:	4802      	ldr	r0, [pc, #8]	@ (800131c <ProgramStart+0x28>)
 8001312:	f004 ff6b 	bl	80061ec <iprintf>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	080070dc 	.word	0x080070dc
 8001320:	080070e4 	.word	0x080070e4
 8001324:	080070ec 	.word	0x080070ec

08001328 <Wait>:

void Wait(int o)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
   printf("Press Blue button to continue\r\n");
 8001330:	4808      	ldr	r0, [pc, #32]	@ (8001354 <Wait+0x2c>)
 8001332:	f004 ffc3 	bl	80062bc <puts>
   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));      //B1 == 0
 8001336:	bf00      	nop
 8001338:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800133c:	4806      	ldr	r0, [pc, #24]	@ (8001358 <Wait+0x30>)
 800133e:	f000 fce7 	bl	8001d10 <HAL_GPIO_ReadPin>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1f7      	bne.n	8001338 <Wait+0x10>
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	08007100 	.word	0x08007100
 8001358:	40020800 	.word	0x40020800

0800135c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <HAL_MspInit+0x54>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800136a:	4a11      	ldr	r2, [pc, #68]	@ (80013b0 <HAL_MspInit+0x54>)
 800136c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001370:	6453      	str	r3, [r2, #68]	@ 0x44
 8001372:	4b0f      	ldr	r3, [pc, #60]	@ (80013b0 <HAL_MspInit+0x54>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001376:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	603b      	str	r3, [r7, #0]
 8001382:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <HAL_MspInit+0x54>)
 8001384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001386:	4a0a      	ldr	r2, [pc, #40]	@ (80013b0 <HAL_MspInit+0x54>)
 8001388:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800138c:	6413      	str	r3, [r2, #64]	@ 0x40
 800138e:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <HAL_MspInit+0x54>)
 8001390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001392:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	210f      	movs	r1, #15
 800139e:	f06f 0001 	mvn.w	r0, #1
 80013a2:	f000 fb07 	bl	80019b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800

080013b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a18      	ldr	r2, [pc, #96]	@ (8001424 <HAL_TIM_Base_MspInit+0x70>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d116      	bne.n	80013f4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b17      	ldr	r3, [pc, #92]	@ (8001428 <HAL_TIM_Base_MspInit+0x74>)
 80013cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ce:	4a16      	ldr	r2, [pc, #88]	@ (8001428 <HAL_TIM_Base_MspInit+0x74>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013d6:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <HAL_TIM_Base_MspInit+0x74>)
 80013d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2105      	movs	r1, #5
 80013e6:	2018      	movs	r0, #24
 80013e8:	f000 fae4 	bl	80019b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80013ec:	2018      	movs	r0, #24
 80013ee:	f000 fafd 	bl	80019ec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013f2:	e012      	b.n	800141a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013fc:	d10d      	bne.n	800141a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <HAL_TIM_Base_MspInit+0x74>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001406:	4a08      	ldr	r2, [pc, #32]	@ (8001428 <HAL_TIM_Base_MspInit+0x74>)
 8001408:	f043 0301 	orr.w	r3, r3, #1
 800140c:	6413      	str	r3, [r2, #64]	@ 0x40
 800140e:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_TIM_Base_MspInit+0x74>)
 8001410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001412:	f003 0301 	and.w	r3, r3, #1
 8001416:	60bb      	str	r3, [r7, #8]
 8001418:	68bb      	ldr	r3, [r7, #8]
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40010000 	.word	0x40010000
 8001428:	40023800 	.word	0x40023800

0800142c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	@ 0x28
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001434:	f107 0314 	add.w	r3, r7, #20
 8001438:	2200      	movs	r2, #0
 800143a:	601a      	str	r2, [r3, #0]
 800143c:	605a      	str	r2, [r3, #4]
 800143e:	609a      	str	r2, [r3, #8]
 8001440:	60da      	str	r2, [r3, #12]
 8001442:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a19      	ldr	r2, [pc, #100]	@ (80014b0 <HAL_UART_MspInit+0x84>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d12b      	bne.n	80014a6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	613b      	str	r3, [r7, #16]
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <HAL_UART_MspInit+0x88>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	4a17      	ldr	r2, [pc, #92]	@ (80014b4 <HAL_UART_MspInit+0x88>)
 8001458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800145c:	6413      	str	r3, [r2, #64]	@ 0x40
 800145e:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <HAL_UART_MspInit+0x88>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <HAL_UART_MspInit+0x88>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	4a10      	ldr	r2, [pc, #64]	@ (80014b4 <HAL_UART_MspInit+0x88>)
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	6313      	str	r3, [r2, #48]	@ 0x30
 800147a:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <HAL_UART_MspInit+0x88>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001486:	230c      	movs	r3, #12
 8001488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800148a:	2302      	movs	r3, #2
 800148c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001492:	2303      	movs	r3, #3
 8001494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001496:	2307      	movs	r3, #7
 8001498:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	4805      	ldr	r0, [pc, #20]	@ (80014b8 <HAL_UART_MspInit+0x8c>)
 80014a2:	f000 fab1 	bl	8001a08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014a6:	bf00      	nop
 80014a8:	3728      	adds	r7, #40	@ 0x28
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40004400 	.word	0x40004400
 80014b4:	40023800 	.word	0x40023800
 80014b8:	40020000 	.word	0x40020000

080014bc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08c      	sub	sp, #48	@ 0x30
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 80014cc:	2300      	movs	r3, #0
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	4b2e      	ldr	r3, [pc, #184]	@ (800158c <HAL_InitTick+0xd0>)
 80014d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014d4:	4a2d      	ldr	r2, [pc, #180]	@ (800158c <HAL_InitTick+0xd0>)
 80014d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014da:	6453      	str	r3, [r2, #68]	@ 0x44
 80014dc:	4b2b      	ldr	r3, [pc, #172]	@ (800158c <HAL_InitTick+0xd0>)
 80014de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80014e8:	f107 020c 	add.w	r2, r7, #12
 80014ec:	f107 0310 	add.w	r3, r7, #16
 80014f0:	4611      	mov	r1, r2
 80014f2:	4618      	mov	r0, r3
 80014f4:	f001 f8ee 	bl	80026d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM9 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80014f8:	f001 f8d8 	bl	80026ac <HAL_RCC_GetPCLK2Freq>
 80014fc:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80014fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001500:	4a23      	ldr	r2, [pc, #140]	@ (8001590 <HAL_InitTick+0xd4>)
 8001502:	fba2 2303 	umull	r2, r3, r2, r3
 8001506:	0c9b      	lsrs	r3, r3, #18
 8001508:	3b01      	subs	r3, #1
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 800150c:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <HAL_InitTick+0xd8>)
 800150e:	4a22      	ldr	r2, [pc, #136]	@ (8001598 <HAL_InitTick+0xdc>)
 8001510:	601a      	str	r2, [r3, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 8001512:	4b20      	ldr	r3, [pc, #128]	@ (8001594 <HAL_InitTick+0xd8>)
 8001514:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001518:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 800151a:	4a1e      	ldr	r2, [pc, #120]	@ (8001594 <HAL_InitTick+0xd8>)
 800151c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800151e:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 8001520:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <HAL_InitTick+0xd8>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001526:	4b1b      	ldr	r3, [pc, #108]	@ (8001594 <HAL_InitTick+0xd8>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152c:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <HAL_InitTick+0xd8>)
 800152e:	2200      	movs	r2, #0
 8001530:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 8001532:	4818      	ldr	r0, [pc, #96]	@ (8001594 <HAL_InitTick+0xd8>)
 8001534:	f001 f900 	bl	8002738 <HAL_TIM_Base_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800153e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001542:	2b00      	cmp	r3, #0
 8001544:	d11b      	bne.n	800157e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 8001546:	4813      	ldr	r0, [pc, #76]	@ (8001594 <HAL_InitTick+0xd8>)
 8001548:	f001 f9a0 	bl	800288c <HAL_TIM_Base_Start_IT>
 800154c:	4603      	mov	r3, r0
 800154e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001552:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001556:	2b00      	cmp	r3, #0
 8001558:	d111      	bne.n	800157e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800155a:	2018      	movs	r0, #24
 800155c:	f000 fa46 	bl	80019ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b0f      	cmp	r3, #15
 8001564:	d808      	bhi.n	8001578 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 8001566:	2200      	movs	r2, #0
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	2018      	movs	r0, #24
 800156c:	f000 fa22 	bl	80019b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001570:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <HAL_InitTick+0xe0>)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6013      	str	r3, [r2, #0]
 8001576:	e002      	b.n	800157e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800157e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001582:	4618      	mov	r0, r3
 8001584:	3730      	adds	r7, #48	@ 0x30
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40023800 	.word	0x40023800
 8001590:	431bde83 	.word	0x431bde83
 8001594:	20000468 	.word	0x20000468
 8001598:	40014000 	.word	0x40014000
 800159c:	20000008 	.word	0x20000008

080015a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015a4:	bf00      	nop
 80015a6:	e7fd      	b.n	80015a4 <NMI_Handler+0x4>

080015a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ac:	bf00      	nop
 80015ae:	e7fd      	b.n	80015ac <HardFault_Handler+0x4>

080015b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015b4:	bf00      	nop
 80015b6:	e7fd      	b.n	80015b4 <MemManage_Handler+0x4>

080015b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <BusFault_Handler+0x4>

080015c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <UsageFault_Handler+0x4>

080015c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80015d6:	b580      	push	{r7, lr}
 80015d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(D5_Pin);
 80015da:	2010      	movs	r0, #16
 80015dc:	f000 fbca 	bl	8001d74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80015e8:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80015ea:	f001 f9b1 	bl	8002950 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80015ee:	4803      	ldr	r0, [pc, #12]	@ (80015fc <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80015f0:	f001 f9ae 	bl	8002950 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80015f4:	bf00      	nop
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	2000032c 	.word	0x2000032c
 80015fc:	20000468 	.word	0x20000468

08001600 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b086      	sub	sp, #24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	e00a      	b.n	8001628 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001612:	f3af 8000 	nop.w
 8001616:	4601      	mov	r1, r0
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	60ba      	str	r2, [r7, #8]
 800161e:	b2ca      	uxtb	r2, r1
 8001620:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	3301      	adds	r3, #1
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	697a      	ldr	r2, [r7, #20]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	429a      	cmp	r2, r3
 800162e:	dbf0      	blt.n	8001612 <_read+0x12>
  }

  return len;
 8001630:	687b      	ldr	r3, [r7, #4]
}
 8001632:	4618      	mov	r0, r3
 8001634:	3718      	adds	r7, #24
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b086      	sub	sp, #24
 800163e:	af00      	add	r7, sp, #0
 8001640:	60f8      	str	r0, [r7, #12]
 8001642:	60b9      	str	r1, [r7, #8]
 8001644:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	e009      	b.n	8001660 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	60ba      	str	r2, [r7, #8]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fe3b 	bl	80012d0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697a      	ldr	r2, [r7, #20]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	429a      	cmp	r2, r3
 8001666:	dbf1      	blt.n	800164c <_write+0x12>
  }
  return len;
 8001668:	687b      	ldr	r3, [r7, #4]
}
 800166a:	4618      	mov	r0, r3
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <_close>:

int _close(int file)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800167a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800167e:	4618      	mov	r0, r3
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800169a:	605a      	str	r2, [r3, #4]
  return 0;
 800169c:	2300      	movs	r3, #0
}
 800169e:	4618      	mov	r0, r3
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <_isatty>:

int _isatty(int file)
{
 80016aa:	b480      	push	{r7}
 80016ac:	b083      	sub	sp, #12
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016b2:	2301      	movs	r3, #1
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
	...

080016dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016e4:	4a14      	ldr	r2, [pc, #80]	@ (8001738 <_sbrk+0x5c>)
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <_sbrk+0x60>)
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016f0:	4b13      	ldr	r3, [pc, #76]	@ (8001740 <_sbrk+0x64>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d102      	bne.n	80016fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016f8:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <_sbrk+0x64>)
 80016fa:	4a12      	ldr	r2, [pc, #72]	@ (8001744 <_sbrk+0x68>)
 80016fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016fe:	4b10      	ldr	r3, [pc, #64]	@ (8001740 <_sbrk+0x64>)
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	429a      	cmp	r2, r3
 800170a:	d207      	bcs.n	800171c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800170c:	f004 ff5a 	bl	80065c4 <__errno>
 8001710:	4603      	mov	r3, r0
 8001712:	220c      	movs	r2, #12
 8001714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001716:	f04f 33ff 	mov.w	r3, #4294967295
 800171a:	e009      	b.n	8001730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800171c:	4b08      	ldr	r3, [pc, #32]	@ (8001740 <_sbrk+0x64>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001722:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <_sbrk+0x64>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4413      	add	r3, r2
 800172a:	4a05      	ldr	r2, [pc, #20]	@ (8001740 <_sbrk+0x64>)
 800172c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800172e:	68fb      	ldr	r3, [r7, #12]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3718      	adds	r7, #24
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20020000 	.word	0x20020000
 800173c:	00000400 	.word	0x00000400
 8001740:	200004b0 	.word	0x200004b0
 8001744:	20004358 	.word	0x20004358

08001748 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800174c:	4b06      	ldr	r3, [pc, #24]	@ (8001768 <SystemInit+0x20>)
 800174e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001752:	4a05      	ldr	r2, [pc, #20]	@ (8001768 <SystemInit+0x20>)
 8001754:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001758:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800175c:	bf00      	nop
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	e000ed00 	.word	0xe000ed00

0800176c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800176c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001770:	f7ff ffea 	bl	8001748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001774:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001776:	490d      	ldr	r1, [pc, #52]	@ (80017ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001778:	4a0d      	ldr	r2, [pc, #52]	@ (80017b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0a      	ldr	r2, [pc, #40]	@ (80017b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800178c:	4c0a      	ldr	r4, [pc, #40]	@ (80017b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800179a:	f004 ff19 	bl	80065d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800179e:	f7ff faa7 	bl	8000cf0 <main>
  bx  lr    
 80017a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80017b0:	08007184 	.word	0x08007184
  ldr r2, =_sbss
 80017b4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80017b8:	20004358 	.word	0x20004358

080017bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC_IRQHandler>
	...

080017c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001800 <HAL_Init+0x40>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <HAL_Init+0x40>)
 80017ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001800 <HAL_Init+0x40>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001800 <HAL_Init+0x40>)
 80017d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017dc:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <HAL_Init+0x40>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a07      	ldr	r2, [pc, #28]	@ (8001800 <HAL_Init+0x40>)
 80017e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e8:	2003      	movs	r0, #3
 80017ea:	f000 f8d8 	bl	800199e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ee:	2005      	movs	r0, #5
 80017f0:	f7ff fe64 	bl	80014bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f4:	f7ff fdb2 	bl	800135c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40023c00 	.word	0x40023c00

08001804 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001808:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <HAL_IncTick+0x20>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	461a      	mov	r2, r3
 800180e:	4b06      	ldr	r3, [pc, #24]	@ (8001828 <HAL_IncTick+0x24>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4413      	add	r3, r2
 8001814:	4a04      	ldr	r2, [pc, #16]	@ (8001828 <HAL_IncTick+0x24>)
 8001816:	6013      	str	r3, [r2, #0]
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	2000000c 	.word	0x2000000c
 8001828:	200004b4 	.word	0x200004b4

0800182c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return uwTick;
 8001830:	4b03      	ldr	r3, [pc, #12]	@ (8001840 <HAL_GetTick+0x14>)
 8001832:	681b      	ldr	r3, [r3, #0]
}
 8001834:	4618      	mov	r0, r3
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
 800183e:	bf00      	nop
 8001840:	200004b4 	.word	0x200004b4

08001844 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f003 0307 	and.w	r3, r3, #7
 8001852:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001854:	4b0c      	ldr	r3, [pc, #48]	@ (8001888 <__NVIC_SetPriorityGrouping+0x44>)
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800185a:	68ba      	ldr	r2, [r7, #8]
 800185c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001860:	4013      	ands	r3, r2
 8001862:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800186c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001874:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001876:	4a04      	ldr	r2, [pc, #16]	@ (8001888 <__NVIC_SetPriorityGrouping+0x44>)
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	60d3      	str	r3, [r2, #12]
}
 800187c:	bf00      	nop
 800187e:	3714      	adds	r7, #20
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001890:	4b04      	ldr	r3, [pc, #16]	@ (80018a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	0a1b      	lsrs	r3, r3, #8
 8001896:	f003 0307 	and.w	r3, r3, #7
}
 800189a:	4618      	mov	r0, r3
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	4603      	mov	r3, r0
 80018b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	db0b      	blt.n	80018d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	f003 021f 	and.w	r2, r3, #31
 80018c0:	4907      	ldr	r1, [pc, #28]	@ (80018e0 <__NVIC_EnableIRQ+0x38>)
 80018c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c6:	095b      	lsrs	r3, r3, #5
 80018c8:	2001      	movs	r0, #1
 80018ca:	fa00 f202 	lsl.w	r2, r0, r2
 80018ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000e100 	.word	0xe000e100

080018e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	6039      	str	r1, [r7, #0]
 80018ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	db0a      	blt.n	800190e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	490c      	ldr	r1, [pc, #48]	@ (8001930 <__NVIC_SetPriority+0x4c>)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	0112      	lsls	r2, r2, #4
 8001904:	b2d2      	uxtb	r2, r2
 8001906:	440b      	add	r3, r1
 8001908:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800190c:	e00a      	b.n	8001924 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4908      	ldr	r1, [pc, #32]	@ (8001934 <__NVIC_SetPriority+0x50>)
 8001914:	79fb      	ldrb	r3, [r7, #7]
 8001916:	f003 030f 	and.w	r3, r3, #15
 800191a:	3b04      	subs	r3, #4
 800191c:	0112      	lsls	r2, r2, #4
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	440b      	add	r3, r1
 8001922:	761a      	strb	r2, [r3, #24]
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	e000e100 	.word	0xe000e100
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	@ 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	f003 0307 	and.w	r3, r3, #7
 800194a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f1c3 0307 	rsb	r3, r3, #7
 8001952:	2b04      	cmp	r3, #4
 8001954:	bf28      	it	cs
 8001956:	2304      	movcs	r3, #4
 8001958:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	3304      	adds	r3, #4
 800195e:	2b06      	cmp	r3, #6
 8001960:	d902      	bls.n	8001968 <NVIC_EncodePriority+0x30>
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3b03      	subs	r3, #3
 8001966:	e000      	b.n	800196a <NVIC_EncodePriority+0x32>
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800196c:	f04f 32ff 	mov.w	r2, #4294967295
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43da      	mvns	r2, r3
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	401a      	ands	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001980:	f04f 31ff 	mov.w	r1, #4294967295
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fa01 f303 	lsl.w	r3, r1, r3
 800198a:	43d9      	mvns	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001990:	4313      	orrs	r3, r2
         );
}
 8001992:	4618      	mov	r0, r3
 8001994:	3724      	adds	r7, #36	@ 0x24
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800199e:	b580      	push	{r7, lr}
 80019a0:	b082      	sub	sp, #8
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019a6:	6878      	ldr	r0, [r7, #4]
 80019a8:	f7ff ff4c 	bl	8001844 <__NVIC_SetPriorityGrouping>
}
 80019ac:	bf00      	nop
 80019ae:	3708      	adds	r7, #8
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b086      	sub	sp, #24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019c2:	2300      	movs	r3, #0
 80019c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019c6:	f7ff ff61 	bl	800188c <__NVIC_GetPriorityGrouping>
 80019ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	68b9      	ldr	r1, [r7, #8]
 80019d0:	6978      	ldr	r0, [r7, #20]
 80019d2:	f7ff ffb1 	bl	8001938 <NVIC_EncodePriority>
 80019d6:	4602      	mov	r2, r0
 80019d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019dc:	4611      	mov	r1, r2
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff ff80 	bl	80018e4 <__NVIC_SetPriority>
}
 80019e4:	bf00      	nop
 80019e6:	3718      	adds	r7, #24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ff54 	bl	80018a8 <__NVIC_EnableIRQ>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b089      	sub	sp, #36	@ 0x24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a12:	2300      	movs	r3, #0
 8001a14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	e159      	b.n	8001cd8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001a24:	2201      	movs	r2, #1
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	697a      	ldr	r2, [r7, #20]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	f040 8148 	bne.w	8001cd2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d005      	beq.n	8001a5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d130      	bne.n	8001abc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
 8001a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	2203      	movs	r2, #3
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68da      	ldr	r2, [r3, #12]
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	69ba      	ldr	r2, [r7, #24]
 8001a88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a90:	2201      	movs	r2, #1
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	091b      	lsrs	r3, r3, #4
 8001aa6:	f003 0201 	and.w	r2, r3, #1
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	2b03      	cmp	r3, #3
 8001ac6:	d017      	beq.n	8001af8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	2203      	movs	r2, #3
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	43db      	mvns	r3, r3
 8001ada:	69ba      	ldr	r2, [r7, #24]
 8001adc:	4013      	ands	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	689a      	ldr	r2, [r3, #8]
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	005b      	lsls	r3, r3, #1
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d123      	bne.n	8001b4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b04:	69fb      	ldr	r3, [r7, #28]
 8001b06:	08da      	lsrs	r2, r3, #3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3208      	adds	r2, #8
 8001b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	220f      	movs	r2, #15
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	691a      	ldr	r2, [r3, #16]
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	009b      	lsls	r3, r3, #2
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	08da      	lsrs	r2, r3, #3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	3208      	adds	r2, #8
 8001b46:	69b9      	ldr	r1, [r7, #24]
 8001b48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	2203      	movs	r2, #3
 8001b58:	fa02 f303 	lsl.w	r3, r2, r3
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	4013      	ands	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	f003 0203 	and.w	r2, r3, #3
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f000 80a2 	beq.w	8001cd2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	4b57      	ldr	r3, [pc, #348]	@ (8001cf0 <HAL_GPIO_Init+0x2e8>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b96:	4a56      	ldr	r2, [pc, #344]	@ (8001cf0 <HAL_GPIO_Init+0x2e8>)
 8001b98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b9e:	4b54      	ldr	r3, [pc, #336]	@ (8001cf0 <HAL_GPIO_Init+0x2e8>)
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ba2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001baa:	4a52      	ldr	r2, [pc, #328]	@ (8001cf4 <HAL_GPIO_Init+0x2ec>)
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f003 0303 	and.w	r3, r3, #3
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	220f      	movs	r2, #15
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	69ba      	ldr	r2, [r7, #24]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a49      	ldr	r2, [pc, #292]	@ (8001cf8 <HAL_GPIO_Init+0x2f0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d019      	beq.n	8001c0a <HAL_GPIO_Init+0x202>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a48      	ldr	r2, [pc, #288]	@ (8001cfc <HAL_GPIO_Init+0x2f4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d013      	beq.n	8001c06 <HAL_GPIO_Init+0x1fe>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a47      	ldr	r2, [pc, #284]	@ (8001d00 <HAL_GPIO_Init+0x2f8>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d00d      	beq.n	8001c02 <HAL_GPIO_Init+0x1fa>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	4a46      	ldr	r2, [pc, #280]	@ (8001d04 <HAL_GPIO_Init+0x2fc>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d007      	beq.n	8001bfe <HAL_GPIO_Init+0x1f6>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4a45      	ldr	r2, [pc, #276]	@ (8001d08 <HAL_GPIO_Init+0x300>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d101      	bne.n	8001bfa <HAL_GPIO_Init+0x1f2>
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	e008      	b.n	8001c0c <HAL_GPIO_Init+0x204>
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	e006      	b.n	8001c0c <HAL_GPIO_Init+0x204>
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e004      	b.n	8001c0c <HAL_GPIO_Init+0x204>
 8001c02:	2302      	movs	r3, #2
 8001c04:	e002      	b.n	8001c0c <HAL_GPIO_Init+0x204>
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <HAL_GPIO_Init+0x204>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	69fa      	ldr	r2, [r7, #28]
 8001c0e:	f002 0203 	and.w	r2, r2, #3
 8001c12:	0092      	lsls	r2, r2, #2
 8001c14:	4093      	lsls	r3, r2
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	4313      	orrs	r3, r2
 8001c1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c1c:	4935      	ldr	r1, [pc, #212]	@ (8001cf4 <HAL_GPIO_Init+0x2ec>)
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	089b      	lsrs	r3, r3, #2
 8001c22:	3302      	adds	r3, #2
 8001c24:	69ba      	ldr	r2, [r7, #24]
 8001c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c2a:	4b38      	ldr	r3, [pc, #224]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	43db      	mvns	r3, r3
 8001c34:	69ba      	ldr	r2, [r7, #24]
 8001c36:	4013      	ands	r3, r2
 8001c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d003      	beq.n	8001c4e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001c46:	69ba      	ldr	r2, [r7, #24]
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c4e:	4a2f      	ldr	r2, [pc, #188]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c54:	4b2d      	ldr	r3, [pc, #180]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4013      	ands	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d003      	beq.n	8001c78 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001c70:	69ba      	ldr	r2, [r7, #24]
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c78:	4a24      	ldr	r2, [pc, #144]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c7e:	4b23      	ldr	r3, [pc, #140]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	43db      	mvns	r3, r3
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ca2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	43db      	mvns	r3, r3
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d003      	beq.n	8001ccc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001cc4:	69ba      	ldr	r2, [r7, #24]
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ccc:	4a0f      	ldr	r2, [pc, #60]	@ (8001d0c <HAL_GPIO_Init+0x304>)
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	61fb      	str	r3, [r7, #28]
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	2b0f      	cmp	r3, #15
 8001cdc:	f67f aea2 	bls.w	8001a24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3724      	adds	r7, #36	@ 0x24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40013800 	.word	0x40013800
 8001cf8:	40020000 	.word	0x40020000
 8001cfc:	40020400 	.word	0x40020400
 8001d00:	40020800 	.word	0x40020800
 8001d04:	40020c00 	.word	0x40020c00
 8001d08:	40021000 	.word	0x40021000
 8001d0c:	40013c00 	.word	0x40013c00

08001d10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
 8001d18:	460b      	mov	r3, r1
 8001d1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	691a      	ldr	r2, [r3, #16]
 8001d20:	887b      	ldrh	r3, [r7, #2]
 8001d22:	4013      	ands	r3, r2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	73fb      	strb	r3, [r7, #15]
 8001d2c:	e001      	b.n	8001d32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3714      	adds	r7, #20
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
 8001d48:	460b      	mov	r3, r1
 8001d4a:	807b      	strh	r3, [r7, #2]
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d50:	787b      	ldrb	r3, [r7, #1]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d56:	887a      	ldrh	r2, [r7, #2]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d5c:	e003      	b.n	8001d66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d5e:	887b      	ldrh	r3, [r7, #2]
 8001d60:	041a      	lsls	r2, r3, #16
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	619a      	str	r2, [r3, #24]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
	...

08001d74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d80:	695a      	ldr	r2, [r3, #20]
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	4013      	ands	r3, r2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d006      	beq.n	8001d98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001d8a:	4a05      	ldr	r2, [pc, #20]	@ (8001da0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d8c:	88fb      	ldrh	r3, [r7, #6]
 8001d8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d90:	88fb      	ldrh	r3, [r7, #6]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7fe ff88 	bl	8000ca8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40013c00 	.word	0x40013c00

08001da4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d101      	bne.n	8001db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e267      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d075      	beq.n	8001eae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dc2:	4b88      	ldr	r3, [pc, #544]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f003 030c 	and.w	r3, r3, #12
 8001dca:	2b04      	cmp	r3, #4
 8001dcc:	d00c      	beq.n	8001de8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dce:	4b85      	ldr	r3, [pc, #532]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d112      	bne.n	8001e00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dda:	4b82      	ldr	r3, [pc, #520]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001de2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001de6:	d10b      	bne.n	8001e00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de8:	4b7e      	ldr	r3, [pc, #504]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d05b      	beq.n	8001eac <HAL_RCC_OscConfig+0x108>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d157      	bne.n	8001eac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e242      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e08:	d106      	bne.n	8001e18 <HAL_RCC_OscConfig+0x74>
 8001e0a:	4b76      	ldr	r3, [pc, #472]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a75      	ldr	r2, [pc, #468]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e14:	6013      	str	r3, [r2, #0]
 8001e16:	e01d      	b.n	8001e54 <HAL_RCC_OscConfig+0xb0>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e20:	d10c      	bne.n	8001e3c <HAL_RCC_OscConfig+0x98>
 8001e22:	4b70      	ldr	r3, [pc, #448]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6f      	ldr	r2, [pc, #444]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e2c:	6013      	str	r3, [r2, #0]
 8001e2e:	4b6d      	ldr	r3, [pc, #436]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a6c      	ldr	r2, [pc, #432]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e38:	6013      	str	r3, [r2, #0]
 8001e3a:	e00b      	b.n	8001e54 <HAL_RCC_OscConfig+0xb0>
 8001e3c:	4b69      	ldr	r3, [pc, #420]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a68      	ldr	r2, [pc, #416]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e46:	6013      	str	r3, [r2, #0]
 8001e48:	4b66      	ldr	r3, [pc, #408]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a65      	ldr	r2, [pc, #404]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d013      	beq.n	8001e84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5c:	f7ff fce6 	bl	800182c <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e62:	e008      	b.n	8001e76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e64:	f7ff fce2 	bl	800182c <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b64      	cmp	r3, #100	@ 0x64
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e207      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e76:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d0f0      	beq.n	8001e64 <HAL_RCC_OscConfig+0xc0>
 8001e82:	e014      	b.n	8001eae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e84:	f7ff fcd2 	bl	800182c <HAL_GetTick>
 8001e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e8a:	e008      	b.n	8001e9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e8c:	f7ff fcce 	bl	800182c <HAL_GetTick>
 8001e90:	4602      	mov	r2, r0
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b64      	cmp	r3, #100	@ 0x64
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e1f3      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e9e:	4b51      	ldr	r3, [pc, #324]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d1f0      	bne.n	8001e8c <HAL_RCC_OscConfig+0xe8>
 8001eaa:	e000      	b.n	8001eae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d063      	beq.n	8001f82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eba:	4b4a      	ldr	r3, [pc, #296]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ebc:	689b      	ldr	r3, [r3, #8]
 8001ebe:	f003 030c 	and.w	r3, r3, #12
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00b      	beq.n	8001ede <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ec6:	4b47      	ldr	r3, [pc, #284]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ece:	2b08      	cmp	r3, #8
 8001ed0:	d11c      	bne.n	8001f0c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ed2:	4b44      	ldr	r3, [pc, #272]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d116      	bne.n	8001f0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ede:	4b41      	ldr	r3, [pc, #260]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d005      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x152>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e1c7      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	4937      	ldr	r1, [pc, #220]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001f06:	4313      	orrs	r3, r2
 8001f08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f0a:	e03a      	b.n	8001f82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d020      	beq.n	8001f56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f14:	4b34      	ldr	r3, [pc, #208]	@ (8001fe8 <HAL_RCC_OscConfig+0x244>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1a:	f7ff fc87 	bl	800182c <HAL_GetTick>
 8001f1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f20:	e008      	b.n	8001f34 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f22:	f7ff fc83 	bl	800182c <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e1a8      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f34:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0302 	and.w	r3, r3, #2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d0f0      	beq.n	8001f22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f40:	4b28      	ldr	r3, [pc, #160]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	00db      	lsls	r3, r3, #3
 8001f4e:	4925      	ldr	r1, [pc, #148]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	600b      	str	r3, [r1, #0]
 8001f54:	e015      	b.n	8001f82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f56:	4b24      	ldr	r3, [pc, #144]	@ (8001fe8 <HAL_RCC_OscConfig+0x244>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5c:	f7ff fc66 	bl	800182c <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f62:	e008      	b.n	8001f76 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f64:	f7ff fc62 	bl	800182c <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d901      	bls.n	8001f76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e187      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f76:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d1f0      	bne.n	8001f64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0308 	and.w	r3, r3, #8
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d036      	beq.n	8001ffc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d016      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f96:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <HAL_RCC_OscConfig+0x248>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f9c:	f7ff fc46 	bl	800182c <HAL_GetTick>
 8001fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fa4:	f7ff fc42 	bl	800182c <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b02      	cmp	r3, #2
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e167      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe4 <HAL_RCC_OscConfig+0x240>)
 8001fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0f0      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x200>
 8001fc2:	e01b      	b.n	8001ffc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fc4:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <HAL_RCC_OscConfig+0x248>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fca:	f7ff fc2f 	bl	800182c <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd0:	e00e      	b.n	8001ff0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fd2:	f7ff fc2b 	bl	800182c <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d907      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e150      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	42470000 	.word	0x42470000
 8001fec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff0:	4b88      	ldr	r3, [pc, #544]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8001ff2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ff4:	f003 0302 	and.w	r3, r3, #2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1ea      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	f000 8097 	beq.w	8002138 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800200e:	4b81      	ldr	r3, [pc, #516]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d10f      	bne.n	800203a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	4b7d      	ldr	r3, [pc, #500]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002022:	4a7c      	ldr	r2, [pc, #496]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002024:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002028:	6413      	str	r3, [r2, #64]	@ 0x40
 800202a:	4b7a      	ldr	r3, [pc, #488]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 800202c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800202e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002036:	2301      	movs	r3, #1
 8002038:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203a:	4b77      	ldr	r3, [pc, #476]	@ (8002218 <HAL_RCC_OscConfig+0x474>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002042:	2b00      	cmp	r3, #0
 8002044:	d118      	bne.n	8002078 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002046:	4b74      	ldr	r3, [pc, #464]	@ (8002218 <HAL_RCC_OscConfig+0x474>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a73      	ldr	r2, [pc, #460]	@ (8002218 <HAL_RCC_OscConfig+0x474>)
 800204c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002050:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002052:	f7ff fbeb 	bl	800182c <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800205a:	f7ff fbe7 	bl	800182c <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e10c      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206c:	4b6a      	ldr	r3, [pc, #424]	@ (8002218 <HAL_RCC_OscConfig+0x474>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d106      	bne.n	800208e <HAL_RCC_OscConfig+0x2ea>
 8002080:	4b64      	ldr	r3, [pc, #400]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002084:	4a63      	ldr	r2, [pc, #396]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6713      	str	r3, [r2, #112]	@ 0x70
 800208c:	e01c      	b.n	80020c8 <HAL_RCC_OscConfig+0x324>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	2b05      	cmp	r3, #5
 8002094:	d10c      	bne.n	80020b0 <HAL_RCC_OscConfig+0x30c>
 8002096:	4b5f      	ldr	r3, [pc, #380]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800209a:	4a5e      	ldr	r2, [pc, #376]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 800209c:	f043 0304 	orr.w	r3, r3, #4
 80020a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80020a2:	4b5c      	ldr	r3, [pc, #368]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80020ae:	e00b      	b.n	80020c8 <HAL_RCC_OscConfig+0x324>
 80020b0:	4b58      	ldr	r3, [pc, #352]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b4:	4a57      	ldr	r2, [pc, #348]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80020bc:	4b55      	ldr	r3, [pc, #340]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020c0:	4a54      	ldr	r2, [pc, #336]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020c2:	f023 0304 	bic.w	r3, r3, #4
 80020c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d015      	beq.n	80020fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d0:	f7ff fbac 	bl	800182c <HAL_GetTick>
 80020d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020d6:	e00a      	b.n	80020ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d8:	f7ff fba8 	bl	800182c <HAL_GetTick>
 80020dc:	4602      	mov	r2, r0
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e0cb      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ee:	4b49      	ldr	r3, [pc, #292]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80020f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0ee      	beq.n	80020d8 <HAL_RCC_OscConfig+0x334>
 80020fa:	e014      	b.n	8002126 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020fc:	f7ff fb96 	bl	800182c <HAL_GetTick>
 8002100:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002102:	e00a      	b.n	800211a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002104:	f7ff fb92 	bl	800182c <HAL_GetTick>
 8002108:	4602      	mov	r2, r0
 800210a:	693b      	ldr	r3, [r7, #16]
 800210c:	1ad3      	subs	r3, r2, r3
 800210e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002112:	4293      	cmp	r3, r2
 8002114:	d901      	bls.n	800211a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e0b5      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800211a:	4b3e      	ldr	r3, [pc, #248]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 800211c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1ee      	bne.n	8002104 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002126:	7dfb      	ldrb	r3, [r7, #23]
 8002128:	2b01      	cmp	r3, #1
 800212a:	d105      	bne.n	8002138 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800212c:	4b39      	ldr	r3, [pc, #228]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	4a38      	ldr	r2, [pc, #224]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002132:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002136:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 80a1 	beq.w	8002284 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002142:	4b34      	ldr	r3, [pc, #208]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f003 030c 	and.w	r3, r3, #12
 800214a:	2b08      	cmp	r3, #8
 800214c:	d05c      	beq.n	8002208 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	2b02      	cmp	r3, #2
 8002154:	d141      	bne.n	80021da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002156:	4b31      	ldr	r3, [pc, #196]	@ (800221c <HAL_RCC_OscConfig+0x478>)
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7ff fb66 	bl	800182c <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002164:	f7ff fb62 	bl	800182c <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b02      	cmp	r3, #2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e087      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002176:	4b27      	ldr	r3, [pc, #156]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69da      	ldr	r2, [r3, #28]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002190:	019b      	lsls	r3, r3, #6
 8002192:	431a      	orrs	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002198:	085b      	lsrs	r3, r3, #1
 800219a:	3b01      	subs	r3, #1
 800219c:	041b      	lsls	r3, r3, #16
 800219e:	431a      	orrs	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a4:	061b      	lsls	r3, r3, #24
 80021a6:	491b      	ldr	r1, [pc, #108]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80021a8:	4313      	orrs	r3, r2
 80021aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ac:	4b1b      	ldr	r3, [pc, #108]	@ (800221c <HAL_RCC_OscConfig+0x478>)
 80021ae:	2201      	movs	r2, #1
 80021b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b2:	f7ff fb3b 	bl	800182c <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ba:	f7ff fb37 	bl	800182c <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e05c      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021cc:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d0f0      	beq.n	80021ba <HAL_RCC_OscConfig+0x416>
 80021d8:	e054      	b.n	8002284 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021da:	4b10      	ldr	r3, [pc, #64]	@ (800221c <HAL_RCC_OscConfig+0x478>)
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7ff fb24 	bl	800182c <HAL_GetTick>
 80021e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021e6:	e008      	b.n	80021fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e8:	f7ff fb20 	bl	800182c <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d901      	bls.n	80021fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021f6:	2303      	movs	r3, #3
 80021f8:	e045      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021fa:	4b06      	ldr	r3, [pc, #24]	@ (8002214 <HAL_RCC_OscConfig+0x470>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1f0      	bne.n	80021e8 <HAL_RCC_OscConfig+0x444>
 8002206:	e03d      	b.n	8002284 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	2b01      	cmp	r3, #1
 800220e:	d107      	bne.n	8002220 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e038      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
 8002214:	40023800 	.word	0x40023800
 8002218:	40007000 	.word	0x40007000
 800221c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002220:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <HAL_RCC_OscConfig+0x4ec>)
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d028      	beq.n	8002280 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002238:	429a      	cmp	r2, r3
 800223a:	d121      	bne.n	8002280 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002246:	429a      	cmp	r2, r3
 8002248:	d11a      	bne.n	8002280 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800224a:	68fa      	ldr	r2, [r7, #12]
 800224c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002250:	4013      	ands	r3, r2
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002256:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002258:	4293      	cmp	r3, r2
 800225a:	d111      	bne.n	8002280 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002266:	085b      	lsrs	r3, r3, #1
 8002268:	3b01      	subs	r3, #1
 800226a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800226c:	429a      	cmp	r2, r3
 800226e:	d107      	bne.n	8002280 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800227a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800227c:	429a      	cmp	r2, r3
 800227e:	d001      	beq.n	8002284 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e000      	b.n	8002286 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023800 	.word	0x40023800

08002294 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e0cc      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022a8:	4b68      	ldr	r3, [pc, #416]	@ (800244c <HAL_RCC_ClockConfig+0x1b8>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d90c      	bls.n	80022d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b6:	4b65      	ldr	r3, [pc, #404]	@ (800244c <HAL_RCC_ClockConfig+0x1b8>)
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022be:	4b63      	ldr	r3, [pc, #396]	@ (800244c <HAL_RCC_ClockConfig+0x1b8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0307 	and.w	r3, r3, #7
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d001      	beq.n	80022d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022cc:	2301      	movs	r3, #1
 80022ce:	e0b8      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0302 	and.w	r3, r3, #2
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d020      	beq.n	800231e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d005      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022e8:	4b59      	ldr	r3, [pc, #356]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	4a58      	ldr	r2, [pc, #352]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 80022ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80022f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002300:	4b53      	ldr	r3, [pc, #332]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	4a52      	ldr	r2, [pc, #328]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800230a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800230c:	4b50      	ldr	r3, [pc, #320]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	494d      	ldr	r1, [pc, #308]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	4313      	orrs	r3, r2
 800231c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	2b00      	cmp	r3, #0
 8002328:	d044      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d107      	bne.n	8002342 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002332:	4b47      	ldr	r3, [pc, #284]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d119      	bne.n	8002372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e07f      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	2b02      	cmp	r3, #2
 8002348:	d003      	beq.n	8002352 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800234e:	2b03      	cmp	r3, #3
 8002350:	d107      	bne.n	8002362 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002352:	4b3f      	ldr	r3, [pc, #252]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d109      	bne.n	8002372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e06f      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002362:	4b3b      	ldr	r3, [pc, #236]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e067      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002372:	4b37      	ldr	r3, [pc, #220]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f023 0203 	bic.w	r2, r3, #3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	4934      	ldr	r1, [pc, #208]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	4313      	orrs	r3, r2
 8002382:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002384:	f7ff fa52 	bl	800182c <HAL_GetTick>
 8002388:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238a:	e00a      	b.n	80023a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800238c:	f7ff fa4e 	bl	800182c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	f241 3288 	movw	r2, #5000	@ 0x1388
 800239a:	4293      	cmp	r3, r2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e04f      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a2:	4b2b      	ldr	r3, [pc, #172]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f003 020c 	and.w	r2, r3, #12
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d1eb      	bne.n	800238c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023b4:	4b25      	ldr	r3, [pc, #148]	@ (800244c <HAL_RCC_ClockConfig+0x1b8>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d20c      	bcs.n	80023dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c2:	4b22      	ldr	r3, [pc, #136]	@ (800244c <HAL_RCC_ClockConfig+0x1b8>)
 80023c4:	683a      	ldr	r2, [r7, #0]
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ca:	4b20      	ldr	r3, [pc, #128]	@ (800244c <HAL_RCC_ClockConfig+0x1b8>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d001      	beq.n	80023dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e032      	b.n	8002442 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d008      	beq.n	80023fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023e8:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	4916      	ldr	r1, [pc, #88]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0308 	and.w	r3, r3, #8
 8002402:	2b00      	cmp	r3, #0
 8002404:	d009      	beq.n	800241a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002406:	4b12      	ldr	r3, [pc, #72]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	691b      	ldr	r3, [r3, #16]
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	490e      	ldr	r1, [pc, #56]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002416:	4313      	orrs	r3, r2
 8002418:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800241a:	f000 f821 	bl	8002460 <HAL_RCC_GetSysClockFreq>
 800241e:	4602      	mov	r2, r0
 8002420:	4b0b      	ldr	r3, [pc, #44]	@ (8002450 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	091b      	lsrs	r3, r3, #4
 8002426:	f003 030f 	and.w	r3, r3, #15
 800242a:	490a      	ldr	r1, [pc, #40]	@ (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 800242c:	5ccb      	ldrb	r3, [r1, r3]
 800242e:	fa22 f303 	lsr.w	r3, r2, r3
 8002432:	4a09      	ldr	r2, [pc, #36]	@ (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002436:	4b09      	ldr	r3, [pc, #36]	@ (800245c <HAL_RCC_ClockConfig+0x1c8>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff f83e 	bl	80014bc <HAL_InitTick>

  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3710      	adds	r7, #16
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40023c00 	.word	0x40023c00
 8002450:	40023800 	.word	0x40023800
 8002454:	08007128 	.word	0x08007128
 8002458:	20000004 	.word	0x20000004
 800245c:	20000008 	.word	0x20000008

08002460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002464:	b094      	sub	sp, #80	@ 0x50
 8002466:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002468:	2300      	movs	r3, #0
 800246a:	647b      	str	r3, [r7, #68]	@ 0x44
 800246c:	2300      	movs	r3, #0
 800246e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002470:	2300      	movs	r3, #0
 8002472:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002478:	4b79      	ldr	r3, [pc, #484]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x200>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f003 030c 	and.w	r3, r3, #12
 8002480:	2b08      	cmp	r3, #8
 8002482:	d00d      	beq.n	80024a0 <HAL_RCC_GetSysClockFreq+0x40>
 8002484:	2b08      	cmp	r3, #8
 8002486:	f200 80e1 	bhi.w	800264c <HAL_RCC_GetSysClockFreq+0x1ec>
 800248a:	2b00      	cmp	r3, #0
 800248c:	d002      	beq.n	8002494 <HAL_RCC_GetSysClockFreq+0x34>
 800248e:	2b04      	cmp	r3, #4
 8002490:	d003      	beq.n	800249a <HAL_RCC_GetSysClockFreq+0x3a>
 8002492:	e0db      	b.n	800264c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002494:	4b73      	ldr	r3, [pc, #460]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x204>)
 8002496:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002498:	e0db      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800249a:	4b73      	ldr	r3, [pc, #460]	@ (8002668 <HAL_RCC_GetSysClockFreq+0x208>)
 800249c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800249e:	e0d8      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024a0:	4b6f      	ldr	r3, [pc, #444]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x200>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80024a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x200>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d063      	beq.n	800257e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024b6:	4b6a      	ldr	r3, [pc, #424]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x200>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	099b      	lsrs	r3, r3, #6
 80024bc:	2200      	movs	r2, #0
 80024be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80024c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80024c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80024ca:	2300      	movs	r3, #0
 80024cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80024ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80024d2:	4622      	mov	r2, r4
 80024d4:	462b      	mov	r3, r5
 80024d6:	f04f 0000 	mov.w	r0, #0
 80024da:	f04f 0100 	mov.w	r1, #0
 80024de:	0159      	lsls	r1, r3, #5
 80024e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024e4:	0150      	lsls	r0, r2, #5
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	4621      	mov	r1, r4
 80024ec:	1a51      	subs	r1, r2, r1
 80024ee:	6139      	str	r1, [r7, #16]
 80024f0:	4629      	mov	r1, r5
 80024f2:	eb63 0301 	sbc.w	r3, r3, r1
 80024f6:	617b      	str	r3, [r7, #20]
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	f04f 0300 	mov.w	r3, #0
 8002500:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002504:	4659      	mov	r1, fp
 8002506:	018b      	lsls	r3, r1, #6
 8002508:	4651      	mov	r1, sl
 800250a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800250e:	4651      	mov	r1, sl
 8002510:	018a      	lsls	r2, r1, #6
 8002512:	4651      	mov	r1, sl
 8002514:	ebb2 0801 	subs.w	r8, r2, r1
 8002518:	4659      	mov	r1, fp
 800251a:	eb63 0901 	sbc.w	r9, r3, r1
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800252a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800252e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002532:	4690      	mov	r8, r2
 8002534:	4699      	mov	r9, r3
 8002536:	4623      	mov	r3, r4
 8002538:	eb18 0303 	adds.w	r3, r8, r3
 800253c:	60bb      	str	r3, [r7, #8]
 800253e:	462b      	mov	r3, r5
 8002540:	eb49 0303 	adc.w	r3, r9, r3
 8002544:	60fb      	str	r3, [r7, #12]
 8002546:	f04f 0200 	mov.w	r2, #0
 800254a:	f04f 0300 	mov.w	r3, #0
 800254e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002552:	4629      	mov	r1, r5
 8002554:	024b      	lsls	r3, r1, #9
 8002556:	4621      	mov	r1, r4
 8002558:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800255c:	4621      	mov	r1, r4
 800255e:	024a      	lsls	r2, r1, #9
 8002560:	4610      	mov	r0, r2
 8002562:	4619      	mov	r1, r3
 8002564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002566:	2200      	movs	r2, #0
 8002568:	62bb      	str	r3, [r7, #40]	@ 0x28
 800256a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800256c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002570:	f7fe f994 	bl	800089c <__aeabi_uldivmod>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4613      	mov	r3, r2
 800257a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800257c:	e058      	b.n	8002630 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800257e:	4b38      	ldr	r3, [pc, #224]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x200>)
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	099b      	lsrs	r3, r3, #6
 8002584:	2200      	movs	r2, #0
 8002586:	4618      	mov	r0, r3
 8002588:	4611      	mov	r1, r2
 800258a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800258e:	623b      	str	r3, [r7, #32]
 8002590:	2300      	movs	r3, #0
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24
 8002594:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002598:	4642      	mov	r2, r8
 800259a:	464b      	mov	r3, r9
 800259c:	f04f 0000 	mov.w	r0, #0
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	0159      	lsls	r1, r3, #5
 80025a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025aa:	0150      	lsls	r0, r2, #5
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4641      	mov	r1, r8
 80025b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80025b6:	4649      	mov	r1, r9
 80025b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	f04f 0300 	mov.w	r3, #0
 80025c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025d0:	ebb2 040a 	subs.w	r4, r2, sl
 80025d4:	eb63 050b 	sbc.w	r5, r3, fp
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	f04f 0300 	mov.w	r3, #0
 80025e0:	00eb      	lsls	r3, r5, #3
 80025e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025e6:	00e2      	lsls	r2, r4, #3
 80025e8:	4614      	mov	r4, r2
 80025ea:	461d      	mov	r5, r3
 80025ec:	4643      	mov	r3, r8
 80025ee:	18e3      	adds	r3, r4, r3
 80025f0:	603b      	str	r3, [r7, #0]
 80025f2:	464b      	mov	r3, r9
 80025f4:	eb45 0303 	adc.w	r3, r5, r3
 80025f8:	607b      	str	r3, [r7, #4]
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002606:	4629      	mov	r1, r5
 8002608:	028b      	lsls	r3, r1, #10
 800260a:	4621      	mov	r1, r4
 800260c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002610:	4621      	mov	r1, r4
 8002612:	028a      	lsls	r2, r1, #10
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800261a:	2200      	movs	r2, #0
 800261c:	61bb      	str	r3, [r7, #24]
 800261e:	61fa      	str	r2, [r7, #28]
 8002620:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002624:	f7fe f93a 	bl	800089c <__aeabi_uldivmod>
 8002628:	4602      	mov	r2, r0
 800262a:	460b      	mov	r3, r1
 800262c:	4613      	mov	r3, r2
 800262e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002630:	4b0b      	ldr	r3, [pc, #44]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x200>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	0c1b      	lsrs	r3, r3, #16
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	3301      	adds	r3, #1
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002640:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002644:	fbb2 f3f3 	udiv	r3, r2, r3
 8002648:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800264a:	e002      	b.n	8002652 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800264c:	4b05      	ldr	r3, [pc, #20]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x204>)
 800264e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002650:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002652:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002654:	4618      	mov	r0, r3
 8002656:	3750      	adds	r7, #80	@ 0x50
 8002658:	46bd      	mov	sp, r7
 800265a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800265e:	bf00      	nop
 8002660:	40023800 	.word	0x40023800
 8002664:	00f42400 	.word	0x00f42400
 8002668:	007a1200 	.word	0x007a1200

0800266c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800266c:	b480      	push	{r7}
 800266e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002670:	4b03      	ldr	r3, [pc, #12]	@ (8002680 <HAL_RCC_GetHCLKFreq+0x14>)
 8002672:	681b      	ldr	r3, [r3, #0]
}
 8002674:	4618      	mov	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000004 	.word	0x20000004

08002684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002688:	f7ff fff0 	bl	800266c <HAL_RCC_GetHCLKFreq>
 800268c:	4602      	mov	r2, r0
 800268e:	4b05      	ldr	r3, [pc, #20]	@ (80026a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	0a9b      	lsrs	r3, r3, #10
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	4903      	ldr	r1, [pc, #12]	@ (80026a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800269a:	5ccb      	ldrb	r3, [r1, r3]
 800269c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40023800 	.word	0x40023800
 80026a8:	08007138 	.word	0x08007138

080026ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80026b0:	f7ff ffdc 	bl	800266c <HAL_RCC_GetHCLKFreq>
 80026b4:	4602      	mov	r2, r0
 80026b6:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	0b5b      	lsrs	r3, r3, #13
 80026bc:	f003 0307 	and.w	r3, r3, #7
 80026c0:	4903      	ldr	r1, [pc, #12]	@ (80026d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80026c2:	5ccb      	ldrb	r3, [r1, r3]
 80026c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	40023800 	.word	0x40023800
 80026d0:	08007138 	.word	0x08007138

080026d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	220f      	movs	r2, #15
 80026e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80026e4:	4b12      	ldr	r3, [pc, #72]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0203 	and.w	r2, r3, #3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80026f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80026fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002708:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <HAL_RCC_GetClockConfig+0x5c>)
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	08db      	lsrs	r3, r3, #3
 800270e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002716:	4b07      	ldr	r3, [pc, #28]	@ (8002734 <HAL_RCC_GetClockConfig+0x60>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0207 	and.w	r2, r3, #7
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	601a      	str	r2, [r3, #0]
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40023c00 	.word	0x40023c00

08002738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e041      	b.n	80027ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002750:	b2db      	uxtb	r3, r3
 8002752:	2b00      	cmp	r3, #0
 8002754:	d106      	bne.n	8002764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7fe fe28 	bl	80013b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2202      	movs	r2, #2
 8002768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	3304      	adds	r3, #4
 8002774:	4619      	mov	r1, r3
 8002776:	4610      	mov	r0, r2
 8002778:	f000 faca 	bl	8002d10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80027cc:	2300      	movs	r3, #0
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3708      	adds	r7, #8
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
	...

080027d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80027d8:	b480      	push	{r7}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d001      	beq.n	80027f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e03c      	b.n	800286a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2202      	movs	r2, #2
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a1e      	ldr	r2, [pc, #120]	@ (8002878 <HAL_TIM_Base_Start+0xa0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d018      	beq.n	8002834 <HAL_TIM_Base_Start+0x5c>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800280a:	d013      	beq.n	8002834 <HAL_TIM_Base_Start+0x5c>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a1a      	ldr	r2, [pc, #104]	@ (800287c <HAL_TIM_Base_Start+0xa4>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d00e      	beq.n	8002834 <HAL_TIM_Base_Start+0x5c>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4a19      	ldr	r2, [pc, #100]	@ (8002880 <HAL_TIM_Base_Start+0xa8>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d009      	beq.n	8002834 <HAL_TIM_Base_Start+0x5c>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a17      	ldr	r2, [pc, #92]	@ (8002884 <HAL_TIM_Base_Start+0xac>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d004      	beq.n	8002834 <HAL_TIM_Base_Start+0x5c>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a16      	ldr	r2, [pc, #88]	@ (8002888 <HAL_TIM_Base_Start+0xb0>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d111      	bne.n	8002858 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f003 0307 	and.w	r3, r3, #7
 800283e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2b06      	cmp	r3, #6
 8002844:	d010      	beq.n	8002868 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f042 0201 	orr.w	r2, r2, #1
 8002854:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002856:	e007      	b.n	8002868 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 0201 	orr.w	r2, r2, #1
 8002866:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002868:	2300      	movs	r3, #0
}
 800286a:	4618      	mov	r0, r3
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	40010000 	.word	0x40010000
 800287c:	40000400 	.word	0x40000400
 8002880:	40000800 	.word	0x40000800
 8002884:	40000c00 	.word	0x40000c00
 8002888:	40014000 	.word	0x40014000

0800288c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b01      	cmp	r3, #1
 800289e:	d001      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e044      	b.n	800292e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f042 0201 	orr.w	r2, r2, #1
 80028ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a1e      	ldr	r2, [pc, #120]	@ (800293c <HAL_TIM_Base_Start_IT+0xb0>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d018      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x6c>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ce:	d013      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x6c>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1a      	ldr	r2, [pc, #104]	@ (8002940 <HAL_TIM_Base_Start_IT+0xb4>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00e      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x6c>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a19      	ldr	r2, [pc, #100]	@ (8002944 <HAL_TIM_Base_Start_IT+0xb8>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d009      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x6c>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a17      	ldr	r2, [pc, #92]	@ (8002948 <HAL_TIM_Base_Start_IT+0xbc>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d004      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x6c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a16      	ldr	r2, [pc, #88]	@ (800294c <HAL_TIM_Base_Start_IT+0xc0>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d111      	bne.n	800291c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2b06      	cmp	r3, #6
 8002908:	d010      	beq.n	800292c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 0201 	orr.w	r2, r2, #1
 8002918:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800291a:	e007      	b.n	800292c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40010000 	.word	0x40010000
 8002940:	40000400 	.word	0x40000400
 8002944:	40000800 	.word	0x40000800
 8002948:	40000c00 	.word	0x40000c00
 800294c:	40014000 	.word	0x40014000

08002950 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d020      	beq.n	80029b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d01b      	beq.n	80029b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f06f 0202 	mvn.w	r2, #2
 8002984:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800299a:	6878      	ldr	r0, [r7, #4]
 800299c:	f000 f999 	bl	8002cd2 <HAL_TIM_IC_CaptureCallback>
 80029a0:	e005      	b.n	80029ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f98b 	bl	8002cbe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a8:	6878      	ldr	r0, [r7, #4]
 80029aa:	f000 f99c 	bl	8002ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	f003 0304 	and.w	r3, r3, #4
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d020      	beq.n	8002a00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d01b      	beq.n	8002a00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 0204 	mvn.w	r2, #4
 80029d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2202      	movs	r2, #2
 80029d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d003      	beq.n	80029ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f973 	bl	8002cd2 <HAL_TIM_IC_CaptureCallback>
 80029ec:	e005      	b.n	80029fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f965 	bl	8002cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 f976 	bl	8002ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d020      	beq.n	8002a4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d01b      	beq.n	8002a4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f06f 0208 	mvn.w	r2, #8
 8002a1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2204      	movs	r2, #4
 8002a22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f003 0303 	and.w	r3, r3, #3
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f000 f94d 	bl	8002cd2 <HAL_TIM_IC_CaptureCallback>
 8002a38:	e005      	b.n	8002a46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f93f 	bl	8002cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f950 	bl	8002ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f003 0310 	and.w	r3, r3, #16
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d020      	beq.n	8002a98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f003 0310 	and.w	r3, r3, #16
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d01b      	beq.n	8002a98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f06f 0210 	mvn.w	r2, #16
 8002a68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2208      	movs	r2, #8
 8002a6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d003      	beq.n	8002a86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f927 	bl	8002cd2 <HAL_TIM_IC_CaptureCallback>
 8002a84:	e005      	b.n	8002a92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 f919 	bl	8002cbe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f92a 	bl	8002ce6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00c      	beq.n	8002abc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d007      	beq.n	8002abc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f06f 0201 	mvn.w	r2, #1
 8002ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7fe fbf2 	bl	80012a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00c      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d007      	beq.n	8002ae0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 fab6 	bl	800304c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d00c      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d007      	beq.n	8002b04 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f8fb 	bl	8002cfa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	f003 0320 	and.w	r3, r3, #32
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d00c      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	f003 0320 	and.w	r3, r3, #32
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d007      	beq.n	8002b28 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f06f 0220 	mvn.w	r2, #32
 8002b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fa88 	bl	8003038 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b28:	bf00      	nop
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_TIM_ConfigClockSource+0x1c>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e0b4      	b.n	8002cb6 <HAL_TIM_ConfigClockSource+0x186>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002b6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68ba      	ldr	r2, [r7, #8]
 8002b7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b84:	d03e      	beq.n	8002c04 <HAL_TIM_ConfigClockSource+0xd4>
 8002b86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b8a:	f200 8087 	bhi.w	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002b8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b92:	f000 8086 	beq.w	8002ca2 <HAL_TIM_ConfigClockSource+0x172>
 8002b96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b9a:	d87f      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002b9c:	2b70      	cmp	r3, #112	@ 0x70
 8002b9e:	d01a      	beq.n	8002bd6 <HAL_TIM_ConfigClockSource+0xa6>
 8002ba0:	2b70      	cmp	r3, #112	@ 0x70
 8002ba2:	d87b      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002ba4:	2b60      	cmp	r3, #96	@ 0x60
 8002ba6:	d050      	beq.n	8002c4a <HAL_TIM_ConfigClockSource+0x11a>
 8002ba8:	2b60      	cmp	r3, #96	@ 0x60
 8002baa:	d877      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002bac:	2b50      	cmp	r3, #80	@ 0x50
 8002bae:	d03c      	beq.n	8002c2a <HAL_TIM_ConfigClockSource+0xfa>
 8002bb0:	2b50      	cmp	r3, #80	@ 0x50
 8002bb2:	d873      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002bb4:	2b40      	cmp	r3, #64	@ 0x40
 8002bb6:	d058      	beq.n	8002c6a <HAL_TIM_ConfigClockSource+0x13a>
 8002bb8:	2b40      	cmp	r3, #64	@ 0x40
 8002bba:	d86f      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002bbc:	2b30      	cmp	r3, #48	@ 0x30
 8002bbe:	d064      	beq.n	8002c8a <HAL_TIM_ConfigClockSource+0x15a>
 8002bc0:	2b30      	cmp	r3, #48	@ 0x30
 8002bc2:	d86b      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002bc4:	2b20      	cmp	r3, #32
 8002bc6:	d060      	beq.n	8002c8a <HAL_TIM_ConfigClockSource+0x15a>
 8002bc8:	2b20      	cmp	r3, #32
 8002bca:	d867      	bhi.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d05c      	beq.n	8002c8a <HAL_TIM_ConfigClockSource+0x15a>
 8002bd0:	2b10      	cmp	r3, #16
 8002bd2:	d05a      	beq.n	8002c8a <HAL_TIM_ConfigClockSource+0x15a>
 8002bd4:	e062      	b.n	8002c9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002be6:	f000 f999 	bl	8002f1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002bf8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	609a      	str	r2, [r3, #8]
      break;
 8002c02:	e04f      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c14:	f000 f982 	bl	8002f1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c26:	609a      	str	r2, [r3, #8]
      break;
 8002c28:	e03c      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c36:	461a      	mov	r2, r3
 8002c38:	f000 f8f6 	bl	8002e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2150      	movs	r1, #80	@ 0x50
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 f94f 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c48:	e02c      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c56:	461a      	mov	r2, r3
 8002c58:	f000 f915 	bl	8002e86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2160      	movs	r1, #96	@ 0x60
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 f93f 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c68:	e01c      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c76:	461a      	mov	r2, r3
 8002c78:	f000 f8d6 	bl	8002e28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2140      	movs	r1, #64	@ 0x40
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 f92f 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c88:	e00c      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4619      	mov	r1, r3
 8002c94:	4610      	mov	r0, r2
 8002c96:	f000 f926 	bl	8002ee6 <TIM_ITRx_SetConfig>
      break;
 8002c9a:	e003      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8002ca0:	e000      	b.n	8002ca4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ca2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr

08002ce6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	b083      	sub	sp, #12
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cee:	bf00      	nop
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
	...

08002d10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b085      	sub	sp, #20
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4a3a      	ldr	r2, [pc, #232]	@ (8002e0c <TIM_Base_SetConfig+0xfc>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d00f      	beq.n	8002d48 <TIM_Base_SetConfig+0x38>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d2e:	d00b      	beq.n	8002d48 <TIM_Base_SetConfig+0x38>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	4a37      	ldr	r2, [pc, #220]	@ (8002e10 <TIM_Base_SetConfig+0x100>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d007      	beq.n	8002d48 <TIM_Base_SetConfig+0x38>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a36      	ldr	r2, [pc, #216]	@ (8002e14 <TIM_Base_SetConfig+0x104>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d003      	beq.n	8002d48 <TIM_Base_SetConfig+0x38>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a35      	ldr	r2, [pc, #212]	@ (8002e18 <TIM_Base_SetConfig+0x108>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d108      	bne.n	8002d5a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	4a2b      	ldr	r2, [pc, #172]	@ (8002e0c <TIM_Base_SetConfig+0xfc>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d01b      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d68:	d017      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a28      	ldr	r2, [pc, #160]	@ (8002e10 <TIM_Base_SetConfig+0x100>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d013      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a27      	ldr	r2, [pc, #156]	@ (8002e14 <TIM_Base_SetConfig+0x104>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d00f      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a26      	ldr	r2, [pc, #152]	@ (8002e18 <TIM_Base_SetConfig+0x108>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d00b      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a25      	ldr	r2, [pc, #148]	@ (8002e1c <TIM_Base_SetConfig+0x10c>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d007      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a24      	ldr	r2, [pc, #144]	@ (8002e20 <TIM_Base_SetConfig+0x110>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d003      	beq.n	8002d9a <TIM_Base_SetConfig+0x8a>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a23      	ldr	r2, [pc, #140]	@ (8002e24 <TIM_Base_SetConfig+0x114>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d108      	bne.n	8002dac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	68fa      	ldr	r2, [r7, #12]
 8002dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	689a      	ldr	r2, [r3, #8]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002e0c <TIM_Base_SetConfig+0xfc>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d103      	bne.n	8002de0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d105      	bne.n	8002dfe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	691b      	ldr	r3, [r3, #16]
 8002df6:	f023 0201 	bic.w	r2, r3, #1
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	611a      	str	r2, [r3, #16]
  }
}
 8002dfe:	bf00      	nop
 8002e00:	3714      	adds	r7, #20
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	40010000 	.word	0x40010000
 8002e10:	40000400 	.word	0x40000400
 8002e14:	40000800 	.word	0x40000800
 8002e18:	40000c00 	.word	0x40000c00
 8002e1c:	40014000 	.word	0x40014000
 8002e20:	40014400 	.word	0x40014400
 8002e24:	40014800 	.word	0x40014800

08002e28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b087      	sub	sp, #28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	f023 0201 	bic.w	r2, r3, #1
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f023 030a 	bic.w	r3, r3, #10
 8002e64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	621a      	str	r2, [r3, #32]
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e86:	b480      	push	{r7}
 8002e88:	b087      	sub	sp, #28
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	f023 0210 	bic.w	r2, r3, #16
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	699b      	ldr	r3, [r3, #24]
 8002ea8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002eb0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	031b      	lsls	r3, r3, #12
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ec2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	011b      	lsls	r3, r3, #4
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	621a      	str	r2, [r3, #32]
}
 8002eda:	bf00      	nop
 8002edc:	371c      	adds	r7, #28
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	b085      	sub	sp, #20
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	6078      	str	r0, [r7, #4]
 8002eee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002efc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	f043 0307 	orr.w	r3, r3, #7
 8002f08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	609a      	str	r2, [r3, #8]
}
 8002f10:	bf00      	nop
 8002f12:	3714      	adds	r7, #20
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
 8002f28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	021a      	lsls	r2, r3, #8
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	431a      	orrs	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	697a      	ldr	r2, [r7, #20]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	609a      	str	r2, [r3, #8]
}
 8002f50:	bf00      	nop
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f6c:	2b01      	cmp	r3, #1
 8002f6e:	d101      	bne.n	8002f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f70:	2302      	movs	r3, #2
 8002f72:	e050      	b.n	8003016 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d018      	beq.n	8002fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fc0:	d013      	beq.n	8002fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a18      	ldr	r2, [pc, #96]	@ (8003028 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d00e      	beq.n	8002fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a16      	ldr	r2, [pc, #88]	@ (800302c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d009      	beq.n	8002fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a15      	ldr	r2, [pc, #84]	@ (8003030 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d004      	beq.n	8002fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a13      	ldr	r2, [pc, #76]	@ (8003034 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d10c      	bne.n	8003004 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ff0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	68ba      	ldr	r2, [r7, #8]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3714      	adds	r7, #20
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	40010000 	.word	0x40010000
 8003028:	40000400 	.word	0x40000400
 800302c:	40000800 	.word	0x40000800
 8003030:	40000c00 	.word	0x40000c00
 8003034:	40014000 	.word	0x40014000

08003038 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e042      	b.n	80030f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003086:	6878      	ldr	r0, [r7, #4]
 8003088:	f7fe f9d0 	bl	800142c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2224      	movs	r2, #36	@ 0x24
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68da      	ldr	r2, [r3, #12]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80030a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	f000 f973 	bl	8003390 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	691a      	ldr	r2, [r3, #16]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68da      	ldr	r2, [r3, #12]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80030d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2220      	movs	r2, #32
 80030e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2220      	movs	r2, #32
 80030ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b08a      	sub	sp, #40	@ 0x28
 8003104:	af02      	add	r7, sp, #8
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4613      	mov	r3, r2
 800310e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b20      	cmp	r3, #32
 800311e:	d175      	bne.n	800320c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d002      	beq.n	800312c <HAL_UART_Transmit+0x2c>
 8003126:	88fb      	ldrh	r3, [r7, #6]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d101      	bne.n	8003130 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e06e      	b.n	800320e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2221      	movs	r2, #33	@ 0x21
 800313a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800313e:	f7fe fb75 	bl	800182c <HAL_GetTick>
 8003142:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	88fa      	ldrh	r2, [r7, #6]
 8003148:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	88fa      	ldrh	r2, [r7, #6]
 800314e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003158:	d108      	bne.n	800316c <HAL_UART_Transmit+0x6c>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	691b      	ldr	r3, [r3, #16]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d104      	bne.n	800316c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	61bb      	str	r3, [r7, #24]
 800316a:	e003      	b.n	8003174 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003170:	2300      	movs	r3, #0
 8003172:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003174:	e02e      	b.n	80031d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	2200      	movs	r2, #0
 800317e:	2180      	movs	r1, #128	@ 0x80
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 f848 	bl	8003216 <UART_WaitOnFlagUntilTimeout>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e03a      	b.n	800320e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10b      	bne.n	80031b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	3302      	adds	r3, #2
 80031b2:	61bb      	str	r3, [r7, #24]
 80031b4:	e007      	b.n	80031c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	781a      	ldrb	r2, [r3, #0]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	3301      	adds	r3, #1
 80031c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80031d8:	b29b      	uxth	r3, r3
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1cb      	bne.n	8003176 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	9300      	str	r3, [sp, #0]
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	2200      	movs	r2, #0
 80031e6:	2140      	movs	r1, #64	@ 0x40
 80031e8:	68f8      	ldr	r0, [r7, #12]
 80031ea:	f000 f814 	bl	8003216 <UART_WaitOnFlagUntilTimeout>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e006      	b.n	800320e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2220      	movs	r2, #32
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003208:	2300      	movs	r3, #0
 800320a:	e000      	b.n	800320e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800320c:	2302      	movs	r3, #2
  }
}
 800320e:	4618      	mov	r0, r3
 8003210:	3720      	adds	r7, #32
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b086      	sub	sp, #24
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	603b      	str	r3, [r7, #0]
 8003222:	4613      	mov	r3, r2
 8003224:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003226:	e03b      	b.n	80032a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003228:	6a3b      	ldr	r3, [r7, #32]
 800322a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322e:	d037      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003230:	f7fe fafc 	bl	800182c <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	6a3a      	ldr	r2, [r7, #32]
 800323c:	429a      	cmp	r2, r3
 800323e:	d302      	bcc.n	8003246 <UART_WaitOnFlagUntilTimeout+0x30>
 8003240:	6a3b      	ldr	r3, [r7, #32]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e03a      	b.n	80032c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	d023      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2b80      	cmp	r3, #128	@ 0x80
 800325c:	d020      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	2b40      	cmp	r3, #64	@ 0x40
 8003262:	d01d      	beq.n	80032a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0308 	and.w	r3, r3, #8
 800326e:	2b08      	cmp	r3, #8
 8003270:	d116      	bne.n	80032a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003272:	2300      	movs	r3, #0
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	617b      	str	r3, [r7, #20]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f000 f81d 	bl	80032c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2208      	movs	r2, #8
 8003292:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e00f      	b.n	80032c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	4013      	ands	r3, r2
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	461a      	mov	r2, r3
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d0b4      	beq.n	8003228 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b095      	sub	sp, #84	@ 0x54
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	330c      	adds	r3, #12
 80032d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032da:	e853 3f00 	ldrex	r3, [r3]
 80032de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80032e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	330c      	adds	r3, #12
 80032ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80032f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032f8:	e841 2300 	strex	r3, r2, [r1]
 80032fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80032fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1e5      	bne.n	80032d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	3314      	adds	r3, #20
 800330a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330c:	6a3b      	ldr	r3, [r7, #32]
 800330e:	e853 3f00 	ldrex	r3, [r3]
 8003312:	61fb      	str	r3, [r7, #28]
   return(result);
 8003314:	69fb      	ldr	r3, [r7, #28]
 8003316:	f023 0301 	bic.w	r3, r3, #1
 800331a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	3314      	adds	r3, #20
 8003322:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003324:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003326:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003328:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800332a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800332c:	e841 2300 	strex	r3, r2, [r1]
 8003330:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1e5      	bne.n	8003304 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333c:	2b01      	cmp	r3, #1
 800333e:	d119      	bne.n	8003374 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	330c      	adds	r3, #12
 8003346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	e853 3f00 	ldrex	r3, [r3]
 800334e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f023 0310 	bic.w	r3, r3, #16
 8003356:	647b      	str	r3, [r7, #68]	@ 0x44
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	330c      	adds	r3, #12
 800335e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003360:	61ba      	str	r2, [r7, #24]
 8003362:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003364:	6979      	ldr	r1, [r7, #20]
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	e841 2300 	strex	r3, r2, [r1]
 800336c:	613b      	str	r3, [r7, #16]
   return(result);
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d1e5      	bne.n	8003340 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2220      	movs	r2, #32
 8003378:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2200      	movs	r2, #0
 8003380:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003382:	bf00      	nop
 8003384:	3754      	adds	r7, #84	@ 0x54
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
	...

08003390 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003394:	b0c0      	sub	sp, #256	@ 0x100
 8003396:	af00      	add	r7, sp, #0
 8003398:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800339c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80033a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033ac:	68d9      	ldr	r1, [r3, #12]
 80033ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	ea40 0301 	orr.w	r3, r0, r1
 80033b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c4:	691b      	ldr	r3, [r3, #16]
 80033c6:	431a      	orrs	r2, r3
 80033c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033cc:	695b      	ldr	r3, [r3, #20]
 80033ce:	431a      	orrs	r2, r3
 80033d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80033e8:	f021 010c 	bic.w	r1, r1, #12
 80033ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80033f6:	430b      	orrs	r3, r1
 80033f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	695b      	ldr	r3, [r3, #20]
 8003402:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800340a:	6999      	ldr	r1, [r3, #24]
 800340c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	ea40 0301 	orr.w	r3, r0, r1
 8003416:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	4b8f      	ldr	r3, [pc, #572]	@ (800365c <UART_SetConfig+0x2cc>)
 8003420:	429a      	cmp	r2, r3
 8003422:	d005      	beq.n	8003430 <UART_SetConfig+0xa0>
 8003424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	4b8d      	ldr	r3, [pc, #564]	@ (8003660 <UART_SetConfig+0x2d0>)
 800342c:	429a      	cmp	r2, r3
 800342e:	d104      	bne.n	800343a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003430:	f7ff f93c 	bl	80026ac <HAL_RCC_GetPCLK2Freq>
 8003434:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003438:	e003      	b.n	8003442 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800343a:	f7ff f923 	bl	8002684 <HAL_RCC_GetPCLK1Freq>
 800343e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800344c:	f040 810c 	bne.w	8003668 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003454:	2200      	movs	r2, #0
 8003456:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800345a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800345e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003462:	4622      	mov	r2, r4
 8003464:	462b      	mov	r3, r5
 8003466:	1891      	adds	r1, r2, r2
 8003468:	65b9      	str	r1, [r7, #88]	@ 0x58
 800346a:	415b      	adcs	r3, r3
 800346c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800346e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003472:	4621      	mov	r1, r4
 8003474:	eb12 0801 	adds.w	r8, r2, r1
 8003478:	4629      	mov	r1, r5
 800347a:	eb43 0901 	adc.w	r9, r3, r1
 800347e:	f04f 0200 	mov.w	r2, #0
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800348a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800348e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003492:	4690      	mov	r8, r2
 8003494:	4699      	mov	r9, r3
 8003496:	4623      	mov	r3, r4
 8003498:	eb18 0303 	adds.w	r3, r8, r3
 800349c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80034a0:	462b      	mov	r3, r5
 80034a2:	eb49 0303 	adc.w	r3, r9, r3
 80034a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80034aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80034ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80034be:	460b      	mov	r3, r1
 80034c0:	18db      	adds	r3, r3, r3
 80034c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80034c4:	4613      	mov	r3, r2
 80034c6:	eb42 0303 	adc.w	r3, r2, r3
 80034ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80034cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80034d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80034d4:	f7fd f9e2 	bl	800089c <__aeabi_uldivmod>
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4b61      	ldr	r3, [pc, #388]	@ (8003664 <UART_SetConfig+0x2d4>)
 80034de:	fba3 2302 	umull	r2, r3, r3, r2
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	011c      	lsls	r4, r3, #4
 80034e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ea:	2200      	movs	r2, #0
 80034ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80034f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80034f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80034f8:	4642      	mov	r2, r8
 80034fa:	464b      	mov	r3, r9
 80034fc:	1891      	adds	r1, r2, r2
 80034fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003500:	415b      	adcs	r3, r3
 8003502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003504:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003508:	4641      	mov	r1, r8
 800350a:	eb12 0a01 	adds.w	sl, r2, r1
 800350e:	4649      	mov	r1, r9
 8003510:	eb43 0b01 	adc.w	fp, r3, r1
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003520:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003524:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003528:	4692      	mov	sl, r2
 800352a:	469b      	mov	fp, r3
 800352c:	4643      	mov	r3, r8
 800352e:	eb1a 0303 	adds.w	r3, sl, r3
 8003532:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003536:	464b      	mov	r3, r9
 8003538:	eb4b 0303 	adc.w	r3, fp, r3
 800353c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800354c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003550:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003554:	460b      	mov	r3, r1
 8003556:	18db      	adds	r3, r3, r3
 8003558:	643b      	str	r3, [r7, #64]	@ 0x40
 800355a:	4613      	mov	r3, r2
 800355c:	eb42 0303 	adc.w	r3, r2, r3
 8003560:	647b      	str	r3, [r7, #68]	@ 0x44
 8003562:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003566:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800356a:	f7fd f997 	bl	800089c <__aeabi_uldivmod>
 800356e:	4602      	mov	r2, r0
 8003570:	460b      	mov	r3, r1
 8003572:	4611      	mov	r1, r2
 8003574:	4b3b      	ldr	r3, [pc, #236]	@ (8003664 <UART_SetConfig+0x2d4>)
 8003576:	fba3 2301 	umull	r2, r3, r3, r1
 800357a:	095b      	lsrs	r3, r3, #5
 800357c:	2264      	movs	r2, #100	@ 0x64
 800357e:	fb02 f303 	mul.w	r3, r2, r3
 8003582:	1acb      	subs	r3, r1, r3
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800358a:	4b36      	ldr	r3, [pc, #216]	@ (8003664 <UART_SetConfig+0x2d4>)
 800358c:	fba3 2302 	umull	r2, r3, r3, r2
 8003590:	095b      	lsrs	r3, r3, #5
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003598:	441c      	add	r4, r3
 800359a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800359e:	2200      	movs	r2, #0
 80035a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80035a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80035ac:	4642      	mov	r2, r8
 80035ae:	464b      	mov	r3, r9
 80035b0:	1891      	adds	r1, r2, r2
 80035b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80035b4:	415b      	adcs	r3, r3
 80035b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80035bc:	4641      	mov	r1, r8
 80035be:	1851      	adds	r1, r2, r1
 80035c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80035c2:	4649      	mov	r1, r9
 80035c4:	414b      	adcs	r3, r1
 80035c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	f04f 0300 	mov.w	r3, #0
 80035d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80035d4:	4659      	mov	r1, fp
 80035d6:	00cb      	lsls	r3, r1, #3
 80035d8:	4651      	mov	r1, sl
 80035da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035de:	4651      	mov	r1, sl
 80035e0:	00ca      	lsls	r2, r1, #3
 80035e2:	4610      	mov	r0, r2
 80035e4:	4619      	mov	r1, r3
 80035e6:	4603      	mov	r3, r0
 80035e8:	4642      	mov	r2, r8
 80035ea:	189b      	adds	r3, r3, r2
 80035ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035f0:	464b      	mov	r3, r9
 80035f2:	460a      	mov	r2, r1
 80035f4:	eb42 0303 	adc.w	r3, r2, r3
 80035f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003608:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800360c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003610:	460b      	mov	r3, r1
 8003612:	18db      	adds	r3, r3, r3
 8003614:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003616:	4613      	mov	r3, r2
 8003618:	eb42 0303 	adc.w	r3, r2, r3
 800361c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800361e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003622:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003626:	f7fd f939 	bl	800089c <__aeabi_uldivmod>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4b0d      	ldr	r3, [pc, #52]	@ (8003664 <UART_SetConfig+0x2d4>)
 8003630:	fba3 1302 	umull	r1, r3, r3, r2
 8003634:	095b      	lsrs	r3, r3, #5
 8003636:	2164      	movs	r1, #100	@ 0x64
 8003638:	fb01 f303 	mul.w	r3, r1, r3
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	00db      	lsls	r3, r3, #3
 8003640:	3332      	adds	r3, #50	@ 0x32
 8003642:	4a08      	ldr	r2, [pc, #32]	@ (8003664 <UART_SetConfig+0x2d4>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	095b      	lsrs	r3, r3, #5
 800364a:	f003 0207 	and.w	r2, r3, #7
 800364e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4422      	add	r2, r4
 8003656:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003658:	e106      	b.n	8003868 <UART_SetConfig+0x4d8>
 800365a:	bf00      	nop
 800365c:	40011000 	.word	0x40011000
 8003660:	40011400 	.word	0x40011400
 8003664:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003668:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800366c:	2200      	movs	r2, #0
 800366e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003672:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003676:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800367a:	4642      	mov	r2, r8
 800367c:	464b      	mov	r3, r9
 800367e:	1891      	adds	r1, r2, r2
 8003680:	6239      	str	r1, [r7, #32]
 8003682:	415b      	adcs	r3, r3
 8003684:	627b      	str	r3, [r7, #36]	@ 0x24
 8003686:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800368a:	4641      	mov	r1, r8
 800368c:	1854      	adds	r4, r2, r1
 800368e:	4649      	mov	r1, r9
 8003690:	eb43 0501 	adc.w	r5, r3, r1
 8003694:	f04f 0200 	mov.w	r2, #0
 8003698:	f04f 0300 	mov.w	r3, #0
 800369c:	00eb      	lsls	r3, r5, #3
 800369e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036a2:	00e2      	lsls	r2, r4, #3
 80036a4:	4614      	mov	r4, r2
 80036a6:	461d      	mov	r5, r3
 80036a8:	4643      	mov	r3, r8
 80036aa:	18e3      	adds	r3, r4, r3
 80036ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80036b0:	464b      	mov	r3, r9
 80036b2:	eb45 0303 	adc.w	r3, r5, r3
 80036b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80036ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80036ca:	f04f 0200 	mov.w	r2, #0
 80036ce:	f04f 0300 	mov.w	r3, #0
 80036d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80036d6:	4629      	mov	r1, r5
 80036d8:	008b      	lsls	r3, r1, #2
 80036da:	4621      	mov	r1, r4
 80036dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036e0:	4621      	mov	r1, r4
 80036e2:	008a      	lsls	r2, r1, #2
 80036e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80036e8:	f7fd f8d8 	bl	800089c <__aeabi_uldivmod>
 80036ec:	4602      	mov	r2, r0
 80036ee:	460b      	mov	r3, r1
 80036f0:	4b60      	ldr	r3, [pc, #384]	@ (8003874 <UART_SetConfig+0x4e4>)
 80036f2:	fba3 2302 	umull	r2, r3, r3, r2
 80036f6:	095b      	lsrs	r3, r3, #5
 80036f8:	011c      	lsls	r4, r3, #4
 80036fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036fe:	2200      	movs	r2, #0
 8003700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003704:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003708:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800370c:	4642      	mov	r2, r8
 800370e:	464b      	mov	r3, r9
 8003710:	1891      	adds	r1, r2, r2
 8003712:	61b9      	str	r1, [r7, #24]
 8003714:	415b      	adcs	r3, r3
 8003716:	61fb      	str	r3, [r7, #28]
 8003718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800371c:	4641      	mov	r1, r8
 800371e:	1851      	adds	r1, r2, r1
 8003720:	6139      	str	r1, [r7, #16]
 8003722:	4649      	mov	r1, r9
 8003724:	414b      	adcs	r3, r1
 8003726:	617b      	str	r3, [r7, #20]
 8003728:	f04f 0200 	mov.w	r2, #0
 800372c:	f04f 0300 	mov.w	r3, #0
 8003730:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003734:	4659      	mov	r1, fp
 8003736:	00cb      	lsls	r3, r1, #3
 8003738:	4651      	mov	r1, sl
 800373a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800373e:	4651      	mov	r1, sl
 8003740:	00ca      	lsls	r2, r1, #3
 8003742:	4610      	mov	r0, r2
 8003744:	4619      	mov	r1, r3
 8003746:	4603      	mov	r3, r0
 8003748:	4642      	mov	r2, r8
 800374a:	189b      	adds	r3, r3, r2
 800374c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003750:	464b      	mov	r3, r9
 8003752:	460a      	mov	r2, r1
 8003754:	eb42 0303 	adc.w	r3, r2, r3
 8003758:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003766:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003774:	4649      	mov	r1, r9
 8003776:	008b      	lsls	r3, r1, #2
 8003778:	4641      	mov	r1, r8
 800377a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800377e:	4641      	mov	r1, r8
 8003780:	008a      	lsls	r2, r1, #2
 8003782:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003786:	f7fd f889 	bl	800089c <__aeabi_uldivmod>
 800378a:	4602      	mov	r2, r0
 800378c:	460b      	mov	r3, r1
 800378e:	4611      	mov	r1, r2
 8003790:	4b38      	ldr	r3, [pc, #224]	@ (8003874 <UART_SetConfig+0x4e4>)
 8003792:	fba3 2301 	umull	r2, r3, r3, r1
 8003796:	095b      	lsrs	r3, r3, #5
 8003798:	2264      	movs	r2, #100	@ 0x64
 800379a:	fb02 f303 	mul.w	r3, r2, r3
 800379e:	1acb      	subs	r3, r1, r3
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	3332      	adds	r3, #50	@ 0x32
 80037a4:	4a33      	ldr	r2, [pc, #204]	@ (8003874 <UART_SetConfig+0x4e4>)
 80037a6:	fba2 2303 	umull	r2, r3, r2, r3
 80037aa:	095b      	lsrs	r3, r3, #5
 80037ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037b0:	441c      	add	r4, r3
 80037b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037b6:	2200      	movs	r2, #0
 80037b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80037ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80037bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80037c0:	4642      	mov	r2, r8
 80037c2:	464b      	mov	r3, r9
 80037c4:	1891      	adds	r1, r2, r2
 80037c6:	60b9      	str	r1, [r7, #8]
 80037c8:	415b      	adcs	r3, r3
 80037ca:	60fb      	str	r3, [r7, #12]
 80037cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037d0:	4641      	mov	r1, r8
 80037d2:	1851      	adds	r1, r2, r1
 80037d4:	6039      	str	r1, [r7, #0]
 80037d6:	4649      	mov	r1, r9
 80037d8:	414b      	adcs	r3, r1
 80037da:	607b      	str	r3, [r7, #4]
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037e8:	4659      	mov	r1, fp
 80037ea:	00cb      	lsls	r3, r1, #3
 80037ec:	4651      	mov	r1, sl
 80037ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037f2:	4651      	mov	r1, sl
 80037f4:	00ca      	lsls	r2, r1, #3
 80037f6:	4610      	mov	r0, r2
 80037f8:	4619      	mov	r1, r3
 80037fa:	4603      	mov	r3, r0
 80037fc:	4642      	mov	r2, r8
 80037fe:	189b      	adds	r3, r3, r2
 8003800:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003802:	464b      	mov	r3, r9
 8003804:	460a      	mov	r2, r1
 8003806:	eb42 0303 	adc.w	r3, r2, r3
 800380a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800380c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	663b      	str	r3, [r7, #96]	@ 0x60
 8003816:	667a      	str	r2, [r7, #100]	@ 0x64
 8003818:	f04f 0200 	mov.w	r2, #0
 800381c:	f04f 0300 	mov.w	r3, #0
 8003820:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003824:	4649      	mov	r1, r9
 8003826:	008b      	lsls	r3, r1, #2
 8003828:	4641      	mov	r1, r8
 800382a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800382e:	4641      	mov	r1, r8
 8003830:	008a      	lsls	r2, r1, #2
 8003832:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003836:	f7fd f831 	bl	800089c <__aeabi_uldivmod>
 800383a:	4602      	mov	r2, r0
 800383c:	460b      	mov	r3, r1
 800383e:	4b0d      	ldr	r3, [pc, #52]	@ (8003874 <UART_SetConfig+0x4e4>)
 8003840:	fba3 1302 	umull	r1, r3, r3, r2
 8003844:	095b      	lsrs	r3, r3, #5
 8003846:	2164      	movs	r1, #100	@ 0x64
 8003848:	fb01 f303 	mul.w	r3, r1, r3
 800384c:	1ad3      	subs	r3, r2, r3
 800384e:	011b      	lsls	r3, r3, #4
 8003850:	3332      	adds	r3, #50	@ 0x32
 8003852:	4a08      	ldr	r2, [pc, #32]	@ (8003874 <UART_SetConfig+0x4e4>)
 8003854:	fba2 2303 	umull	r2, r3, r2, r3
 8003858:	095b      	lsrs	r3, r3, #5
 800385a:	f003 020f 	and.w	r2, r3, #15
 800385e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4422      	add	r2, r4
 8003866:	609a      	str	r2, [r3, #8]
}
 8003868:	bf00      	nop
 800386a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800386e:	46bd      	mov	sp, r7
 8003870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003874:	51eb851f 	.word	0x51eb851f

08003878 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003878:	b480      	push	{r7}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003886:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800388a:	2b84      	cmp	r3, #132	@ 0x84
 800388c:	d005      	beq.n	800389a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800388e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	4413      	add	r3, r2
 8003896:	3303      	adds	r3, #3
 8003898:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800389a:	68fb      	ldr	r3, [r7, #12]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038ae:	f3ef 8305 	mrs	r3, IPSR
 80038b2:	607b      	str	r3, [r7, #4]
  return(result);
 80038b4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bf14      	ite	ne
 80038ba:	2301      	movne	r3, #1
 80038bc:	2300      	moveq	r3, #0
 80038be:	b2db      	uxtb	r3, r3
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80038d0:	f001 f942 	bl	8004b58 <vTaskStartScheduler>
  
  return osOK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	bd80      	pop	{r7, pc}

080038da <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80038da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038dc:	b089      	sub	sp, #36	@ 0x24
 80038de:	af04      	add	r7, sp, #16
 80038e0:	6078      	str	r0, [r7, #4]
 80038e2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	695b      	ldr	r3, [r3, #20]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d020      	beq.n	800392e <osThreadCreate+0x54>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d01c      	beq.n	800392e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685c      	ldr	r4, [r3, #4]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	691e      	ldr	r6, [r3, #16]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff ffb6 	bl	8003878 <makeFreeRtosPriority>
 800390c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003916:	9202      	str	r2, [sp, #8]
 8003918:	9301      	str	r3, [sp, #4]
 800391a:	9100      	str	r1, [sp, #0]
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	4632      	mov	r2, r6
 8003920:	4629      	mov	r1, r5
 8003922:	4620      	mov	r0, r4
 8003924:	f000 ff32 	bl	800478c <xTaskCreateStatic>
 8003928:	4603      	mov	r3, r0
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	e01c      	b.n	8003968 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685c      	ldr	r4, [r3, #4]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800393a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff ff98 	bl	8003878 <makeFreeRtosPriority>
 8003948:	4602      	mov	r2, r0
 800394a:	f107 030c 	add.w	r3, r7, #12
 800394e:	9301      	str	r3, [sp, #4]
 8003950:	9200      	str	r2, [sp, #0]
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	4632      	mov	r2, r6
 8003956:	4629      	mov	r1, r5
 8003958:	4620      	mov	r0, r4
 800395a:	f000 ff77 	bl	800484c <xTaskCreate>
 800395e:	4603      	mov	r3, r0
 8003960:	2b01      	cmp	r3, #1
 8003962:	d001      	beq.n	8003968 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003964:	2300      	movs	r3, #0
 8003966:	e000      	b.n	800396a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003968:	68fb      	ldr	r3, [r7, #12]
}
 800396a:	4618      	mov	r0, r3
 800396c:	3714      	adds	r7, #20
 800396e:	46bd      	mov	sp, r7
 8003970:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003972 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b084      	sub	sp, #16
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <osDelay+0x16>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	e000      	b.n	800398a <osDelay+0x18>
 8003988:	2301      	movs	r3, #1
 800398a:	4618      	mov	r0, r3
 800398c:	f001 f8ae 	bl	8004aec <vTaskDelay>
  
  return osOK;
 8003990:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003992:	4618      	mov	r0, r3
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800399a:	b580      	push	{r7, lr}
 800399c:	b086      	sub	sp, #24
 800399e:	af02      	add	r7, sp, #8
 80039a0:	6078      	str	r0, [r7, #4]
 80039a2:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00f      	beq.n	80039cc <osSemaphoreCreate+0x32>
    if (count == 1) {
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d10a      	bne.n	80039c8 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	2203      	movs	r2, #3
 80039b8:	9200      	str	r2, [sp, #0]
 80039ba:	2200      	movs	r2, #0
 80039bc:	2100      	movs	r1, #0
 80039be:	2001      	movs	r0, #1
 80039c0:	f000 f9c0 	bl	8003d44 <xQueueGenericCreateStatic>
 80039c4:	4603      	mov	r3, r0
 80039c6:	e016      	b.n	80039f6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 80039c8:	2300      	movs	r3, #0
 80039ca:	e014      	b.n	80039f6 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d110      	bne.n	80039f4 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 80039d2:	2203      	movs	r2, #3
 80039d4:	2100      	movs	r1, #0
 80039d6:	2001      	movs	r0, #1
 80039d8:	f000 fa31 	bl	8003e3e <xQueueGenericCreate>
 80039dc:	60f8      	str	r0, [r7, #12]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <osSemaphoreCreate+0x56>
 80039e4:	2300      	movs	r3, #0
 80039e6:	2200      	movs	r2, #0
 80039e8:	2100      	movs	r1, #0
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 fa82 	bl	8003ef4 <xQueueGenericSend>
      return sema;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	e000      	b.n	80039f6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80039f4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
	...

08003a00 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d101      	bne.n	8003a18 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003a14:	2380      	movs	r3, #128	@ 0x80
 8003a16:	e03a      	b.n	8003a8e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a22:	d103      	bne.n	8003a2c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003a24:	f04f 33ff 	mov.w	r3, #4294967295
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	e009      	b.n	8003a40 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d006      	beq.n	8003a40 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <osSemaphoreWait+0x40>
      ticks = 1;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003a40:	f7ff ff32 	bl	80038a8 <inHandlerMode>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d017      	beq.n	8003a7a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003a4a:	f107 0308 	add.w	r3, r7, #8
 8003a4e:	461a      	mov	r2, r3
 8003a50:	2100      	movs	r1, #0
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 fcf0 	bl	8004438 <xQueueReceiveFromISR>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d001      	beq.n	8003a62 <osSemaphoreWait+0x62>
      return osErrorOS;
 8003a5e:	23ff      	movs	r3, #255	@ 0xff
 8003a60:	e015      	b.n	8003a8e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d011      	beq.n	8003a8c <osSemaphoreWait+0x8c>
 8003a68:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <osSemaphoreWait+0x98>)
 8003a6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a6e:	601a      	str	r2, [r3, #0]
 8003a70:	f3bf 8f4f 	dsb	sy
 8003a74:	f3bf 8f6f 	isb	sy
 8003a78:	e008      	b.n	8003a8c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003a7a:	68f9      	ldr	r1, [r7, #12]
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	f000 fbcb 	bl	8004218 <xQueueSemaphoreTake>
 8003a82:	4603      	mov	r3, r0
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d001      	beq.n	8003a8c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003a88:	23ff      	movs	r3, #255	@ 0xff
 8003a8a:	e000      	b.n	8003a8e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3710      	adds	r7, #16
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	e000ed04 	.word	0xe000ed04

08003a9c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003aac:	f7ff fefc 	bl	80038a8 <inHandlerMode>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d016      	beq.n	8003ae4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003ab6:	f107 0308 	add.w	r3, r7, #8
 8003aba:	4619      	mov	r1, r3
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f000 fb1b 	bl	80040f8 <xQueueGiveFromISR>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d001      	beq.n	8003acc <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003ac8:	23ff      	movs	r3, #255	@ 0xff
 8003aca:	e017      	b.n	8003afc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d013      	beq.n	8003afa <osSemaphoreRelease+0x5e>
 8003ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <osSemaphoreRelease+0x68>)
 8003ad4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ad8:	601a      	str	r2, [r3, #0]
 8003ada:	f3bf 8f4f 	dsb	sy
 8003ade:	f3bf 8f6f 	isb	sy
 8003ae2:	e00a      	b.n	8003afa <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	2100      	movs	r1, #0
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 fa02 	bl	8003ef4 <xQueueGenericSend>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d001      	beq.n	8003afa <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003af6:	23ff      	movs	r3, #255	@ 0xff
 8003af8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003afa:	68fb      	ldr	r3, [r7, #12]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3710      	adds	r7, #16
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	e000ed04 	.word	0xe000ed04

08003b08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f103 0208 	add.w	r2, r3, #8
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f103 0208 	add.w	r2, r3, #8
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f103 0208 	add.w	r2, r3, #8
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003b56:	bf00      	nop
 8003b58:	370c      	adds	r7, #12
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b62:	b480      	push	{r7}
 8003b64:	b085      	sub	sp, #20
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
 8003b6a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	683a      	ldr	r2, [r7, #0]
 8003b8c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	1c5a      	adds	r2, r3, #1
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	601a      	str	r2, [r3, #0]
}
 8003b9e:	bf00      	nop
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003baa:	b480      	push	{r7}
 8003bac:	b085      	sub	sp, #20
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
 8003bb2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc0:	d103      	bne.n	8003bca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	691b      	ldr	r3, [r3, #16]
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	e00c      	b.n	8003be4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3308      	adds	r3, #8
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	e002      	b.n	8003bd8 <vListInsert+0x2e>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	60fb      	str	r3, [r7, #12]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68ba      	ldr	r2, [r7, #8]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d2f6      	bcs.n	8003bd2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	683a      	ldr	r2, [r7, #0]
 8003bfe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	1c5a      	adds	r2, r3, #1
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	601a      	str	r2, [r3, #0]
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	6892      	ldr	r2, [r2, #8]
 8003c32:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	6852      	ldr	r2, [r2, #4]
 8003c3c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d103      	bne.n	8003c50 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2200      	movs	r2, #0
 8003c54:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	1e5a      	subs	r2, r3, #1
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10b      	bne.n	8003c9c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c88:	f383 8811 	msr	BASEPRI, r3
 8003c8c:	f3bf 8f6f 	isb	sy
 8003c90:	f3bf 8f4f 	dsb	sy
 8003c94:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003c96:	bf00      	nop
 8003c98:	bf00      	nop
 8003c9a:	e7fd      	b.n	8003c98 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003c9c:	f001 fed4 	bl	8005a48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca8:	68f9      	ldr	r1, [r7, #12]
 8003caa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003cac:	fb01 f303 	mul.w	r3, r1, r3
 8003cb0:	441a      	add	r2, r3
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	68f9      	ldr	r1, [r7, #12]
 8003cd0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003cd2:	fb01 f303 	mul.w	r3, r1, r3
 8003cd6:	441a      	add	r2, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	22ff      	movs	r2, #255	@ 0xff
 8003ce0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	22ff      	movs	r2, #255	@ 0xff
 8003ce8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d114      	bne.n	8003d1c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	691b      	ldr	r3, [r3, #16]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d01a      	beq.n	8003d30 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	3310      	adds	r3, #16
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f001 f984 	bl	800500c <xTaskRemoveFromEventList>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d012      	beq.n	8003d30 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d40 <xQueueGenericReset+0xd0>)
 8003d0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	f3bf 8f4f 	dsb	sy
 8003d16:	f3bf 8f6f 	isb	sy
 8003d1a:	e009      	b.n	8003d30 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3310      	adds	r3, #16
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff fef1 	bl	8003b08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	3324      	adds	r3, #36	@ 0x24
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff feec 	bl	8003b08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003d30:	f001 febc 	bl	8005aac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003d34:	2301      	movs	r3, #1
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	e000ed04 	.word	0xe000ed04

08003d44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b08e      	sub	sp, #56	@ 0x38
 8003d48:	af02      	add	r7, sp, #8
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
 8003d50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d10b      	bne.n	8003d70 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d5c:	f383 8811 	msr	BASEPRI, r3
 8003d60:	f3bf 8f6f 	isb	sy
 8003d64:	f3bf 8f4f 	dsb	sy
 8003d68:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d6a:	bf00      	nop
 8003d6c:	bf00      	nop
 8003d6e:	e7fd      	b.n	8003d6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10b      	bne.n	8003d8e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7a:	f383 8811 	msr	BASEPRI, r3
 8003d7e:	f3bf 8f6f 	isb	sy
 8003d82:	f3bf 8f4f 	dsb	sy
 8003d86:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d88:	bf00      	nop
 8003d8a:	bf00      	nop
 8003d8c:	e7fd      	b.n	8003d8a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <xQueueGenericCreateStatic+0x56>
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d001      	beq.n	8003d9e <xQueueGenericCreateStatic+0x5a>
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e000      	b.n	8003da0 <xQueueGenericCreateStatic+0x5c>
 8003d9e:	2300      	movs	r3, #0
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d10b      	bne.n	8003dbc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003da8:	f383 8811 	msr	BASEPRI, r3
 8003dac:	f3bf 8f6f 	isb	sy
 8003db0:	f3bf 8f4f 	dsb	sy
 8003db4:	623b      	str	r3, [r7, #32]
}
 8003db6:	bf00      	nop
 8003db8:	bf00      	nop
 8003dba:	e7fd      	b.n	8003db8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d102      	bne.n	8003dc8 <xQueueGenericCreateStatic+0x84>
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <xQueueGenericCreateStatic+0x88>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <xQueueGenericCreateStatic+0x8a>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003dd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dd6:	f383 8811 	msr	BASEPRI, r3
 8003dda:	f3bf 8f6f 	isb	sy
 8003dde:	f3bf 8f4f 	dsb	sy
 8003de2:	61fb      	str	r3, [r7, #28]
}
 8003de4:	bf00      	nop
 8003de6:	bf00      	nop
 8003de8:	e7fd      	b.n	8003de6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003dea:	2348      	movs	r3, #72	@ 0x48
 8003dec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	2b48      	cmp	r3, #72	@ 0x48
 8003df2:	d00b      	beq.n	8003e0c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df8:	f383 8811 	msr	BASEPRI, r3
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	f3bf 8f4f 	dsb	sy
 8003e04:	61bb      	str	r3, [r7, #24]
}
 8003e06:	bf00      	nop
 8003e08:	bf00      	nop
 8003e0a:	e7fd      	b.n	8003e08 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003e0c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d00d      	beq.n	8003e34 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e20:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	68b9      	ldr	r1, [r7, #8]
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f840 	bl	8003eb4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3730      	adds	r7, #48	@ 0x30
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b08a      	sub	sp, #40	@ 0x28
 8003e42:	af02      	add	r7, sp, #8
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10b      	bne.n	8003e6a <xQueueGenericCreate+0x2c>
	__asm volatile
 8003e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e56:	f383 8811 	msr	BASEPRI, r3
 8003e5a:	f3bf 8f6f 	isb	sy
 8003e5e:	f3bf 8f4f 	dsb	sy
 8003e62:	613b      	str	r3, [r7, #16]
}
 8003e64:	bf00      	nop
 8003e66:	bf00      	nop
 8003e68:	e7fd      	b.n	8003e66 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	fb02 f303 	mul.w	r3, r2, r3
 8003e72:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	3348      	adds	r3, #72	@ 0x48
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f001 ff07 	bl	8005c8c <pvPortMalloc>
 8003e7e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003e80:	69bb      	ldr	r3, [r7, #24]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d011      	beq.n	8003eaa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	3348      	adds	r3, #72	@ 0x48
 8003e8e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003e98:	79fa      	ldrb	r2, [r7, #7]
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	68b9      	ldr	r1, [r7, #8]
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 f805 	bl	8003eb4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003eaa:	69bb      	ldr	r3, [r7, #24]
	}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3720      	adds	r7, #32
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]
 8003ec0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d103      	bne.n	8003ed0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003ec8:	69bb      	ldr	r3, [r7, #24]
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	601a      	str	r2, [r3, #0]
 8003ece:	e002      	b.n	8003ed6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003ee2:	2101      	movs	r1, #1
 8003ee4:	69b8      	ldr	r0, [r7, #24]
 8003ee6:	f7ff fec3 	bl	8003c70 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003eea:	bf00      	nop
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
	...

08003ef4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b08e      	sub	sp, #56	@ 0x38
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
 8003f00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003f02:	2300      	movs	r3, #0
 8003f04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10b      	bne.n	8003f28 <xQueueGenericSend+0x34>
	__asm volatile
 8003f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f14:	f383 8811 	msr	BASEPRI, r3
 8003f18:	f3bf 8f6f 	isb	sy
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003f22:	bf00      	nop
 8003f24:	bf00      	nop
 8003f26:	e7fd      	b.n	8003f24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d103      	bne.n	8003f36 <xQueueGenericSend+0x42>
 8003f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <xQueueGenericSend+0x46>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <xQueueGenericSend+0x48>
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10b      	bne.n	8003f58 <xQueueGenericSend+0x64>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003f52:	bf00      	nop
 8003f54:	bf00      	nop
 8003f56:	e7fd      	b.n	8003f54 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d103      	bne.n	8003f66 <xQueueGenericSend+0x72>
 8003f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d101      	bne.n	8003f6a <xQueueGenericSend+0x76>
 8003f66:	2301      	movs	r3, #1
 8003f68:	e000      	b.n	8003f6c <xQueueGenericSend+0x78>
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10b      	bne.n	8003f88 <xQueueGenericSend+0x94>
	__asm volatile
 8003f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f74:	f383 8811 	msr	BASEPRI, r3
 8003f78:	f3bf 8f6f 	isb	sy
 8003f7c:	f3bf 8f4f 	dsb	sy
 8003f80:	623b      	str	r3, [r7, #32]
}
 8003f82:	bf00      	nop
 8003f84:	bf00      	nop
 8003f86:	e7fd      	b.n	8003f84 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003f88:	f001 fa06 	bl	8005398 <xTaskGetSchedulerState>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d102      	bne.n	8003f98 <xQueueGenericSend+0xa4>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d101      	bne.n	8003f9c <xQueueGenericSend+0xa8>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <xQueueGenericSend+0xaa>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10b      	bne.n	8003fba <xQueueGenericSend+0xc6>
	__asm volatile
 8003fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa6:	f383 8811 	msr	BASEPRI, r3
 8003faa:	f3bf 8f6f 	isb	sy
 8003fae:	f3bf 8f4f 	dsb	sy
 8003fb2:	61fb      	str	r3, [r7, #28]
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	e7fd      	b.n	8003fb6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003fba:	f001 fd45 	bl	8005a48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d302      	bcc.n	8003fd0 <xQueueGenericSend+0xdc>
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d129      	bne.n	8004024 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	68b9      	ldr	r1, [r7, #8]
 8003fd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003fd6:	f000 fac9 	bl	800456c <prvCopyDataToQueue>
 8003fda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d010      	beq.n	8004006 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fe6:	3324      	adds	r3, #36	@ 0x24
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f001 f80f 	bl	800500c <xTaskRemoveFromEventList>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d013      	beq.n	800401c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ff4:	4b3f      	ldr	r3, [pc, #252]	@ (80040f4 <xQueueGenericSend+0x200>)
 8003ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ffa:	601a      	str	r2, [r3, #0]
 8003ffc:	f3bf 8f4f 	dsb	sy
 8004000:	f3bf 8f6f 	isb	sy
 8004004:	e00a      	b.n	800401c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004008:	2b00      	cmp	r3, #0
 800400a:	d007      	beq.n	800401c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800400c:	4b39      	ldr	r3, [pc, #228]	@ (80040f4 <xQueueGenericSend+0x200>)
 800400e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800401c:	f001 fd46 	bl	8005aac <vPortExitCritical>
				return pdPASS;
 8004020:	2301      	movs	r3, #1
 8004022:	e063      	b.n	80040ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d103      	bne.n	8004032 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800402a:	f001 fd3f 	bl	8005aac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800402e:	2300      	movs	r3, #0
 8004030:	e05c      	b.n	80040ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004034:	2b00      	cmp	r3, #0
 8004036:	d106      	bne.n	8004046 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004038:	f107 0314 	add.w	r3, r7, #20
 800403c:	4618      	mov	r0, r3
 800403e:	f001 f849 	bl	80050d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004042:	2301      	movs	r3, #1
 8004044:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004046:	f001 fd31 	bl	8005aac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800404a:	f000 fdef 	bl	8004c2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800404e:	f001 fcfb 	bl	8005a48 <vPortEnterCritical>
 8004052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004054:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004058:	b25b      	sxtb	r3, r3
 800405a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405e:	d103      	bne.n	8004068 <xQueueGenericSend+0x174>
 8004060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004062:	2200      	movs	r2, #0
 8004064:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800406e:	b25b      	sxtb	r3, r3
 8004070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004074:	d103      	bne.n	800407e <xQueueGenericSend+0x18a>
 8004076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004078:	2200      	movs	r2, #0
 800407a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800407e:	f001 fd15 	bl	8005aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004082:	1d3a      	adds	r2, r7, #4
 8004084:	f107 0314 	add.w	r3, r7, #20
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f001 f838 	bl	8005100 <xTaskCheckForTimeOut>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d124      	bne.n	80040e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004096:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004098:	f000 fb60 	bl	800475c <prvIsQueueFull>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d018      	beq.n	80040d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80040a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a4:	3310      	adds	r3, #16
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	4611      	mov	r1, r2
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 ff88 	bl	8004fc0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80040b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040b2:	f000 faeb 	bl	800468c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80040b6:	f000 fdc7 	bl	8004c48 <xTaskResumeAll>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f47f af7c 	bne.w	8003fba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80040c2:	4b0c      	ldr	r3, [pc, #48]	@ (80040f4 <xQueueGenericSend+0x200>)
 80040c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	f3bf 8f4f 	dsb	sy
 80040ce:	f3bf 8f6f 	isb	sy
 80040d2:	e772      	b.n	8003fba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80040d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040d6:	f000 fad9 	bl	800468c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80040da:	f000 fdb5 	bl	8004c48 <xTaskResumeAll>
 80040de:	e76c      	b.n	8003fba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80040e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80040e2:	f000 fad3 	bl	800468c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80040e6:	f000 fdaf 	bl	8004c48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80040ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3738      	adds	r7, #56	@ 0x38
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	e000ed04 	.word	0xe000ed04

080040f8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b08e      	sub	sp, #56	@ 0x38
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10b      	bne.n	8004124 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800410c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004110:	f383 8811 	msr	BASEPRI, r3
 8004114:	f3bf 8f6f 	isb	sy
 8004118:	f3bf 8f4f 	dsb	sy
 800411c:	623b      	str	r3, [r7, #32]
}
 800411e:	bf00      	nop
 8004120:	bf00      	nop
 8004122:	e7fd      	b.n	8004120 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00b      	beq.n	8004144 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800412c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004130:	f383 8811 	msr	BASEPRI, r3
 8004134:	f3bf 8f6f 	isb	sy
 8004138:	f3bf 8f4f 	dsb	sy
 800413c:	61fb      	str	r3, [r7, #28]
}
 800413e:	bf00      	nop
 8004140:	bf00      	nop
 8004142:	e7fd      	b.n	8004140 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d103      	bne.n	8004154 <xQueueGiveFromISR+0x5c>
 800414c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d101      	bne.n	8004158 <xQueueGiveFromISR+0x60>
 8004154:	2301      	movs	r3, #1
 8004156:	e000      	b.n	800415a <xQueueGiveFromISR+0x62>
 8004158:	2300      	movs	r3, #0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d10b      	bne.n	8004176 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800415e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004162:	f383 8811 	msr	BASEPRI, r3
 8004166:	f3bf 8f6f 	isb	sy
 800416a:	f3bf 8f4f 	dsb	sy
 800416e:	61bb      	str	r3, [r7, #24]
}
 8004170:	bf00      	nop
 8004172:	bf00      	nop
 8004174:	e7fd      	b.n	8004172 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004176:	f001 fd47 	bl	8005c08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800417a:	f3ef 8211 	mrs	r2, BASEPRI
 800417e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004182:	f383 8811 	msr	BASEPRI, r3
 8004186:	f3bf 8f6f 	isb	sy
 800418a:	f3bf 8f4f 	dsb	sy
 800418e:	617a      	str	r2, [r7, #20]
 8004190:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004192:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004194:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800419c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800419e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d22b      	bcs.n	80041fe <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80041a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80041ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80041b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b2:	1c5a      	adds	r2, r3, #1
 80041b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041b6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80041b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80041bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c0:	d112      	bne.n	80041e8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80041c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d016      	beq.n	80041f8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80041ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041cc:	3324      	adds	r3, #36	@ 0x24
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 ff1c 	bl	800500c <xTaskRemoveFromEventList>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00e      	beq.n	80041f8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d00b      	beq.n	80041f8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	2201      	movs	r2, #1
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	e007      	b.n	80041f8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80041e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041ec:	3301      	adds	r3, #1
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	b25a      	sxtb	r2, r3
 80041f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80041f8:	2301      	movs	r3, #1
 80041fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80041fc:	e001      	b.n	8004202 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80041fe:	2300      	movs	r3, #0
 8004200:	637b      	str	r3, [r7, #52]	@ 0x34
 8004202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004204:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800420c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004210:	4618      	mov	r0, r3
 8004212:	3738      	adds	r7, #56	@ 0x38
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b08e      	sub	sp, #56	@ 0x38
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004222:	2300      	movs	r3, #0
 8004224:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800422a:	2300      	movs	r3, #0
 800422c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800422e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004230:	2b00      	cmp	r3, #0
 8004232:	d10b      	bne.n	800424c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004238:	f383 8811 	msr	BASEPRI, r3
 800423c:	f3bf 8f6f 	isb	sy
 8004240:	f3bf 8f4f 	dsb	sy
 8004244:	623b      	str	r3, [r7, #32]
}
 8004246:	bf00      	nop
 8004248:	bf00      	nop
 800424a:	e7fd      	b.n	8004248 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800424c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800424e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004250:	2b00      	cmp	r3, #0
 8004252:	d00b      	beq.n	800426c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004258:	f383 8811 	msr	BASEPRI, r3
 800425c:	f3bf 8f6f 	isb	sy
 8004260:	f3bf 8f4f 	dsb	sy
 8004264:	61fb      	str	r3, [r7, #28]
}
 8004266:	bf00      	nop
 8004268:	bf00      	nop
 800426a:	e7fd      	b.n	8004268 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800426c:	f001 f894 	bl	8005398 <xTaskGetSchedulerState>
 8004270:	4603      	mov	r3, r0
 8004272:	2b00      	cmp	r3, #0
 8004274:	d102      	bne.n	800427c <xQueueSemaphoreTake+0x64>
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d101      	bne.n	8004280 <xQueueSemaphoreTake+0x68>
 800427c:	2301      	movs	r3, #1
 800427e:	e000      	b.n	8004282 <xQueueSemaphoreTake+0x6a>
 8004280:	2300      	movs	r3, #0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10b      	bne.n	800429e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800428a:	f383 8811 	msr	BASEPRI, r3
 800428e:	f3bf 8f6f 	isb	sy
 8004292:	f3bf 8f4f 	dsb	sy
 8004296:	61bb      	str	r3, [r7, #24]
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop
 800429c:	e7fd      	b.n	800429a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800429e:	f001 fbd3 	bl	8005a48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80042a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80042a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d024      	beq.n	80042f8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80042ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b0:	1e5a      	subs	r2, r3, #1
 80042b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80042b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d104      	bne.n	80042c8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80042be:	f001 fa17 	bl	80056f0 <pvTaskIncrementMutexHeldCount>
 80042c2:	4602      	mov	r2, r0
 80042c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80042c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00f      	beq.n	80042f0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80042d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d2:	3310      	adds	r3, #16
 80042d4:	4618      	mov	r0, r3
 80042d6:	f000 fe99 	bl	800500c <xTaskRemoveFromEventList>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d007      	beq.n	80042f0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80042e0:	4b54      	ldr	r3, [pc, #336]	@ (8004434 <xQueueSemaphoreTake+0x21c>)
 80042e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042e6:	601a      	str	r2, [r3, #0]
 80042e8:	f3bf 8f4f 	dsb	sy
 80042ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80042f0:	f001 fbdc 	bl	8005aac <vPortExitCritical>
				return pdPASS;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e098      	b.n	800442a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d112      	bne.n	8004324 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80042fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004300:	2b00      	cmp	r3, #0
 8004302:	d00b      	beq.n	800431c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004308:	f383 8811 	msr	BASEPRI, r3
 800430c:	f3bf 8f6f 	isb	sy
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	617b      	str	r3, [r7, #20]
}
 8004316:	bf00      	nop
 8004318:	bf00      	nop
 800431a:	e7fd      	b.n	8004318 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800431c:	f001 fbc6 	bl	8005aac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004320:	2300      	movs	r3, #0
 8004322:	e082      	b.n	800442a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800432a:	f107 030c 	add.w	r3, r7, #12
 800432e:	4618      	mov	r0, r3
 8004330:	f000 fed0 	bl	80050d4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004334:	2301      	movs	r3, #1
 8004336:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004338:	f001 fbb8 	bl	8005aac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800433c:	f000 fc76 	bl	8004c2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004340:	f001 fb82 	bl	8005a48 <vPortEnterCritical>
 8004344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004346:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800434a:	b25b      	sxtb	r3, r3
 800434c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004350:	d103      	bne.n	800435a <xQueueSemaphoreTake+0x142>
 8004352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004354:	2200      	movs	r2, #0
 8004356:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800435a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800435c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004360:	b25b      	sxtb	r3, r3
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d103      	bne.n	8004370 <xQueueSemaphoreTake+0x158>
 8004368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004370:	f001 fb9c 	bl	8005aac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004374:	463a      	mov	r2, r7
 8004376:	f107 030c 	add.w	r3, r7, #12
 800437a:	4611      	mov	r1, r2
 800437c:	4618      	mov	r0, r3
 800437e:	f000 febf 	bl	8005100 <xTaskCheckForTimeOut>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d132      	bne.n	80043ee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004388:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800438a:	f000 f9d1 	bl	8004730 <prvIsQueueEmpty>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d026      	beq.n	80043e2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d109      	bne.n	80043b0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800439c:	f001 fb54 	bl	8005a48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80043a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f001 f815 	bl	80053d4 <xTaskPriorityInherit>
 80043aa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80043ac:	f001 fb7e 	bl	8005aac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80043b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043b2:	3324      	adds	r3, #36	@ 0x24
 80043b4:	683a      	ldr	r2, [r7, #0]
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fe01 	bl	8004fc0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80043be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043c0:	f000 f964 	bl	800468c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80043c4:	f000 fc40 	bl	8004c48 <xTaskResumeAll>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	f47f af67 	bne.w	800429e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80043d0:	4b18      	ldr	r3, [pc, #96]	@ (8004434 <xQueueSemaphoreTake+0x21c>)
 80043d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	f3bf 8f4f 	dsb	sy
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	e75d      	b.n	800429e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80043e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043e4:	f000 f952 	bl	800468c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043e8:	f000 fc2e 	bl	8004c48 <xTaskResumeAll>
 80043ec:	e757      	b.n	800429e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80043ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043f0:	f000 f94c 	bl	800468c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80043f4:	f000 fc28 	bl	8004c48 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80043f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043fa:	f000 f999 	bl	8004730 <prvIsQueueEmpty>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	f43f af4c 	beq.w	800429e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00d      	beq.n	8004428 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800440c:	f001 fb1c 	bl	8005a48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004410:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004412:	f000 f893 	bl	800453c <prvGetDisinheritPriorityAfterTimeout>
 8004416:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800441e:	4618      	mov	r0, r3
 8004420:	f001 f8d6 	bl	80055d0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004424:	f001 fb42 	bl	8005aac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004428:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800442a:	4618      	mov	r0, r3
 800442c:	3738      	adds	r7, #56	@ 0x38
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	e000ed04 	.word	0xe000ed04

08004438 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b08e      	sub	sp, #56	@ 0x38
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444a:	2b00      	cmp	r3, #0
 800444c:	d10b      	bne.n	8004466 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800444e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004452:	f383 8811 	msr	BASEPRI, r3
 8004456:	f3bf 8f6f 	isb	sy
 800445a:	f3bf 8f4f 	dsb	sy
 800445e:	623b      	str	r3, [r7, #32]
}
 8004460:	bf00      	nop
 8004462:	bf00      	nop
 8004464:	e7fd      	b.n	8004462 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d103      	bne.n	8004474 <xQueueReceiveFromISR+0x3c>
 800446c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800446e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <xQueueReceiveFromISR+0x40>
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <xQueueReceiveFromISR+0x42>
 8004478:	2300      	movs	r3, #0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d10b      	bne.n	8004496 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800447e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004482:	f383 8811 	msr	BASEPRI, r3
 8004486:	f3bf 8f6f 	isb	sy
 800448a:	f3bf 8f4f 	dsb	sy
 800448e:	61fb      	str	r3, [r7, #28]
}
 8004490:	bf00      	nop
 8004492:	bf00      	nop
 8004494:	e7fd      	b.n	8004492 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004496:	f001 fbb7 	bl	8005c08 <vPortValidateInterruptPriority>
	__asm volatile
 800449a:	f3ef 8211 	mrs	r2, BASEPRI
 800449e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a2:	f383 8811 	msr	BASEPRI, r3
 80044a6:	f3bf 8f6f 	isb	sy
 80044aa:	f3bf 8f4f 	dsb	sy
 80044ae:	61ba      	str	r2, [r7, #24]
 80044b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80044b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d02f      	beq.n	8004522 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80044c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80044d0:	f000 f8b6 	bl	8004640 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80044d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d6:	1e5a      	subs	r2, r3, #1
 80044d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80044dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80044e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e4:	d112      	bne.n	800450c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d016      	beq.n	800451c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f0:	3310      	adds	r3, #16
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fd8a 	bl	800500c <xTaskRemoveFromEventList>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00e      	beq.n	800451c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00b      	beq.n	800451c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	601a      	str	r2, [r3, #0]
 800450a:	e007      	b.n	800451c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800450c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004510:	3301      	adds	r3, #1
 8004512:	b2db      	uxtb	r3, r3
 8004514:	b25a      	sxtb	r2, r3
 8004516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004518:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800451c:	2301      	movs	r3, #1
 800451e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004520:	e001      	b.n	8004526 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004522:	2300      	movs	r3, #0
 8004524:	637b      	str	r3, [r7, #52]	@ 0x34
 8004526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004528:	613b      	str	r3, [r7, #16]
	__asm volatile
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	f383 8811 	msr	BASEPRI, r3
}
 8004530:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004532:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004534:	4618      	mov	r0, r3
 8004536:	3738      	adds	r7, #56	@ 0x38
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}

0800453c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800453c:	b480      	push	{r7}
 800453e:	b085      	sub	sp, #20
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	2b00      	cmp	r3, #0
 800454a:	d006      	beq.n	800455a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f1c3 0307 	rsb	r3, r3, #7
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	e001      	b.n	800455e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800455a:	2300      	movs	r3, #0
 800455c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800455e:	68fb      	ldr	r3, [r7, #12]
	}
 8004560:	4618      	mov	r0, r3
 8004562:	3714      	adds	r7, #20
 8004564:	46bd      	mov	sp, r7
 8004566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456a:	4770      	bx	lr

0800456c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b086      	sub	sp, #24
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004578:	2300      	movs	r3, #0
 800457a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004580:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004586:	2b00      	cmp	r3, #0
 8004588:	d10d      	bne.n	80045a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d14d      	bne.n	800462e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	4618      	mov	r0, r3
 8004598:	f000 ff92 	bl	80054c0 <xTaskPriorityDisinherit>
 800459c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	609a      	str	r2, [r3, #8]
 80045a4:	e043      	b.n	800462e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d119      	bne.n	80045e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6858      	ldr	r0, [r3, #4]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	461a      	mov	r2, r3
 80045b6:	68b9      	ldr	r1, [r7, #8]
 80045b8:	f002 f831 	bl	800661e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045c4:	441a      	add	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d32b      	bcc.n	800462e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	605a      	str	r2, [r3, #4]
 80045de:	e026      	b.n	800462e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	68d8      	ldr	r0, [r3, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e8:	461a      	mov	r2, r3
 80045ea:	68b9      	ldr	r1, [r7, #8]
 80045ec:	f002 f817 	bl	800661e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	68da      	ldr	r2, [r3, #12]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f8:	425b      	negs	r3, r3
 80045fa:	441a      	add	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d207      	bcs.n	800461c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004614:	425b      	negs	r3, r3
 8004616:	441a      	add	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b02      	cmp	r3, #2
 8004620:	d105      	bne.n	800462e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d002      	beq.n	800462e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	3b01      	subs	r3, #1
 800462c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004636:	697b      	ldr	r3, [r7, #20]
}
 8004638:	4618      	mov	r0, r3
 800463a:	3718      	adds	r7, #24
 800463c:	46bd      	mov	sp, r7
 800463e:	bd80      	pop	{r7, pc}

08004640 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b082      	sub	sp, #8
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464e:	2b00      	cmp	r3, #0
 8004650:	d018      	beq.n	8004684 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68da      	ldr	r2, [r3, #12]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465a:	441a      	add	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	429a      	cmp	r2, r3
 800466a:	d303      	bcc.n	8004674 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68d9      	ldr	r1, [r3, #12]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467c:	461a      	mov	r2, r3
 800467e:	6838      	ldr	r0, [r7, #0]
 8004680:	f001 ffcd 	bl	800661e <memcpy>
	}
}
 8004684:	bf00      	nop
 8004686:	3708      	adds	r7, #8
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004694:	f001 f9d8 	bl	8005a48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800469e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046a0:	e011      	b.n	80046c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d012      	beq.n	80046d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	3324      	adds	r3, #36	@ 0x24
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fcac 	bl	800500c <xTaskRemoveFromEventList>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d001      	beq.n	80046be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80046ba:	f000 fd85 	bl	80051c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046be:	7bfb      	ldrb	r3, [r7, #15]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	dce9      	bgt.n	80046a2 <prvUnlockQueue+0x16>
 80046ce:	e000      	b.n	80046d2 <prvUnlockQueue+0x46>
					break;
 80046d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	22ff      	movs	r2, #255	@ 0xff
 80046d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80046da:	f001 f9e7 	bl	8005aac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80046de:	f001 f9b3 	bl	8005a48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80046e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80046ea:	e011      	b.n	8004710 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d012      	beq.n	800471a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3310      	adds	r3, #16
 80046f8:	4618      	mov	r0, r3
 80046fa:	f000 fc87 	bl	800500c <xTaskRemoveFromEventList>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004704:	f000 fd60 	bl	80051c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004708:	7bbb      	ldrb	r3, [r7, #14]
 800470a:	3b01      	subs	r3, #1
 800470c:	b2db      	uxtb	r3, r3
 800470e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004710:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004714:	2b00      	cmp	r3, #0
 8004716:	dce9      	bgt.n	80046ec <prvUnlockQueue+0x60>
 8004718:	e000      	b.n	800471c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800471a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	22ff      	movs	r2, #255	@ 0xff
 8004720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004724:	f001 f9c2 	bl	8005aac <vPortExitCritical>
}
 8004728:	bf00      	nop
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004738:	f001 f986 	bl	8005a48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004740:	2b00      	cmp	r3, #0
 8004742:	d102      	bne.n	800474a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004744:	2301      	movs	r3, #1
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	e001      	b.n	800474e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800474e:	f001 f9ad 	bl	8005aac <vPortExitCritical>

	return xReturn;
 8004752:	68fb      	ldr	r3, [r7, #12]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004764:	f001 f970 	bl	8005a48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004770:	429a      	cmp	r2, r3
 8004772:	d102      	bne.n	800477a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004774:	2301      	movs	r3, #1
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	e001      	b.n	800477e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800477a:	2300      	movs	r3, #0
 800477c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800477e:	f001 f995 	bl	8005aac <vPortExitCritical>

	return xReturn;
 8004782:	68fb      	ldr	r3, [r7, #12]
}
 8004784:	4618      	mov	r0, r3
 8004786:	3710      	adds	r7, #16
 8004788:	46bd      	mov	sp, r7
 800478a:	bd80      	pop	{r7, pc}

0800478c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800478c:	b580      	push	{r7, lr}
 800478e:	b08e      	sub	sp, #56	@ 0x38
 8004790:	af04      	add	r7, sp, #16
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	607a      	str	r2, [r7, #4]
 8004798:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800479a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800479c:	2b00      	cmp	r3, #0
 800479e:	d10b      	bne.n	80047b8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80047a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a4:	f383 8811 	msr	BASEPRI, r3
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	f3bf 8f4f 	dsb	sy
 80047b0:	623b      	str	r3, [r7, #32]
}
 80047b2:	bf00      	nop
 80047b4:	bf00      	nop
 80047b6:	e7fd      	b.n	80047b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10b      	bne.n	80047d6 <xTaskCreateStatic+0x4a>
	__asm volatile
 80047be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	61fb      	str	r3, [r7, #28]
}
 80047d0:	bf00      	nop
 80047d2:	bf00      	nop
 80047d4:	e7fd      	b.n	80047d2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047d6:	23a0      	movs	r3, #160	@ 0xa0
 80047d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	2ba0      	cmp	r3, #160	@ 0xa0
 80047de:	d00b      	beq.n	80047f8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80047e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e4:	f383 8811 	msr	BASEPRI, r3
 80047e8:	f3bf 8f6f 	isb	sy
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	61bb      	str	r3, [r7, #24]
}
 80047f2:	bf00      	nop
 80047f4:	bf00      	nop
 80047f6:	e7fd      	b.n	80047f4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80047f8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d01e      	beq.n	800483e <xTaskCreateStatic+0xb2>
 8004800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004802:	2b00      	cmp	r3, #0
 8004804:	d01b      	beq.n	800483e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800480a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800480e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004812:	2202      	movs	r2, #2
 8004814:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004818:	2300      	movs	r3, #0
 800481a:	9303      	str	r3, [sp, #12]
 800481c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481e:	9302      	str	r3, [sp, #8]
 8004820:	f107 0314 	add.w	r3, r7, #20
 8004824:	9301      	str	r3, [sp, #4]
 8004826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	68b9      	ldr	r1, [r7, #8]
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 f851 	bl	80048d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004836:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004838:	f000 f8ee 	bl	8004a18 <prvAddNewTaskToReadyList>
 800483c:	e001      	b.n	8004842 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800483e:	2300      	movs	r3, #0
 8004840:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004842:	697b      	ldr	r3, [r7, #20]
	}
 8004844:	4618      	mov	r0, r3
 8004846:	3728      	adds	r7, #40	@ 0x28
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800484c:	b580      	push	{r7, lr}
 800484e:	b08c      	sub	sp, #48	@ 0x30
 8004850:	af04      	add	r7, sp, #16
 8004852:	60f8      	str	r0, [r7, #12]
 8004854:	60b9      	str	r1, [r7, #8]
 8004856:	603b      	str	r3, [r7, #0]
 8004858:	4613      	mov	r3, r2
 800485a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800485c:	88fb      	ldrh	r3, [r7, #6]
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	4618      	mov	r0, r3
 8004862:	f001 fa13 	bl	8005c8c <pvPortMalloc>
 8004866:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00e      	beq.n	800488c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800486e:	20a0      	movs	r0, #160	@ 0xa0
 8004870:	f001 fa0c 	bl	8005c8c <pvPortMalloc>
 8004874:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	631a      	str	r2, [r3, #48]	@ 0x30
 8004882:	e005      	b.n	8004890 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004884:	6978      	ldr	r0, [r7, #20]
 8004886:	f001 facf 	bl	8005e28 <vPortFree>
 800488a:	e001      	b.n	8004890 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800488c:	2300      	movs	r3, #0
 800488e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d017      	beq.n	80048c6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	2200      	movs	r2, #0
 800489a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800489e:	88fa      	ldrh	r2, [r7, #6]
 80048a0:	2300      	movs	r3, #0
 80048a2:	9303      	str	r3, [sp, #12]
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	9302      	str	r3, [sp, #8]
 80048a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048aa:	9301      	str	r3, [sp, #4]
 80048ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	68b9      	ldr	r1, [r7, #8]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 f80f 	bl	80048d8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048ba:	69f8      	ldr	r0, [r7, #28]
 80048bc:	f000 f8ac 	bl	8004a18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048c0:	2301      	movs	r3, #1
 80048c2:	61bb      	str	r3, [r7, #24]
 80048c4:	e002      	b.n	80048cc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048c6:	f04f 33ff 	mov.w	r3, #4294967295
 80048ca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80048cc:	69bb      	ldr	r3, [r7, #24]
	}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3720      	adds	r7, #32
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
	...

080048d8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b088      	sub	sp, #32
 80048dc:	af00      	add	r7, sp, #0
 80048de:	60f8      	str	r0, [r7, #12]
 80048e0:	60b9      	str	r1, [r7, #8]
 80048e2:	607a      	str	r2, [r7, #4]
 80048e4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80048e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80048f0:	3b01      	subs	r3, #1
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	f023 0307 	bic.w	r3, r3, #7
 80048fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	f003 0307 	and.w	r3, r3, #7
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00b      	beq.n	8004922 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	617b      	str	r3, [r7, #20]
}
 800491c:	bf00      	nop
 800491e:	bf00      	nop
 8004920:	e7fd      	b.n	800491e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d01f      	beq.n	8004968 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004928:	2300      	movs	r3, #0
 800492a:	61fb      	str	r3, [r7, #28]
 800492c:	e012      	b.n	8004954 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	4413      	add	r3, r2
 8004934:	7819      	ldrb	r1, [r3, #0]
 8004936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	4413      	add	r3, r2
 800493c:	3334      	adds	r3, #52	@ 0x34
 800493e:	460a      	mov	r2, r1
 8004940:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	69fb      	ldr	r3, [r7, #28]
 8004946:	4413      	add	r3, r2
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d006      	beq.n	800495c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	3301      	adds	r3, #1
 8004952:	61fb      	str	r3, [r7, #28]
 8004954:	69fb      	ldr	r3, [r7, #28]
 8004956:	2b0f      	cmp	r3, #15
 8004958:	d9e9      	bls.n	800492e <prvInitialiseNewTask+0x56>
 800495a:	e000      	b.n	800495e <prvInitialiseNewTask+0x86>
			{
				break;
 800495c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800495e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004966:	e003      	b.n	8004970 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004972:	2b06      	cmp	r3, #6
 8004974:	d901      	bls.n	800497a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004976:	2306      	movs	r3, #6
 8004978:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800497a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800497c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800497e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004982:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004988:	2200      	movs	r2, #0
 800498a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800498c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498e:	3304      	adds	r3, #4
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff f8d9 	bl	8003b48 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004998:	3318      	adds	r3, #24
 800499a:	4618      	mov	r0, r3
 800499c:	f7ff f8d4 	bl	8003b48 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049a4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a8:	f1c3 0207 	rsb	r2, r3, #7
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049b4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b8:	2200      	movs	r2, #0
 80049ba:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80049be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80049c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c8:	334c      	adds	r3, #76	@ 0x4c
 80049ca:	224c      	movs	r2, #76	@ 0x4c
 80049cc:	2100      	movs	r1, #0
 80049ce:	4618      	mov	r0, r3
 80049d0:	f001 fd54 	bl	800647c <memset>
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	4a0d      	ldr	r2, [pc, #52]	@ (8004a0c <prvInitialiseNewTask+0x134>)
 80049d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80049da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004a10 <prvInitialiseNewTask+0x138>)
 80049de:	655a      	str	r2, [r3, #84]	@ 0x54
 80049e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e2:	4a0c      	ldr	r2, [pc, #48]	@ (8004a14 <prvInitialiseNewTask+0x13c>)
 80049e4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	68f9      	ldr	r1, [r7, #12]
 80049ea:	69b8      	ldr	r0, [r7, #24]
 80049ec:	f000 fefa 	bl	80057e4 <pxPortInitialiseStack>
 80049f0:	4602      	mov	r2, r0
 80049f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80049f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d002      	beq.n	8004a02 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80049fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a02:	bf00      	nop
 8004a04:	3720      	adds	r7, #32
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	2000420c 	.word	0x2000420c
 8004a10:	20004274 	.word	0x20004274
 8004a14:	200042dc 	.word	0x200042dc

08004a18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a20:	f001 f812 	bl	8005a48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a24:	4b2a      	ldr	r3, [pc, #168]	@ (8004ad0 <prvAddNewTaskToReadyList+0xb8>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	4a29      	ldr	r2, [pc, #164]	@ (8004ad0 <prvAddNewTaskToReadyList+0xb8>)
 8004a2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a2e:	4b29      	ldr	r3, [pc, #164]	@ (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d109      	bne.n	8004a4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a36:	4a27      	ldr	r2, [pc, #156]	@ (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a3c:	4b24      	ldr	r3, [pc, #144]	@ (8004ad0 <prvAddNewTaskToReadyList+0xb8>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d110      	bne.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a44:	f000 fbe4 	bl	8005210 <prvInitialiseTaskLists>
 8004a48:	e00d      	b.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a4a:	4b23      	ldr	r3, [pc, #140]	@ (8004ad8 <prvAddNewTaskToReadyList+0xc0>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d109      	bne.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a52:	4b20      	ldr	r3, [pc, #128]	@ (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d802      	bhi.n	8004a66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004a60:	4a1c      	ldr	r2, [pc, #112]	@ (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004a66:	4b1d      	ldr	r3, [pc, #116]	@ (8004adc <prvAddNewTaskToReadyList+0xc4>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	4a1b      	ldr	r2, [pc, #108]	@ (8004adc <prvAddNewTaskToReadyList+0xc4>)
 8004a6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a74:	2201      	movs	r2, #1
 8004a76:	409a      	lsls	r2, r3
 8004a78:	4b19      	ldr	r3, [pc, #100]	@ (8004ae0 <prvAddNewTaskToReadyList+0xc8>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	4a18      	ldr	r2, [pc, #96]	@ (8004ae0 <prvAddNewTaskToReadyList+0xc8>)
 8004a80:	6013      	str	r3, [r2, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a86:	4613      	mov	r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	4413      	add	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4a15      	ldr	r2, [pc, #84]	@ (8004ae4 <prvAddNewTaskToReadyList+0xcc>)
 8004a90:	441a      	add	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3304      	adds	r3, #4
 8004a96:	4619      	mov	r1, r3
 8004a98:	4610      	mov	r0, r2
 8004a9a:	f7ff f862 	bl	8003b62 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a9e:	f001 f805 	bl	8005aac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad8 <prvAddNewTaskToReadyList+0xc0>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00e      	beq.n	8004ac8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <prvAddNewTaskToReadyList+0xbc>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d207      	bcs.n	8004ac8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae8 <prvAddNewTaskToReadyList+0xd0>)
 8004aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004abe:	601a      	str	r2, [r3, #0]
 8004ac0:	f3bf 8f4f 	dsb	sy
 8004ac4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ac8:	bf00      	nop
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	200005b8 	.word	0x200005b8
 8004ad4:	200004b8 	.word	0x200004b8
 8004ad8:	200005c4 	.word	0x200005c4
 8004adc:	200005d4 	.word	0x200005d4
 8004ae0:	200005c0 	.word	0x200005c0
 8004ae4:	200004bc 	.word	0x200004bc
 8004ae8:	e000ed04 	.word	0xe000ed04

08004aec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004af4:	2300      	movs	r3, #0
 8004af6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d018      	beq.n	8004b30 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004afe:	4b14      	ldr	r3, [pc, #80]	@ (8004b50 <vTaskDelay+0x64>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00b      	beq.n	8004b1e <vTaskDelay+0x32>
	__asm volatile
 8004b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b0a:	f383 8811 	msr	BASEPRI, r3
 8004b0e:	f3bf 8f6f 	isb	sy
 8004b12:	f3bf 8f4f 	dsb	sy
 8004b16:	60bb      	str	r3, [r7, #8]
}
 8004b18:	bf00      	nop
 8004b1a:	bf00      	nop
 8004b1c:	e7fd      	b.n	8004b1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b1e:	f000 f885 	bl	8004c2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b22:	2100      	movs	r1, #0
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fdf7 	bl	8005718 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b2a:	f000 f88d 	bl	8004c48 <xTaskResumeAll>
 8004b2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d107      	bne.n	8004b46 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <vTaskDelay+0x68>)
 8004b38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b46:	bf00      	nop
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	200005e0 	.word	0x200005e0
 8004b54:	e000ed04 	.word	0xe000ed04

08004b58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b08a      	sub	sp, #40	@ 0x28
 8004b5c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004b62:	2300      	movs	r3, #0
 8004b64:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004b66:	463a      	mov	r2, r7
 8004b68:	1d39      	adds	r1, r7, #4
 8004b6a:	f107 0308 	add.w	r3, r7, #8
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f7fc f80c 	bl	8000b8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004b74:	6839      	ldr	r1, [r7, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68ba      	ldr	r2, [r7, #8]
 8004b7a:	9202      	str	r2, [sp, #8]
 8004b7c:	9301      	str	r3, [sp, #4]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	2300      	movs	r3, #0
 8004b84:	460a      	mov	r2, r1
 8004b86:	4921      	ldr	r1, [pc, #132]	@ (8004c0c <vTaskStartScheduler+0xb4>)
 8004b88:	4821      	ldr	r0, [pc, #132]	@ (8004c10 <vTaskStartScheduler+0xb8>)
 8004b8a:	f7ff fdff 	bl	800478c <xTaskCreateStatic>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	4a20      	ldr	r2, [pc, #128]	@ (8004c14 <vTaskStartScheduler+0xbc>)
 8004b92:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004b94:	4b1f      	ldr	r3, [pc, #124]	@ (8004c14 <vTaskStartScheduler+0xbc>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d002      	beq.n	8004ba2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	e001      	b.n	8004ba6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d11b      	bne.n	8004be4 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bb0:	f383 8811 	msr	BASEPRI, r3
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	613b      	str	r3, [r7, #16]
}
 8004bbe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004bc0:	4b15      	ldr	r3, [pc, #84]	@ (8004c18 <vTaskStartScheduler+0xc0>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	334c      	adds	r3, #76	@ 0x4c
 8004bc6:	4a15      	ldr	r2, [pc, #84]	@ (8004c1c <vTaskStartScheduler+0xc4>)
 8004bc8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004bca:	4b15      	ldr	r3, [pc, #84]	@ (8004c20 <vTaskStartScheduler+0xc8>)
 8004bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8004bd0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004bd2:	4b14      	ldr	r3, [pc, #80]	@ (8004c24 <vTaskStartScheduler+0xcc>)
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004bd8:	4b13      	ldr	r3, [pc, #76]	@ (8004c28 <vTaskStartScheduler+0xd0>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004bde:	f000 fe8f 	bl	8005900 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004be2:	e00f      	b.n	8004c04 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bea:	d10b      	bne.n	8004c04 <vTaskStartScheduler+0xac>
	__asm volatile
 8004bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf0:	f383 8811 	msr	BASEPRI, r3
 8004bf4:	f3bf 8f6f 	isb	sy
 8004bf8:	f3bf 8f4f 	dsb	sy
 8004bfc:	60fb      	str	r3, [r7, #12]
}
 8004bfe:	bf00      	nop
 8004c00:	bf00      	nop
 8004c02:	e7fd      	b.n	8004c00 <vTaskStartScheduler+0xa8>
}
 8004c04:	bf00      	nop
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	08007120 	.word	0x08007120
 8004c10:	080051e1 	.word	0x080051e1
 8004c14:	200005dc 	.word	0x200005dc
 8004c18:	200004b8 	.word	0x200004b8
 8004c1c:	20000020 	.word	0x20000020
 8004c20:	200005d8 	.word	0x200005d8
 8004c24:	200005c4 	.word	0x200005c4
 8004c28:	200005bc 	.word	0x200005bc

08004c2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c30:	4b04      	ldr	r3, [pc, #16]	@ (8004c44 <vTaskSuspendAll+0x18>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	3301      	adds	r3, #1
 8004c36:	4a03      	ldr	r2, [pc, #12]	@ (8004c44 <vTaskSuspendAll+0x18>)
 8004c38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c3a:	bf00      	nop
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	200005e0 	.word	0x200005e0

08004c48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004c52:	2300      	movs	r3, #0
 8004c54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004c56:	4b42      	ldr	r3, [pc, #264]	@ (8004d60 <xTaskResumeAll+0x118>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10b      	bne.n	8004c76 <xTaskResumeAll+0x2e>
	__asm volatile
 8004c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c62:	f383 8811 	msr	BASEPRI, r3
 8004c66:	f3bf 8f6f 	isb	sy
 8004c6a:	f3bf 8f4f 	dsb	sy
 8004c6e:	603b      	str	r3, [r7, #0]
}
 8004c70:	bf00      	nop
 8004c72:	bf00      	nop
 8004c74:	e7fd      	b.n	8004c72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004c76:	f000 fee7 	bl	8005a48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004c7a:	4b39      	ldr	r3, [pc, #228]	@ (8004d60 <xTaskResumeAll+0x118>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	4a37      	ldr	r2, [pc, #220]	@ (8004d60 <xTaskResumeAll+0x118>)
 8004c82:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c84:	4b36      	ldr	r3, [pc, #216]	@ (8004d60 <xTaskResumeAll+0x118>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d161      	bne.n	8004d50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004c8c:	4b35      	ldr	r3, [pc, #212]	@ (8004d64 <xTaskResumeAll+0x11c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d05d      	beq.n	8004d50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004c94:	e02e      	b.n	8004cf4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c96:	4b34      	ldr	r3, [pc, #208]	@ (8004d68 <xTaskResumeAll+0x120>)
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	3318      	adds	r3, #24
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f7fe ffba 	bl	8003c1c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	3304      	adds	r3, #4
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7fe ffb5 	bl	8003c1c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	409a      	lsls	r2, r3
 8004cba:	4b2c      	ldr	r3, [pc, #176]	@ (8004d6c <xTaskResumeAll+0x124>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	4a2a      	ldr	r2, [pc, #168]	@ (8004d6c <xTaskResumeAll+0x124>)
 8004cc2:	6013      	str	r3, [r2, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cc8:	4613      	mov	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4a27      	ldr	r2, [pc, #156]	@ (8004d70 <xTaskResumeAll+0x128>)
 8004cd2:	441a      	add	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	3304      	adds	r3, #4
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4610      	mov	r0, r2
 8004cdc:	f7fe ff41 	bl	8003b62 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ce4:	4b23      	ldr	r3, [pc, #140]	@ (8004d74 <xTaskResumeAll+0x12c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d302      	bcc.n	8004cf4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004cee:	4b22      	ldr	r3, [pc, #136]	@ (8004d78 <xTaskResumeAll+0x130>)
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cf4:	4b1c      	ldr	r3, [pc, #112]	@ (8004d68 <xTaskResumeAll+0x120>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1cc      	bne.n	8004c96 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d02:	f000 fb29 	bl	8005358 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d06:	4b1d      	ldr	r3, [pc, #116]	@ (8004d7c <xTaskResumeAll+0x134>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d010      	beq.n	8004d34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d12:	f000 f837 	bl	8004d84 <xTaskIncrementTick>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d002      	beq.n	8004d22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004d1c:	4b16      	ldr	r3, [pc, #88]	@ (8004d78 <xTaskResumeAll+0x130>)
 8004d1e:	2201      	movs	r2, #1
 8004d20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d1f1      	bne.n	8004d12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004d2e:	4b13      	ldr	r3, [pc, #76]	@ (8004d7c <xTaskResumeAll+0x134>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d34:	4b10      	ldr	r3, [pc, #64]	@ (8004d78 <xTaskResumeAll+0x130>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d009      	beq.n	8004d50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004d40:	4b0f      	ldr	r3, [pc, #60]	@ (8004d80 <xTaskResumeAll+0x138>)
 8004d42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d46:	601a      	str	r2, [r3, #0]
 8004d48:	f3bf 8f4f 	dsb	sy
 8004d4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d50:	f000 feac 	bl	8005aac <vPortExitCritical>

	return xAlreadyYielded;
 8004d54:	68bb      	ldr	r3, [r7, #8]
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	200005e0 	.word	0x200005e0
 8004d64:	200005b8 	.word	0x200005b8
 8004d68:	20000578 	.word	0x20000578
 8004d6c:	200005c0 	.word	0x200005c0
 8004d70:	200004bc 	.word	0x200004bc
 8004d74:	200004b8 	.word	0x200004b8
 8004d78:	200005cc 	.word	0x200005cc
 8004d7c:	200005c8 	.word	0x200005c8
 8004d80:	e000ed04 	.word	0xe000ed04

08004d84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004d8e:	4b4f      	ldr	r3, [pc, #316]	@ (8004ecc <xTaskIncrementTick+0x148>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f040 808f 	bne.w	8004eb6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004d98:	4b4d      	ldr	r3, [pc, #308]	@ (8004ed0 <xTaskIncrementTick+0x14c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004da0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ed0 <xTaskIncrementTick+0x14c>)
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d121      	bne.n	8004df0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004dac:	4b49      	ldr	r3, [pc, #292]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d00b      	beq.n	8004dce <xTaskIncrementTick+0x4a>
	__asm volatile
 8004db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dba:	f383 8811 	msr	BASEPRI, r3
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	f3bf 8f4f 	dsb	sy
 8004dc6:	603b      	str	r3, [r7, #0]
}
 8004dc8:	bf00      	nop
 8004dca:	bf00      	nop
 8004dcc:	e7fd      	b.n	8004dca <xTaskIncrementTick+0x46>
 8004dce:	4b41      	ldr	r3, [pc, #260]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	4b40      	ldr	r3, [pc, #256]	@ (8004ed8 <xTaskIncrementTick+0x154>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dda:	6013      	str	r3, [r2, #0]
 8004ddc:	4a3e      	ldr	r2, [pc, #248]	@ (8004ed8 <xTaskIncrementTick+0x154>)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6013      	str	r3, [r2, #0]
 8004de2:	4b3e      	ldr	r3, [pc, #248]	@ (8004edc <xTaskIncrementTick+0x158>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	3301      	adds	r3, #1
 8004de8:	4a3c      	ldr	r2, [pc, #240]	@ (8004edc <xTaskIncrementTick+0x158>)
 8004dea:	6013      	str	r3, [r2, #0]
 8004dec:	f000 fab4 	bl	8005358 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004df0:	4b3b      	ldr	r3, [pc, #236]	@ (8004ee0 <xTaskIncrementTick+0x15c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d348      	bcc.n	8004e8c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004dfa:	4b36      	ldr	r3, [pc, #216]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d104      	bne.n	8004e0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e04:	4b36      	ldr	r3, [pc, #216]	@ (8004ee0 <xTaskIncrementTick+0x15c>)
 8004e06:	f04f 32ff 	mov.w	r2, #4294967295
 8004e0a:	601a      	str	r2, [r3, #0]
					break;
 8004e0c:	e03e      	b.n	8004e8c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e0e:	4b31      	ldr	r3, [pc, #196]	@ (8004ed4 <xTaskIncrementTick+0x150>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d203      	bcs.n	8004e2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004e26:	4a2e      	ldr	r2, [pc, #184]	@ (8004ee0 <xTaskIncrementTick+0x15c>)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004e2c:	e02e      	b.n	8004e8c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	3304      	adds	r3, #4
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe fef2 	bl	8003c1c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004e38:	68bb      	ldr	r3, [r7, #8]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d004      	beq.n	8004e4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	3318      	adds	r3, #24
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7fe fee9 	bl	8003c1c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4e:	2201      	movs	r2, #1
 8004e50:	409a      	lsls	r2, r3
 8004e52:	4b24      	ldr	r3, [pc, #144]	@ (8004ee4 <xTaskIncrementTick+0x160>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	4a22      	ldr	r2, [pc, #136]	@ (8004ee4 <xTaskIncrementTick+0x160>)
 8004e5a:	6013      	str	r3, [r2, #0]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e60:	4613      	mov	r3, r2
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4413      	add	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	4a1f      	ldr	r2, [pc, #124]	@ (8004ee8 <xTaskIncrementTick+0x164>)
 8004e6a:	441a      	add	r2, r3
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	3304      	adds	r3, #4
 8004e70:	4619      	mov	r1, r3
 8004e72:	4610      	mov	r0, r2
 8004e74:	f7fe fe75 	bl	8003b62 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004eec <xTaskIncrementTick+0x168>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d3b9      	bcc.n	8004dfa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004e86:	2301      	movs	r3, #1
 8004e88:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e8a:	e7b6      	b.n	8004dfa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004e8c:	4b17      	ldr	r3, [pc, #92]	@ (8004eec <xTaskIncrementTick+0x168>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e92:	4915      	ldr	r1, [pc, #84]	@ (8004ee8 <xTaskIncrementTick+0x164>)
 8004e94:	4613      	mov	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d901      	bls.n	8004ea8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004ea8:	4b11      	ldr	r3, [pc, #68]	@ (8004ef0 <xTaskIncrementTick+0x16c>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d007      	beq.n	8004ec0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	617b      	str	r3, [r7, #20]
 8004eb4:	e004      	b.n	8004ec0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004eb6:	4b0f      	ldr	r3, [pc, #60]	@ (8004ef4 <xTaskIncrementTick+0x170>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef4 <xTaskIncrementTick+0x170>)
 8004ebe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004ec0:	697b      	ldr	r3, [r7, #20]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	200005e0 	.word	0x200005e0
 8004ed0:	200005bc 	.word	0x200005bc
 8004ed4:	20000570 	.word	0x20000570
 8004ed8:	20000574 	.word	0x20000574
 8004edc:	200005d0 	.word	0x200005d0
 8004ee0:	200005d8 	.word	0x200005d8
 8004ee4:	200005c0 	.word	0x200005c0
 8004ee8:	200004bc 	.word	0x200004bc
 8004eec:	200004b8 	.word	0x200004b8
 8004ef0:	200005cc 	.word	0x200005cc
 8004ef4:	200005c8 	.word	0x200005c8

08004ef8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004efe:	4b2a      	ldr	r3, [pc, #168]	@ (8004fa8 <vTaskSwitchContext+0xb0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f06:	4b29      	ldr	r3, [pc, #164]	@ (8004fac <vTaskSwitchContext+0xb4>)
 8004f08:	2201      	movs	r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f0c:	e045      	b.n	8004f9a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004f0e:	4b27      	ldr	r3, [pc, #156]	@ (8004fac <vTaskSwitchContext+0xb4>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f14:	4b26      	ldr	r3, [pc, #152]	@ (8004fb0 <vTaskSwitchContext+0xb8>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	fab3 f383 	clz	r3, r3
 8004f20:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004f22:	7afb      	ldrb	r3, [r7, #11]
 8004f24:	f1c3 031f 	rsb	r3, r3, #31
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	4922      	ldr	r1, [pc, #136]	@ (8004fb4 <vTaskSwitchContext+0xbc>)
 8004f2c:	697a      	ldr	r2, [r7, #20]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	440b      	add	r3, r1
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10b      	bne.n	8004f56 <vTaskSwitchContext+0x5e>
	__asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	607b      	str	r3, [r7, #4]
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	e7fd      	b.n	8004f52 <vTaskSwitchContext+0x5a>
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4413      	add	r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4a14      	ldr	r2, [pc, #80]	@ (8004fb4 <vTaskSwitchContext+0xbc>)
 8004f62:	4413      	add	r3, r2
 8004f64:	613b      	str	r3, [r7, #16]
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	693b      	ldr	r3, [r7, #16]
 8004f6e:	605a      	str	r2, [r3, #4]
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	3308      	adds	r3, #8
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d104      	bne.n	8004f86 <vTaskSwitchContext+0x8e>
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	685a      	ldr	r2, [r3, #4]
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	605a      	str	r2, [r3, #4]
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8004fb8 <vTaskSwitchContext+0xc0>)
 8004f8e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004f90:	4b09      	ldr	r3, [pc, #36]	@ (8004fb8 <vTaskSwitchContext+0xc0>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	334c      	adds	r3, #76	@ 0x4c
 8004f96:	4a09      	ldr	r2, [pc, #36]	@ (8004fbc <vTaskSwitchContext+0xc4>)
 8004f98:	6013      	str	r3, [r2, #0]
}
 8004f9a:	bf00      	nop
 8004f9c:	371c      	adds	r7, #28
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	200005e0 	.word	0x200005e0
 8004fac:	200005cc 	.word	0x200005cc
 8004fb0:	200005c0 	.word	0x200005c0
 8004fb4:	200004bc 	.word	0x200004bc
 8004fb8:	200004b8 	.word	0x200004b8
 8004fbc:	20000020 	.word	0x20000020

08004fc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b084      	sub	sp, #16
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
 8004fc8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10b      	bne.n	8004fe8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd4:	f383 8811 	msr	BASEPRI, r3
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	60fb      	str	r3, [r7, #12]
}
 8004fe2:	bf00      	nop
 8004fe4:	bf00      	nop
 8004fe6:	e7fd      	b.n	8004fe4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004fe8:	4b07      	ldr	r3, [pc, #28]	@ (8005008 <vTaskPlaceOnEventList+0x48>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	3318      	adds	r3, #24
 8004fee:	4619      	mov	r1, r3
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7fe fdda 	bl	8003baa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ff6:	2101      	movs	r1, #1
 8004ff8:	6838      	ldr	r0, [r7, #0]
 8004ffa:	f000 fb8d 	bl	8005718 <prvAddCurrentTaskToDelayedList>
}
 8004ffe:	bf00      	nop
 8005000:	3710      	adds	r7, #16
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	200004b8 	.word	0x200004b8

0800500c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10b      	bne.n	800503a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005026:	f383 8811 	msr	BASEPRI, r3
 800502a:	f3bf 8f6f 	isb	sy
 800502e:	f3bf 8f4f 	dsb	sy
 8005032:	60fb      	str	r3, [r7, #12]
}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	e7fd      	b.n	8005036 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	3318      	adds	r3, #24
 800503e:	4618      	mov	r0, r3
 8005040:	f7fe fdec 	bl	8003c1c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005044:	4b1d      	ldr	r3, [pc, #116]	@ (80050bc <xTaskRemoveFromEventList+0xb0>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d11c      	bne.n	8005086 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	3304      	adds	r3, #4
 8005050:	4618      	mov	r0, r3
 8005052:	f7fe fde3 	bl	8003c1c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800505a:	2201      	movs	r2, #1
 800505c:	409a      	lsls	r2, r3
 800505e:	4b18      	ldr	r3, [pc, #96]	@ (80050c0 <xTaskRemoveFromEventList+0xb4>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4313      	orrs	r3, r2
 8005064:	4a16      	ldr	r2, [pc, #88]	@ (80050c0 <xTaskRemoveFromEventList+0xb4>)
 8005066:	6013      	str	r3, [r2, #0]
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800506c:	4613      	mov	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4a13      	ldr	r2, [pc, #76]	@ (80050c4 <xTaskRemoveFromEventList+0xb8>)
 8005076:	441a      	add	r2, r3
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	3304      	adds	r3, #4
 800507c:	4619      	mov	r1, r3
 800507e:	4610      	mov	r0, r2
 8005080:	f7fe fd6f 	bl	8003b62 <vListInsertEnd>
 8005084:	e005      	b.n	8005092 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005086:	693b      	ldr	r3, [r7, #16]
 8005088:	3318      	adds	r3, #24
 800508a:	4619      	mov	r1, r3
 800508c:	480e      	ldr	r0, [pc, #56]	@ (80050c8 <xTaskRemoveFromEventList+0xbc>)
 800508e:	f7fe fd68 	bl	8003b62 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005096:	4b0d      	ldr	r3, [pc, #52]	@ (80050cc <xTaskRemoveFromEventList+0xc0>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509c:	429a      	cmp	r2, r3
 800509e:	d905      	bls.n	80050ac <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80050a0:	2301      	movs	r3, #1
 80050a2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80050a4:	4b0a      	ldr	r3, [pc, #40]	@ (80050d0 <xTaskRemoveFromEventList+0xc4>)
 80050a6:	2201      	movs	r2, #1
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	e001      	b.n	80050b0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80050b0:	697b      	ldr	r3, [r7, #20]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	200005e0 	.word	0x200005e0
 80050c0:	200005c0 	.word	0x200005c0
 80050c4:	200004bc 	.word	0x200004bc
 80050c8:	20000578 	.word	0x20000578
 80050cc:	200004b8 	.word	0x200004b8
 80050d0:	200005cc 	.word	0x200005cc

080050d4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050dc:	4b06      	ldr	r3, [pc, #24]	@ (80050f8 <vTaskInternalSetTimeOutState+0x24>)
 80050de:	681a      	ldr	r2, [r3, #0]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050e4:	4b05      	ldr	r3, [pc, #20]	@ (80050fc <vTaskInternalSetTimeOutState+0x28>)
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	605a      	str	r2, [r3, #4]
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr
 80050f8:	200005d0 	.word	0x200005d0
 80050fc:	200005bc 	.word	0x200005bc

08005100 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b088      	sub	sp, #32
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10b      	bne.n	8005128 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	613b      	str	r3, [r7, #16]
}
 8005122:	bf00      	nop
 8005124:	bf00      	nop
 8005126:	e7fd      	b.n	8005124 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10b      	bne.n	8005146 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	60fb      	str	r3, [r7, #12]
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005146:	f000 fc7f 	bl	8005a48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800514a:	4b1d      	ldr	r3, [pc, #116]	@ (80051c0 <xTaskCheckForTimeOut+0xc0>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	69ba      	ldr	r2, [r7, #24]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005162:	d102      	bne.n	800516a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005164:	2300      	movs	r3, #0
 8005166:	61fb      	str	r3, [r7, #28]
 8005168:	e023      	b.n	80051b2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	4b15      	ldr	r3, [pc, #84]	@ (80051c4 <xTaskCheckForTimeOut+0xc4>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	429a      	cmp	r2, r3
 8005174:	d007      	beq.n	8005186 <xTaskCheckForTimeOut+0x86>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	429a      	cmp	r2, r3
 800517e:	d302      	bcc.n	8005186 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005180:	2301      	movs	r3, #1
 8005182:	61fb      	str	r3, [r7, #28]
 8005184:	e015      	b.n	80051b2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	429a      	cmp	r2, r3
 800518e:	d20b      	bcs.n	80051a8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	1ad2      	subs	r2, r2, r3
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f7ff ff99 	bl	80050d4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
 80051a6:	e004      	b.n	80051b2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2200      	movs	r2, #0
 80051ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80051ae:	2301      	movs	r3, #1
 80051b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80051b2:	f000 fc7b 	bl	8005aac <vPortExitCritical>

	return xReturn;
 80051b6:	69fb      	ldr	r3, [r7, #28]
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	3720      	adds	r7, #32
 80051bc:	46bd      	mov	sp, r7
 80051be:	bd80      	pop	{r7, pc}
 80051c0:	200005bc 	.word	0x200005bc
 80051c4:	200005d0 	.word	0x200005d0

080051c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80051cc:	4b03      	ldr	r3, [pc, #12]	@ (80051dc <vTaskMissedYield+0x14>)
 80051ce:	2201      	movs	r2, #1
 80051d0:	601a      	str	r2, [r3, #0]
}
 80051d2:	bf00      	nop
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr
 80051dc:	200005cc 	.word	0x200005cc

080051e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051e8:	f000 f852 	bl	8005290 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051ec:	4b06      	ldr	r3, [pc, #24]	@ (8005208 <prvIdleTask+0x28>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d9f9      	bls.n	80051e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80051f4:	4b05      	ldr	r3, [pc, #20]	@ (800520c <prvIdleTask+0x2c>)
 80051f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051fa:	601a      	str	r2, [r3, #0]
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005204:	e7f0      	b.n	80051e8 <prvIdleTask+0x8>
 8005206:	bf00      	nop
 8005208:	200004bc 	.word	0x200004bc
 800520c:	e000ed04 	.word	0xe000ed04

08005210 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005216:	2300      	movs	r3, #0
 8005218:	607b      	str	r3, [r7, #4]
 800521a:	e00c      	b.n	8005236 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4a12      	ldr	r2, [pc, #72]	@ (8005270 <prvInitialiseTaskLists+0x60>)
 8005228:	4413      	add	r3, r2
 800522a:	4618      	mov	r0, r3
 800522c:	f7fe fc6c 	bl	8003b08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	3301      	adds	r3, #1
 8005234:	607b      	str	r3, [r7, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b06      	cmp	r3, #6
 800523a:	d9ef      	bls.n	800521c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800523c:	480d      	ldr	r0, [pc, #52]	@ (8005274 <prvInitialiseTaskLists+0x64>)
 800523e:	f7fe fc63 	bl	8003b08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005242:	480d      	ldr	r0, [pc, #52]	@ (8005278 <prvInitialiseTaskLists+0x68>)
 8005244:	f7fe fc60 	bl	8003b08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005248:	480c      	ldr	r0, [pc, #48]	@ (800527c <prvInitialiseTaskLists+0x6c>)
 800524a:	f7fe fc5d 	bl	8003b08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800524e:	480c      	ldr	r0, [pc, #48]	@ (8005280 <prvInitialiseTaskLists+0x70>)
 8005250:	f7fe fc5a 	bl	8003b08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005254:	480b      	ldr	r0, [pc, #44]	@ (8005284 <prvInitialiseTaskLists+0x74>)
 8005256:	f7fe fc57 	bl	8003b08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800525a:	4b0b      	ldr	r3, [pc, #44]	@ (8005288 <prvInitialiseTaskLists+0x78>)
 800525c:	4a05      	ldr	r2, [pc, #20]	@ (8005274 <prvInitialiseTaskLists+0x64>)
 800525e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005260:	4b0a      	ldr	r3, [pc, #40]	@ (800528c <prvInitialiseTaskLists+0x7c>)
 8005262:	4a05      	ldr	r2, [pc, #20]	@ (8005278 <prvInitialiseTaskLists+0x68>)
 8005264:	601a      	str	r2, [r3, #0]
}
 8005266:	bf00      	nop
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	200004bc 	.word	0x200004bc
 8005274:	20000548 	.word	0x20000548
 8005278:	2000055c 	.word	0x2000055c
 800527c:	20000578 	.word	0x20000578
 8005280:	2000058c 	.word	0x2000058c
 8005284:	200005a4 	.word	0x200005a4
 8005288:	20000570 	.word	0x20000570
 800528c:	20000574 	.word	0x20000574

08005290 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005296:	e019      	b.n	80052cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005298:	f000 fbd6 	bl	8005a48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800529c:	4b10      	ldr	r3, [pc, #64]	@ (80052e0 <prvCheckTasksWaitingTermination+0x50>)
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	3304      	adds	r3, #4
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fe fcb7 	bl	8003c1c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052ae:	4b0d      	ldr	r3, [pc, #52]	@ (80052e4 <prvCheckTasksWaitingTermination+0x54>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	3b01      	subs	r3, #1
 80052b4:	4a0b      	ldr	r2, [pc, #44]	@ (80052e4 <prvCheckTasksWaitingTermination+0x54>)
 80052b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80052b8:	4b0b      	ldr	r3, [pc, #44]	@ (80052e8 <prvCheckTasksWaitingTermination+0x58>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3b01      	subs	r3, #1
 80052be:	4a0a      	ldr	r2, [pc, #40]	@ (80052e8 <prvCheckTasksWaitingTermination+0x58>)
 80052c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80052c2:	f000 fbf3 	bl	8005aac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f810 	bl	80052ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052cc:	4b06      	ldr	r3, [pc, #24]	@ (80052e8 <prvCheckTasksWaitingTermination+0x58>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1e1      	bne.n	8005298 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	2000058c 	.word	0x2000058c
 80052e4:	200005b8 	.word	0x200005b8
 80052e8:	200005a0 	.word	0x200005a0

080052ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	334c      	adds	r3, #76	@ 0x4c
 80052f8:	4618      	mov	r0, r3
 80052fa:	f001 f8d7 	bl	80064ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005304:	2b00      	cmp	r3, #0
 8005306:	d108      	bne.n	800531a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530c:	4618      	mov	r0, r3
 800530e:	f000 fd8b 	bl	8005e28 <vPortFree>
				vPortFree( pxTCB );
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fd88 	bl	8005e28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005318:	e019      	b.n	800534e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005320:	2b01      	cmp	r3, #1
 8005322:	d103      	bne.n	800532c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 fd7f 	bl	8005e28 <vPortFree>
	}
 800532a:	e010      	b.n	800534e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005332:	2b02      	cmp	r3, #2
 8005334:	d00b      	beq.n	800534e <prvDeleteTCB+0x62>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	60fb      	str	r3, [r7, #12]
}
 8005348:	bf00      	nop
 800534a:	bf00      	nop
 800534c:	e7fd      	b.n	800534a <prvDeleteTCB+0x5e>
	}
 800534e:	bf00      	nop
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800535e:	4b0c      	ldr	r3, [pc, #48]	@ (8005390 <prvResetNextTaskUnblockTime+0x38>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d104      	bne.n	8005372 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005368:	4b0a      	ldr	r3, [pc, #40]	@ (8005394 <prvResetNextTaskUnblockTime+0x3c>)
 800536a:	f04f 32ff 	mov.w	r2, #4294967295
 800536e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005370:	e008      	b.n	8005384 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005372:	4b07      	ldr	r3, [pc, #28]	@ (8005390 <prvResetNextTaskUnblockTime+0x38>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	4a04      	ldr	r2, [pc, #16]	@ (8005394 <prvResetNextTaskUnblockTime+0x3c>)
 8005382:	6013      	str	r3, [r2, #0]
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	20000570 	.word	0x20000570
 8005394:	200005d8 	.word	0x200005d8

08005398 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800539e:	4b0b      	ldr	r3, [pc, #44]	@ (80053cc <xTaskGetSchedulerState+0x34>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d102      	bne.n	80053ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053a6:	2301      	movs	r3, #1
 80053a8:	607b      	str	r3, [r7, #4]
 80053aa:	e008      	b.n	80053be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053ac:	4b08      	ldr	r3, [pc, #32]	@ (80053d0 <xTaskGetSchedulerState+0x38>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d102      	bne.n	80053ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80053b4:	2302      	movs	r3, #2
 80053b6:	607b      	str	r3, [r7, #4]
 80053b8:	e001      	b.n	80053be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80053ba:	2300      	movs	r3, #0
 80053bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80053be:	687b      	ldr	r3, [r7, #4]
	}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	200005c4 	.word	0x200005c4
 80053d0:	200005e0 	.word	0x200005e0

080053d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80053e0:	2300      	movs	r3, #0
 80053e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d05e      	beq.n	80054a8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ee:	4b31      	ldr	r3, [pc, #196]	@ (80054b4 <xTaskPriorityInherit+0xe0>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d24e      	bcs.n	8005496 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	699b      	ldr	r3, [r3, #24]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	db06      	blt.n	800540e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005400:	4b2c      	ldr	r3, [pc, #176]	@ (80054b4 <xTaskPriorityInherit+0xe0>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005406:	f1c3 0207 	rsb	r2, r3, #7
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	6959      	ldr	r1, [r3, #20]
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005416:	4613      	mov	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	009b      	lsls	r3, r3, #2
 800541e:	4a26      	ldr	r2, [pc, #152]	@ (80054b8 <xTaskPriorityInherit+0xe4>)
 8005420:	4413      	add	r3, r2
 8005422:	4299      	cmp	r1, r3
 8005424:	d12f      	bne.n	8005486 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	3304      	adds	r3, #4
 800542a:	4618      	mov	r0, r3
 800542c:	f7fe fbf6 	bl	8003c1c <uxListRemove>
 8005430:	4603      	mov	r3, r0
 8005432:	2b00      	cmp	r3, #0
 8005434:	d10a      	bne.n	800544c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543a:	2201      	movs	r2, #1
 800543c:	fa02 f303 	lsl.w	r3, r2, r3
 8005440:	43da      	mvns	r2, r3
 8005442:	4b1e      	ldr	r3, [pc, #120]	@ (80054bc <xTaskPriorityInherit+0xe8>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4013      	ands	r3, r2
 8005448:	4a1c      	ldr	r2, [pc, #112]	@ (80054bc <xTaskPriorityInherit+0xe8>)
 800544a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800544c:	4b19      	ldr	r3, [pc, #100]	@ (80054b4 <xTaskPriorityInherit+0xe0>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545a:	2201      	movs	r2, #1
 800545c:	409a      	lsls	r2, r3
 800545e:	4b17      	ldr	r3, [pc, #92]	@ (80054bc <xTaskPriorityInherit+0xe8>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4313      	orrs	r3, r2
 8005464:	4a15      	ldr	r2, [pc, #84]	@ (80054bc <xTaskPriorityInherit+0xe8>)
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800546c:	4613      	mov	r3, r2
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	4413      	add	r3, r2
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	4a10      	ldr	r2, [pc, #64]	@ (80054b8 <xTaskPriorityInherit+0xe4>)
 8005476:	441a      	add	r2, r3
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	3304      	adds	r3, #4
 800547c:	4619      	mov	r1, r3
 800547e:	4610      	mov	r0, r2
 8005480:	f7fe fb6f 	bl	8003b62 <vListInsertEnd>
 8005484:	e004      	b.n	8005490 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005486:	4b0b      	ldr	r3, [pc, #44]	@ (80054b4 <xTaskPriorityInherit+0xe0>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005490:	2301      	movs	r3, #1
 8005492:	60fb      	str	r3, [r7, #12]
 8005494:	e008      	b.n	80054a8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800549a:	4b06      	ldr	r3, [pc, #24]	@ (80054b4 <xTaskPriorityInherit+0xe0>)
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d201      	bcs.n	80054a8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80054a4:	2301      	movs	r3, #1
 80054a6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80054a8:	68fb      	ldr	r3, [r7, #12]
	}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	200004b8 	.word	0x200004b8
 80054b8:	200004bc 	.word	0x200004bc
 80054bc:	200005c0 	.word	0x200005c0

080054c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b086      	sub	sp, #24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80054cc:	2300      	movs	r3, #0
 80054ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d070      	beq.n	80055b8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80054d6:	4b3b      	ldr	r3, [pc, #236]	@ (80055c4 <xTaskPriorityDisinherit+0x104>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d00b      	beq.n	80054f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80054e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e4:	f383 8811 	msr	BASEPRI, r3
 80054e8:	f3bf 8f6f 	isb	sy
 80054ec:	f3bf 8f4f 	dsb	sy
 80054f0:	60fb      	str	r3, [r7, #12]
}
 80054f2:	bf00      	nop
 80054f4:	bf00      	nop
 80054f6:	e7fd      	b.n	80054f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10b      	bne.n	8005518 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	60bb      	str	r3, [r7, #8]
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	e7fd      	b.n	8005514 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800552a:	429a      	cmp	r2, r3
 800552c:	d044      	beq.n	80055b8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005532:	2b00      	cmp	r3, #0
 8005534:	d140      	bne.n	80055b8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	3304      	adds	r3, #4
 800553a:	4618      	mov	r0, r3
 800553c:	f7fe fb6e 	bl	8003c1c <uxListRemove>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d115      	bne.n	8005572 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800554a:	491f      	ldr	r1, [pc, #124]	@ (80055c8 <xTaskPriorityDisinherit+0x108>)
 800554c:	4613      	mov	r3, r2
 800554e:	009b      	lsls	r3, r3, #2
 8005550:	4413      	add	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	440b      	add	r3, r1
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d10a      	bne.n	8005572 <xTaskPriorityDisinherit+0xb2>
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005560:	2201      	movs	r2, #1
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	43da      	mvns	r2, r3
 8005568:	4b18      	ldr	r3, [pc, #96]	@ (80055cc <xTaskPriorityDisinherit+0x10c>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4013      	ands	r3, r2
 800556e:	4a17      	ldr	r2, [pc, #92]	@ (80055cc <xTaskPriorityDisinherit+0x10c>)
 8005570:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557e:	f1c3 0207 	rsb	r2, r3, #7
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558a:	2201      	movs	r2, #1
 800558c:	409a      	lsls	r2, r3
 800558e:	4b0f      	ldr	r3, [pc, #60]	@ (80055cc <xTaskPriorityDisinherit+0x10c>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4313      	orrs	r3, r2
 8005594:	4a0d      	ldr	r2, [pc, #52]	@ (80055cc <xTaskPriorityDisinherit+0x10c>)
 8005596:	6013      	str	r3, [r2, #0]
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800559c:	4613      	mov	r3, r2
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4413      	add	r3, r2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4a08      	ldr	r2, [pc, #32]	@ (80055c8 <xTaskPriorityDisinherit+0x108>)
 80055a6:	441a      	add	r2, r3
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	3304      	adds	r3, #4
 80055ac:	4619      	mov	r1, r3
 80055ae:	4610      	mov	r0, r2
 80055b0:	f7fe fad7 	bl	8003b62 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80055b4:	2301      	movs	r3, #1
 80055b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80055b8:	697b      	ldr	r3, [r7, #20]
	}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3718      	adds	r7, #24
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	200004b8 	.word	0x200004b8
 80055c8:	200004bc 	.word	0x200004bc
 80055cc:	200005c0 	.word	0x200005c0

080055d0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b088      	sub	sp, #32
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80055de:	2301      	movs	r3, #1
 80055e0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d079      	beq.n	80056dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10b      	bne.n	8005608 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80055f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f4:	f383 8811 	msr	BASEPRI, r3
 80055f8:	f3bf 8f6f 	isb	sy
 80055fc:	f3bf 8f4f 	dsb	sy
 8005600:	60fb      	str	r3, [r7, #12]
}
 8005602:	bf00      	nop
 8005604:	bf00      	nop
 8005606:	e7fd      	b.n	8005604 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d902      	bls.n	8005618 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	61fb      	str	r3, [r7, #28]
 8005616:	e002      	b.n	800561e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800561c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005622:	69fa      	ldr	r2, [r7, #28]
 8005624:	429a      	cmp	r2, r3
 8005626:	d059      	beq.n	80056dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	429a      	cmp	r2, r3
 8005630:	d154      	bne.n	80056dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005632:	4b2c      	ldr	r3, [pc, #176]	@ (80056e4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	69ba      	ldr	r2, [r7, #24]
 8005638:	429a      	cmp	r2, r3
 800563a:	d10b      	bne.n	8005654 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	60bb      	str	r3, [r7, #8]
}
 800564e:	bf00      	nop
 8005650:	bf00      	nop
 8005652:	e7fd      	b.n	8005650 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005658:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	69fa      	ldr	r2, [r7, #28]
 800565e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005660:	69bb      	ldr	r3, [r7, #24]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	2b00      	cmp	r3, #0
 8005666:	db04      	blt.n	8005672 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f1c3 0207 	rsb	r2, r3, #7
 800566e:	69bb      	ldr	r3, [r7, #24]
 8005670:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	6959      	ldr	r1, [r3, #20]
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4613      	mov	r3, r2
 800567a:	009b      	lsls	r3, r3, #2
 800567c:	4413      	add	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	4a19      	ldr	r2, [pc, #100]	@ (80056e8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005682:	4413      	add	r3, r2
 8005684:	4299      	cmp	r1, r3
 8005686:	d129      	bne.n	80056dc <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	3304      	adds	r3, #4
 800568c:	4618      	mov	r0, r3
 800568e:	f7fe fac5 	bl	8003c1c <uxListRemove>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d10a      	bne.n	80056ae <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569c:	2201      	movs	r2, #1
 800569e:	fa02 f303 	lsl.w	r3, r2, r3
 80056a2:	43da      	mvns	r2, r3
 80056a4:	4b11      	ldr	r3, [pc, #68]	@ (80056ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4013      	ands	r3, r2
 80056aa:	4a10      	ldr	r2, [pc, #64]	@ (80056ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80056ac:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b2:	2201      	movs	r2, #1
 80056b4:	409a      	lsls	r2, r3
 80056b6:	4b0d      	ldr	r3, [pc, #52]	@ (80056ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	4a0b      	ldr	r2, [pc, #44]	@ (80056ec <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80056be:	6013      	str	r3, [r2, #0]
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056c4:	4613      	mov	r3, r2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4413      	add	r3, r2
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	4a06      	ldr	r2, [pc, #24]	@ (80056e8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80056ce:	441a      	add	r2, r3
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	3304      	adds	r3, #4
 80056d4:	4619      	mov	r1, r3
 80056d6:	4610      	mov	r0, r2
 80056d8:	f7fe fa43 	bl	8003b62 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80056dc:	bf00      	nop
 80056de:	3720      	adds	r7, #32
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}
 80056e4:	200004b8 	.word	0x200004b8
 80056e8:	200004bc 	.word	0x200004bc
 80056ec:	200005c0 	.word	0x200005c0

080056f0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80056f4:	4b07      	ldr	r3, [pc, #28]	@ (8005714 <pvTaskIncrementMutexHeldCount+0x24>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d004      	beq.n	8005706 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80056fc:	4b05      	ldr	r3, [pc, #20]	@ (8005714 <pvTaskIncrementMutexHeldCount+0x24>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005702:	3201      	adds	r2, #1
 8005704:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005706:	4b03      	ldr	r3, [pc, #12]	@ (8005714 <pvTaskIncrementMutexHeldCount+0x24>)
 8005708:	681b      	ldr	r3, [r3, #0]
	}
 800570a:	4618      	mov	r0, r3
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr
 8005714:	200004b8 	.word	0x200004b8

08005718 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005722:	4b29      	ldr	r3, [pc, #164]	@ (80057c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005728:	4b28      	ldr	r3, [pc, #160]	@ (80057cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	3304      	adds	r3, #4
 800572e:	4618      	mov	r0, r3
 8005730:	f7fe fa74 	bl	8003c1c <uxListRemove>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d10b      	bne.n	8005752 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800573a:	4b24      	ldr	r3, [pc, #144]	@ (80057cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005740:	2201      	movs	r2, #1
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	43da      	mvns	r2, r3
 8005748:	4b21      	ldr	r3, [pc, #132]	@ (80057d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4013      	ands	r3, r2
 800574e:	4a20      	ldr	r2, [pc, #128]	@ (80057d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005750:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005758:	d10a      	bne.n	8005770 <prvAddCurrentTaskToDelayedList+0x58>
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d007      	beq.n	8005770 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005760:	4b1a      	ldr	r3, [pc, #104]	@ (80057cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3304      	adds	r3, #4
 8005766:	4619      	mov	r1, r3
 8005768:	481a      	ldr	r0, [pc, #104]	@ (80057d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800576a:	f7fe f9fa 	bl	8003b62 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800576e:	e026      	b.n	80057be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4413      	add	r3, r2
 8005776:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005778:	4b14      	ldr	r3, [pc, #80]	@ (80057cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68ba      	ldr	r2, [r7, #8]
 800577e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005780:	68ba      	ldr	r2, [r7, #8]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	429a      	cmp	r2, r3
 8005786:	d209      	bcs.n	800579c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005788:	4b13      	ldr	r3, [pc, #76]	@ (80057d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	4b0f      	ldr	r3, [pc, #60]	@ (80057cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	3304      	adds	r3, #4
 8005792:	4619      	mov	r1, r3
 8005794:	4610      	mov	r0, r2
 8005796:	f7fe fa08 	bl	8003baa <vListInsert>
}
 800579a:	e010      	b.n	80057be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800579c:	4b0f      	ldr	r3, [pc, #60]	@ (80057dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	4b0a      	ldr	r3, [pc, #40]	@ (80057cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3304      	adds	r3, #4
 80057a6:	4619      	mov	r1, r3
 80057a8:	4610      	mov	r0, r2
 80057aa:	f7fe f9fe 	bl	8003baa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80057ae:	4b0c      	ldr	r3, [pc, #48]	@ (80057e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68ba      	ldr	r2, [r7, #8]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d202      	bcs.n	80057be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80057b8:	4a09      	ldr	r2, [pc, #36]	@ (80057e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	6013      	str	r3, [r2, #0]
}
 80057be:	bf00      	nop
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	200005bc 	.word	0x200005bc
 80057cc:	200004b8 	.word	0x200004b8
 80057d0:	200005c0 	.word	0x200005c0
 80057d4:	200005a4 	.word	0x200005a4
 80057d8:	20000574 	.word	0x20000574
 80057dc:	20000570 	.word	0x20000570
 80057e0:	200005d8 	.word	0x200005d8

080057e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	3b04      	subs	r3, #4
 80057f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80057fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3b04      	subs	r3, #4
 8005802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	f023 0201 	bic.w	r2, r3, #1
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	3b04      	subs	r3, #4
 8005812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005814:	4a0c      	ldr	r2, [pc, #48]	@ (8005848 <pxPortInitialiseStack+0x64>)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3b14      	subs	r3, #20
 800581e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	3b04      	subs	r3, #4
 800582a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f06f 0202 	mvn.w	r2, #2
 8005832:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	3b20      	subs	r3, #32
 8005838:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800583a:	68fb      	ldr	r3, [r7, #12]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3714      	adds	r7, #20
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr
 8005848:	0800584d 	.word	0x0800584d

0800584c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800584c:	b480      	push	{r7}
 800584e:	b085      	sub	sp, #20
 8005850:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005852:	2300      	movs	r3, #0
 8005854:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005856:	4b13      	ldr	r3, [pc, #76]	@ (80058a4 <prvTaskExitError+0x58>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800585e:	d00b      	beq.n	8005878 <prvTaskExitError+0x2c>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	60fb      	str	r3, [r7, #12]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <prvTaskExitError+0x28>
	__asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	f383 8811 	msr	BASEPRI, r3
 8005880:	f3bf 8f6f 	isb	sy
 8005884:	f3bf 8f4f 	dsb	sy
 8005888:	60bb      	str	r3, [r7, #8]
}
 800588a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800588c:	bf00      	nop
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d0fc      	beq.n	800588e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20000010 	.word	0x20000010
	...

080058b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80058b0:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <pxCurrentTCBConst2>)
 80058b2:	6819      	ldr	r1, [r3, #0]
 80058b4:	6808      	ldr	r0, [r1, #0]
 80058b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ba:	f380 8809 	msr	PSP, r0
 80058be:	f3bf 8f6f 	isb	sy
 80058c2:	f04f 0000 	mov.w	r0, #0
 80058c6:	f380 8811 	msr	BASEPRI, r0
 80058ca:	4770      	bx	lr
 80058cc:	f3af 8000 	nop.w

080058d0 <pxCurrentTCBConst2>:
 80058d0:	200004b8 	.word	0x200004b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80058d4:	bf00      	nop
 80058d6:	bf00      	nop

080058d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80058d8:	4808      	ldr	r0, [pc, #32]	@ (80058fc <prvPortStartFirstTask+0x24>)
 80058da:	6800      	ldr	r0, [r0, #0]
 80058dc:	6800      	ldr	r0, [r0, #0]
 80058de:	f380 8808 	msr	MSP, r0
 80058e2:	f04f 0000 	mov.w	r0, #0
 80058e6:	f380 8814 	msr	CONTROL, r0
 80058ea:	b662      	cpsie	i
 80058ec:	b661      	cpsie	f
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	df00      	svc	0
 80058f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80058fa:	bf00      	nop
 80058fc:	e000ed08 	.word	0xe000ed08

08005900 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005906:	4b47      	ldr	r3, [pc, #284]	@ (8005a24 <xPortStartScheduler+0x124>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a47      	ldr	r2, [pc, #284]	@ (8005a28 <xPortStartScheduler+0x128>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d10b      	bne.n	8005928 <xPortStartScheduler+0x28>
	__asm volatile
 8005910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005914:	f383 8811 	msr	BASEPRI, r3
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	f3bf 8f4f 	dsb	sy
 8005920:	613b      	str	r3, [r7, #16]
}
 8005922:	bf00      	nop
 8005924:	bf00      	nop
 8005926:	e7fd      	b.n	8005924 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005928:	4b3e      	ldr	r3, [pc, #248]	@ (8005a24 <xPortStartScheduler+0x124>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a3f      	ldr	r2, [pc, #252]	@ (8005a2c <xPortStartScheduler+0x12c>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d10b      	bne.n	800594a <xPortStartScheduler+0x4a>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	60fb      	str	r3, [r7, #12]
}
 8005944:	bf00      	nop
 8005946:	bf00      	nop
 8005948:	e7fd      	b.n	8005946 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800594a:	4b39      	ldr	r3, [pc, #228]	@ (8005a30 <xPortStartScheduler+0x130>)
 800594c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	781b      	ldrb	r3, [r3, #0]
 8005952:	b2db      	uxtb	r3, r3
 8005954:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	22ff      	movs	r2, #255	@ 0xff
 800595a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	b2db      	uxtb	r3, r3
 8005962:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005964:	78fb      	ldrb	r3, [r7, #3]
 8005966:	b2db      	uxtb	r3, r3
 8005968:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800596c:	b2da      	uxtb	r2, r3
 800596e:	4b31      	ldr	r3, [pc, #196]	@ (8005a34 <xPortStartScheduler+0x134>)
 8005970:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005972:	4b31      	ldr	r3, [pc, #196]	@ (8005a38 <xPortStartScheduler+0x138>)
 8005974:	2207      	movs	r2, #7
 8005976:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005978:	e009      	b.n	800598e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800597a:	4b2f      	ldr	r3, [pc, #188]	@ (8005a38 <xPortStartScheduler+0x138>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	3b01      	subs	r3, #1
 8005980:	4a2d      	ldr	r2, [pc, #180]	@ (8005a38 <xPortStartScheduler+0x138>)
 8005982:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005984:	78fb      	ldrb	r3, [r7, #3]
 8005986:	b2db      	uxtb	r3, r3
 8005988:	005b      	lsls	r3, r3, #1
 800598a:	b2db      	uxtb	r3, r3
 800598c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800598e:	78fb      	ldrb	r3, [r7, #3]
 8005990:	b2db      	uxtb	r3, r3
 8005992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005996:	2b80      	cmp	r3, #128	@ 0x80
 8005998:	d0ef      	beq.n	800597a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800599a:	4b27      	ldr	r3, [pc, #156]	@ (8005a38 <xPortStartScheduler+0x138>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f1c3 0307 	rsb	r3, r3, #7
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	d00b      	beq.n	80059be <xPortStartScheduler+0xbe>
	__asm volatile
 80059a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	60bb      	str	r3, [r7, #8]
}
 80059b8:	bf00      	nop
 80059ba:	bf00      	nop
 80059bc:	e7fd      	b.n	80059ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80059be:	4b1e      	ldr	r3, [pc, #120]	@ (8005a38 <xPortStartScheduler+0x138>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	021b      	lsls	r3, r3, #8
 80059c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005a38 <xPortStartScheduler+0x138>)
 80059c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80059c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005a38 <xPortStartScheduler+0x138>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80059d0:	4a19      	ldr	r2, [pc, #100]	@ (8005a38 <xPortStartScheduler+0x138>)
 80059d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	b2da      	uxtb	r2, r3
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80059dc:	4b17      	ldr	r3, [pc, #92]	@ (8005a3c <xPortStartScheduler+0x13c>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a16      	ldr	r2, [pc, #88]	@ (8005a3c <xPortStartScheduler+0x13c>)
 80059e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80059e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80059e8:	4b14      	ldr	r3, [pc, #80]	@ (8005a3c <xPortStartScheduler+0x13c>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a13      	ldr	r2, [pc, #76]	@ (8005a3c <xPortStartScheduler+0x13c>)
 80059ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80059f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80059f4:	f000 f8da 	bl	8005bac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80059f8:	4b11      	ldr	r3, [pc, #68]	@ (8005a40 <xPortStartScheduler+0x140>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80059fe:	f000 f8f9 	bl	8005bf4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005a02:	4b10      	ldr	r3, [pc, #64]	@ (8005a44 <xPortStartScheduler+0x144>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a0f      	ldr	r2, [pc, #60]	@ (8005a44 <xPortStartScheduler+0x144>)
 8005a08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005a0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a0e:	f7ff ff63 	bl	80058d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a12:	f7ff fa71 	bl	8004ef8 <vTaskSwitchContext>
	prvTaskExitError();
 8005a16:	f7ff ff19 	bl	800584c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	e000ed00 	.word	0xe000ed00
 8005a28:	410fc271 	.word	0x410fc271
 8005a2c:	410fc270 	.word	0x410fc270
 8005a30:	e000e400 	.word	0xe000e400
 8005a34:	200005e4 	.word	0x200005e4
 8005a38:	200005e8 	.word	0x200005e8
 8005a3c:	e000ed20 	.word	0xe000ed20
 8005a40:	20000010 	.word	0x20000010
 8005a44:	e000ef34 	.word	0xe000ef34

08005a48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	607b      	str	r3, [r7, #4]
}
 8005a60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005a62:	4b10      	ldr	r3, [pc, #64]	@ (8005aa4 <vPortEnterCritical+0x5c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	3301      	adds	r3, #1
 8005a68:	4a0e      	ldr	r2, [pc, #56]	@ (8005aa4 <vPortEnterCritical+0x5c>)
 8005a6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005a6c:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa4 <vPortEnterCritical+0x5c>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d110      	bne.n	8005a96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005a74:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa8 <vPortEnterCritical+0x60>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00b      	beq.n	8005a96 <vPortEnterCritical+0x4e>
	__asm volatile
 8005a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a82:	f383 8811 	msr	BASEPRI, r3
 8005a86:	f3bf 8f6f 	isb	sy
 8005a8a:	f3bf 8f4f 	dsb	sy
 8005a8e:	603b      	str	r3, [r7, #0]
}
 8005a90:	bf00      	nop
 8005a92:	bf00      	nop
 8005a94:	e7fd      	b.n	8005a92 <vPortEnterCritical+0x4a>
	}
}
 8005a96:	bf00      	nop
 8005a98:	370c      	adds	r7, #12
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
 8005aa2:	bf00      	nop
 8005aa4:	20000010 	.word	0x20000010
 8005aa8:	e000ed04 	.word	0xe000ed04

08005aac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005ab2:	4b12      	ldr	r3, [pc, #72]	@ (8005afc <vPortExitCritical+0x50>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <vPortExitCritical+0x26>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	607b      	str	r3, [r7, #4]
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	e7fd      	b.n	8005ace <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005ad2:	4b0a      	ldr	r3, [pc, #40]	@ (8005afc <vPortExitCritical+0x50>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	4a08      	ldr	r2, [pc, #32]	@ (8005afc <vPortExitCritical+0x50>)
 8005ada:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005adc:	4b07      	ldr	r3, [pc, #28]	@ (8005afc <vPortExitCritical+0x50>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d105      	bne.n	8005af0 <vPortExitCritical+0x44>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	f383 8811 	msr	BASEPRI, r3
}
 8005aee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	20000010 	.word	0x20000010

08005b00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b00:	f3ef 8009 	mrs	r0, PSP
 8005b04:	f3bf 8f6f 	isb	sy
 8005b08:	4b15      	ldr	r3, [pc, #84]	@ (8005b60 <pxCurrentTCBConst>)
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	f01e 0f10 	tst.w	lr, #16
 8005b10:	bf08      	it	eq
 8005b12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005b16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b1a:	6010      	str	r0, [r2, #0]
 8005b1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005b20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005b24:	f380 8811 	msr	BASEPRI, r0
 8005b28:	f3bf 8f4f 	dsb	sy
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	f7ff f9e2 	bl	8004ef8 <vTaskSwitchContext>
 8005b34:	f04f 0000 	mov.w	r0, #0
 8005b38:	f380 8811 	msr	BASEPRI, r0
 8005b3c:	bc09      	pop	{r0, r3}
 8005b3e:	6819      	ldr	r1, [r3, #0]
 8005b40:	6808      	ldr	r0, [r1, #0]
 8005b42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b46:	f01e 0f10 	tst.w	lr, #16
 8005b4a:	bf08      	it	eq
 8005b4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005b50:	f380 8809 	msr	PSP, r0
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	f3af 8000 	nop.w

08005b60 <pxCurrentTCBConst>:
 8005b60:	200004b8 	.word	0x200004b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005b64:	bf00      	nop
 8005b66:	bf00      	nop

08005b68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
	__asm volatile
 8005b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b72:	f383 8811 	msr	BASEPRI, r3
 8005b76:	f3bf 8f6f 	isb	sy
 8005b7a:	f3bf 8f4f 	dsb	sy
 8005b7e:	607b      	str	r3, [r7, #4]
}
 8005b80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005b82:	f7ff f8ff 	bl	8004d84 <xTaskIncrementTick>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005b8c:	4b06      	ldr	r3, [pc, #24]	@ (8005ba8 <SysTick_Handler+0x40>)
 8005b8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b92:	601a      	str	r2, [r3, #0]
 8005b94:	2300      	movs	r3, #0
 8005b96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	f383 8811 	msr	BASEPRI, r3
}
 8005b9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005ba0:	bf00      	nop
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	e000ed04 	.word	0xe000ed04

08005bac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <vPortSetupTimerInterrupt+0x34>)
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005be4 <vPortSetupTimerInterrupt+0x38>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005be8 <vPortSetupTimerInterrupt+0x3c>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8005bec <vPortSetupTimerInterrupt+0x40>)
 8005bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc6:	099b      	lsrs	r3, r3, #6
 8005bc8:	4a09      	ldr	r2, [pc, #36]	@ (8005bf0 <vPortSetupTimerInterrupt+0x44>)
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005bce:	4b04      	ldr	r3, [pc, #16]	@ (8005be0 <vPortSetupTimerInterrupt+0x34>)
 8005bd0:	2207      	movs	r2, #7
 8005bd2:	601a      	str	r2, [r3, #0]
}
 8005bd4:	bf00      	nop
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	e000e010 	.word	0xe000e010
 8005be4:	e000e018 	.word	0xe000e018
 8005be8:	20000004 	.word	0x20000004
 8005bec:	10624dd3 	.word	0x10624dd3
 8005bf0:	e000e014 	.word	0xe000e014

08005bf4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005bf4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005c04 <vPortEnableVFP+0x10>
 8005bf8:	6801      	ldr	r1, [r0, #0]
 8005bfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005bfe:	6001      	str	r1, [r0, #0]
 8005c00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005c02:	bf00      	nop
 8005c04:	e000ed88 	.word	0xe000ed88

08005c08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005c08:	b480      	push	{r7}
 8005c0a:	b085      	sub	sp, #20
 8005c0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005c0e:	f3ef 8305 	mrs	r3, IPSR
 8005c12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b0f      	cmp	r3, #15
 8005c18:	d915      	bls.n	8005c46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c1a:	4a18      	ldr	r2, [pc, #96]	@ (8005c7c <vPortValidateInterruptPriority+0x74>)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	4413      	add	r3, r2
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005c24:	4b16      	ldr	r3, [pc, #88]	@ (8005c80 <vPortValidateInterruptPriority+0x78>)
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	7afa      	ldrb	r2, [r7, #11]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d20b      	bcs.n	8005c46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c32:	f383 8811 	msr	BASEPRI, r3
 8005c36:	f3bf 8f6f 	isb	sy
 8005c3a:	f3bf 8f4f 	dsb	sy
 8005c3e:	607b      	str	r3, [r7, #4]
}
 8005c40:	bf00      	nop
 8005c42:	bf00      	nop
 8005c44:	e7fd      	b.n	8005c42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005c46:	4b0f      	ldr	r3, [pc, #60]	@ (8005c84 <vPortValidateInterruptPriority+0x7c>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005c88 <vPortValidateInterruptPriority+0x80>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d90b      	bls.n	8005c6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5a:	f383 8811 	msr	BASEPRI, r3
 8005c5e:	f3bf 8f6f 	isb	sy
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	603b      	str	r3, [r7, #0]
}
 8005c68:	bf00      	nop
 8005c6a:	bf00      	nop
 8005c6c:	e7fd      	b.n	8005c6a <vPortValidateInterruptPriority+0x62>
	}
 8005c6e:	bf00      	nop
 8005c70:	3714      	adds	r7, #20
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	e000e3f0 	.word	0xe000e3f0
 8005c80:	200005e4 	.word	0x200005e4
 8005c84:	e000ed0c 	.word	0xe000ed0c
 8005c88:	200005e8 	.word	0x200005e8

08005c8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b08a      	sub	sp, #40	@ 0x28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005c94:	2300      	movs	r3, #0
 8005c96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005c98:	f7fe ffc8 	bl	8004c2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005c9c:	4b5c      	ldr	r3, [pc, #368]	@ (8005e10 <pvPortMalloc+0x184>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d101      	bne.n	8005ca8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ca4:	f000 f924 	bl	8005ef0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ca8:	4b5a      	ldr	r3, [pc, #360]	@ (8005e14 <pvPortMalloc+0x188>)
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	4013      	ands	r3, r2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f040 8095 	bne.w	8005de0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d01e      	beq.n	8005cfa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005cbc:	2208      	movs	r2, #8
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f003 0307 	and.w	r3, r3, #7
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d015      	beq.n	8005cfa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f023 0307 	bic.w	r3, r3, #7
 8005cd4:	3308      	adds	r3, #8
 8005cd6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d00b      	beq.n	8005cfa <pvPortMalloc+0x6e>
	__asm volatile
 8005ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce6:	f383 8811 	msr	BASEPRI, r3
 8005cea:	f3bf 8f6f 	isb	sy
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	617b      	str	r3, [r7, #20]
}
 8005cf4:	bf00      	nop
 8005cf6:	bf00      	nop
 8005cf8:	e7fd      	b.n	8005cf6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d06f      	beq.n	8005de0 <pvPortMalloc+0x154>
 8005d00:	4b45      	ldr	r3, [pc, #276]	@ (8005e18 <pvPortMalloc+0x18c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d86a      	bhi.n	8005de0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005d0a:	4b44      	ldr	r3, [pc, #272]	@ (8005e1c <pvPortMalloc+0x190>)
 8005d0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005d0e:	4b43      	ldr	r3, [pc, #268]	@ (8005e1c <pvPortMalloc+0x190>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d14:	e004      	b.n	8005d20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d903      	bls.n	8005d32 <pvPortMalloc+0xa6>
 8005d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1f1      	bne.n	8005d16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005d32:	4b37      	ldr	r3, [pc, #220]	@ (8005e10 <pvPortMalloc+0x184>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d38:	429a      	cmp	r2, r3
 8005d3a:	d051      	beq.n	8005de0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d3c:	6a3b      	ldr	r3, [r7, #32]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2208      	movs	r2, #8
 8005d42:	4413      	add	r3, r2
 8005d44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	6a3b      	ldr	r3, [r7, #32]
 8005d4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d50:	685a      	ldr	r2, [r3, #4]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	1ad2      	subs	r2, r2, r3
 8005d56:	2308      	movs	r3, #8
 8005d58:	005b      	lsls	r3, r3, #1
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d920      	bls.n	8005da0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4413      	add	r3, r2
 8005d64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	f003 0307 	and.w	r3, r3, #7
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d00b      	beq.n	8005d88 <pvPortMalloc+0xfc>
	__asm volatile
 8005d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d74:	f383 8811 	msr	BASEPRI, r3
 8005d78:	f3bf 8f6f 	isb	sy
 8005d7c:	f3bf 8f4f 	dsb	sy
 8005d80:	613b      	str	r3, [r7, #16]
}
 8005d82:	bf00      	nop
 8005d84:	bf00      	nop
 8005d86:	e7fd      	b.n	8005d84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	1ad2      	subs	r2, r2, r3
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005d9a:	69b8      	ldr	r0, [r7, #24]
 8005d9c:	f000 f90a 	bl	8005fb4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005da0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e18 <pvPortMalloc+0x18c>)
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	4a1b      	ldr	r2, [pc, #108]	@ (8005e18 <pvPortMalloc+0x18c>)
 8005dac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005dae:	4b1a      	ldr	r3, [pc, #104]	@ (8005e18 <pvPortMalloc+0x18c>)
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e20 <pvPortMalloc+0x194>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d203      	bcs.n	8005dc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005dba:	4b17      	ldr	r3, [pc, #92]	@ (8005e18 <pvPortMalloc+0x18c>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a18      	ldr	r2, [pc, #96]	@ (8005e20 <pvPortMalloc+0x194>)
 8005dc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	4b13      	ldr	r3, [pc, #76]	@ (8005e14 <pvPortMalloc+0x188>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005dd6:	4b13      	ldr	r3, [pc, #76]	@ (8005e24 <pvPortMalloc+0x198>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	3301      	adds	r3, #1
 8005ddc:	4a11      	ldr	r2, [pc, #68]	@ (8005e24 <pvPortMalloc+0x198>)
 8005dde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005de0:	f7fe ff32 	bl	8004c48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005de4:	69fb      	ldr	r3, [r7, #28]
 8005de6:	f003 0307 	and.w	r3, r3, #7
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00b      	beq.n	8005e06 <pvPortMalloc+0x17a>
	__asm volatile
 8005dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df2:	f383 8811 	msr	BASEPRI, r3
 8005df6:	f3bf 8f6f 	isb	sy
 8005dfa:	f3bf 8f4f 	dsb	sy
 8005dfe:	60fb      	str	r3, [r7, #12]
}
 8005e00:	bf00      	nop
 8005e02:	bf00      	nop
 8005e04:	e7fd      	b.n	8005e02 <pvPortMalloc+0x176>
	return pvReturn;
 8005e06:	69fb      	ldr	r3, [r7, #28]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3728      	adds	r7, #40	@ 0x28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	200041f4 	.word	0x200041f4
 8005e14:	20004208 	.word	0x20004208
 8005e18:	200041f8 	.word	0x200041f8
 8005e1c:	200041ec 	.word	0x200041ec
 8005e20:	200041fc 	.word	0x200041fc
 8005e24:	20004200 	.word	0x20004200

08005e28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d04f      	beq.n	8005eda <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005e3a:	2308      	movs	r3, #8
 8005e3c:	425b      	negs	r3, r3
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	4413      	add	r3, r2
 8005e42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	4b25      	ldr	r3, [pc, #148]	@ (8005ee4 <vPortFree+0xbc>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4013      	ands	r3, r2
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10b      	bne.n	8005e6e <vPortFree+0x46>
	__asm volatile
 8005e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	60fb      	str	r3, [r7, #12]
}
 8005e68:	bf00      	nop
 8005e6a:	bf00      	nop
 8005e6c:	e7fd      	b.n	8005e6a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00b      	beq.n	8005e8e <vPortFree+0x66>
	__asm volatile
 8005e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e7a:	f383 8811 	msr	BASEPRI, r3
 8005e7e:	f3bf 8f6f 	isb	sy
 8005e82:	f3bf 8f4f 	dsb	sy
 8005e86:	60bb      	str	r3, [r7, #8]
}
 8005e88:	bf00      	nop
 8005e8a:	bf00      	nop
 8005e8c:	e7fd      	b.n	8005e8a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	685a      	ldr	r2, [r3, #4]
 8005e92:	4b14      	ldr	r3, [pc, #80]	@ (8005ee4 <vPortFree+0xbc>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4013      	ands	r3, r2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d01e      	beq.n	8005eda <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d11a      	bne.n	8005eda <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	685a      	ldr	r2, [r3, #4]
 8005ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee4 <vPortFree+0xbc>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	43db      	mvns	r3, r3
 8005eae:	401a      	ands	r2, r3
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005eb4:	f7fe feba 	bl	8004c2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee8 <vPortFree+0xc0>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	4a09      	ldr	r2, [pc, #36]	@ (8005ee8 <vPortFree+0xc0>)
 8005ec4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ec6:	6938      	ldr	r0, [r7, #16]
 8005ec8:	f000 f874 	bl	8005fb4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005ecc:	4b07      	ldr	r3, [pc, #28]	@ (8005eec <vPortFree+0xc4>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	3301      	adds	r3, #1
 8005ed2:	4a06      	ldr	r2, [pc, #24]	@ (8005eec <vPortFree+0xc4>)
 8005ed4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005ed6:	f7fe feb7 	bl	8004c48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005eda:	bf00      	nop
 8005edc:	3718      	adds	r7, #24
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
 8005ee2:	bf00      	nop
 8005ee4:	20004208 	.word	0x20004208
 8005ee8:	200041f8 	.word	0x200041f8
 8005eec:	20004204 	.word	0x20004204

08005ef0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ef6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005efa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005efc:	4b27      	ldr	r3, [pc, #156]	@ (8005f9c <prvHeapInit+0xac>)
 8005efe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f003 0307 	and.w	r3, r3, #7
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00c      	beq.n	8005f24 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	3307      	adds	r3, #7
 8005f0e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f023 0307 	bic.w	r3, r3, #7
 8005f16:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8005f9c <prvHeapInit+0xac>)
 8005f20:	4413      	add	r3, r2
 8005f22:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f28:	4a1d      	ldr	r2, [pc, #116]	@ (8005fa0 <prvHeapInit+0xb0>)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa0 <prvHeapInit+0xb0>)
 8005f30:	2200      	movs	r2, #0
 8005f32:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	4413      	add	r3, r2
 8005f3a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005f3c:	2208      	movs	r2, #8
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	1a9b      	subs	r3, r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	f023 0307 	bic.w	r3, r3, #7
 8005f4a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	4a15      	ldr	r2, [pc, #84]	@ (8005fa4 <prvHeapInit+0xb4>)
 8005f50:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005f52:	4b14      	ldr	r3, [pc, #80]	@ (8005fa4 <prvHeapInit+0xb4>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2200      	movs	r2, #0
 8005f58:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005f5a:	4b12      	ldr	r3, [pc, #72]	@ (8005fa4 <prvHeapInit+0xb4>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	1ad2      	subs	r2, r2, r3
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005f70:	4b0c      	ldr	r3, [pc, #48]	@ (8005fa4 <prvHeapInit+0xb4>)
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	685b      	ldr	r3, [r3, #4]
 8005f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8005fa8 <prvHeapInit+0xb8>)
 8005f7e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	4a09      	ldr	r2, [pc, #36]	@ (8005fac <prvHeapInit+0xbc>)
 8005f86:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f88:	4b09      	ldr	r3, [pc, #36]	@ (8005fb0 <prvHeapInit+0xc0>)
 8005f8a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005f8e:	601a      	str	r2, [r3, #0]
}
 8005f90:	bf00      	nop
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	200005ec 	.word	0x200005ec
 8005fa0:	200041ec 	.word	0x200041ec
 8005fa4:	200041f4 	.word	0x200041f4
 8005fa8:	200041fc 	.word	0x200041fc
 8005fac:	200041f8 	.word	0x200041f8
 8005fb0:	20004208 	.word	0x20004208

08005fb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b085      	sub	sp, #20
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005fbc:	4b28      	ldr	r3, [pc, #160]	@ (8006060 <prvInsertBlockIntoFreeList+0xac>)
 8005fbe:	60fb      	str	r3, [r7, #12]
 8005fc0:	e002      	b.n	8005fc8 <prvInsertBlockIntoFreeList+0x14>
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	60fb      	str	r3, [r7, #12]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d8f7      	bhi.n	8005fc2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	4413      	add	r3, r2
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d108      	bne.n	8005ff6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	685a      	ldr	r2, [r3, #4]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	685b      	ldr	r3, [r3, #4]
 8005fec:	441a      	add	r2, r3
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	68ba      	ldr	r2, [r7, #8]
 8006000:	441a      	add	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d118      	bne.n	800603c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	4b15      	ldr	r3, [pc, #84]	@ (8006064 <prvInsertBlockIntoFreeList+0xb0>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d00d      	beq.n	8006032 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	685a      	ldr	r2, [r3, #4]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	441a      	add	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	601a      	str	r2, [r3, #0]
 8006030:	e008      	b.n	8006044 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006032:	4b0c      	ldr	r3, [pc, #48]	@ (8006064 <prvInsertBlockIntoFreeList+0xb0>)
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	e003      	b.n	8006044 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	429a      	cmp	r2, r3
 800604a:	d002      	beq.n	8006052 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	687a      	ldr	r2, [r7, #4]
 8006050:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006052:	bf00      	nop
 8006054:	3714      	adds	r7, #20
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	200041ec 	.word	0x200041ec
 8006064:	200041f4 	.word	0x200041f4

08006068 <std>:
 8006068:	2300      	movs	r3, #0
 800606a:	b510      	push	{r4, lr}
 800606c:	4604      	mov	r4, r0
 800606e:	e9c0 3300 	strd	r3, r3, [r0]
 8006072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006076:	6083      	str	r3, [r0, #8]
 8006078:	8181      	strh	r1, [r0, #12]
 800607a:	6643      	str	r3, [r0, #100]	@ 0x64
 800607c:	81c2      	strh	r2, [r0, #14]
 800607e:	6183      	str	r3, [r0, #24]
 8006080:	4619      	mov	r1, r3
 8006082:	2208      	movs	r2, #8
 8006084:	305c      	adds	r0, #92	@ 0x5c
 8006086:	f000 f9f9 	bl	800647c <memset>
 800608a:	4b0d      	ldr	r3, [pc, #52]	@ (80060c0 <std+0x58>)
 800608c:	6263      	str	r3, [r4, #36]	@ 0x24
 800608e:	4b0d      	ldr	r3, [pc, #52]	@ (80060c4 <std+0x5c>)
 8006090:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006092:	4b0d      	ldr	r3, [pc, #52]	@ (80060c8 <std+0x60>)
 8006094:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006096:	4b0d      	ldr	r3, [pc, #52]	@ (80060cc <std+0x64>)
 8006098:	6323      	str	r3, [r4, #48]	@ 0x30
 800609a:	4b0d      	ldr	r3, [pc, #52]	@ (80060d0 <std+0x68>)
 800609c:	6224      	str	r4, [r4, #32]
 800609e:	429c      	cmp	r4, r3
 80060a0:	d006      	beq.n	80060b0 <std+0x48>
 80060a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060a6:	4294      	cmp	r4, r2
 80060a8:	d002      	beq.n	80060b0 <std+0x48>
 80060aa:	33d0      	adds	r3, #208	@ 0xd0
 80060ac:	429c      	cmp	r4, r3
 80060ae:	d105      	bne.n	80060bc <std+0x54>
 80060b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b8:	f000 baae 	b.w	8006618 <__retarget_lock_init_recursive>
 80060bc:	bd10      	pop	{r4, pc}
 80060be:	bf00      	nop
 80060c0:	080062cd 	.word	0x080062cd
 80060c4:	080062ef 	.word	0x080062ef
 80060c8:	08006327 	.word	0x08006327
 80060cc:	0800634b 	.word	0x0800634b
 80060d0:	2000420c 	.word	0x2000420c

080060d4 <stdio_exit_handler>:
 80060d4:	4a02      	ldr	r2, [pc, #8]	@ (80060e0 <stdio_exit_handler+0xc>)
 80060d6:	4903      	ldr	r1, [pc, #12]	@ (80060e4 <stdio_exit_handler+0x10>)
 80060d8:	4803      	ldr	r0, [pc, #12]	@ (80060e8 <stdio_exit_handler+0x14>)
 80060da:	f000 b869 	b.w	80061b0 <_fwalk_sglue>
 80060de:	bf00      	nop
 80060e0:	20000014 	.word	0x20000014
 80060e4:	08006ed5 	.word	0x08006ed5
 80060e8:	20000024 	.word	0x20000024

080060ec <cleanup_stdio>:
 80060ec:	6841      	ldr	r1, [r0, #4]
 80060ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006120 <cleanup_stdio+0x34>)
 80060f0:	4299      	cmp	r1, r3
 80060f2:	b510      	push	{r4, lr}
 80060f4:	4604      	mov	r4, r0
 80060f6:	d001      	beq.n	80060fc <cleanup_stdio+0x10>
 80060f8:	f000 feec 	bl	8006ed4 <_fflush_r>
 80060fc:	68a1      	ldr	r1, [r4, #8]
 80060fe:	4b09      	ldr	r3, [pc, #36]	@ (8006124 <cleanup_stdio+0x38>)
 8006100:	4299      	cmp	r1, r3
 8006102:	d002      	beq.n	800610a <cleanup_stdio+0x1e>
 8006104:	4620      	mov	r0, r4
 8006106:	f000 fee5 	bl	8006ed4 <_fflush_r>
 800610a:	68e1      	ldr	r1, [r4, #12]
 800610c:	4b06      	ldr	r3, [pc, #24]	@ (8006128 <cleanup_stdio+0x3c>)
 800610e:	4299      	cmp	r1, r3
 8006110:	d004      	beq.n	800611c <cleanup_stdio+0x30>
 8006112:	4620      	mov	r0, r4
 8006114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006118:	f000 bedc 	b.w	8006ed4 <_fflush_r>
 800611c:	bd10      	pop	{r4, pc}
 800611e:	bf00      	nop
 8006120:	2000420c 	.word	0x2000420c
 8006124:	20004274 	.word	0x20004274
 8006128:	200042dc 	.word	0x200042dc

0800612c <global_stdio_init.part.0>:
 800612c:	b510      	push	{r4, lr}
 800612e:	4b0b      	ldr	r3, [pc, #44]	@ (800615c <global_stdio_init.part.0+0x30>)
 8006130:	4c0b      	ldr	r4, [pc, #44]	@ (8006160 <global_stdio_init.part.0+0x34>)
 8006132:	4a0c      	ldr	r2, [pc, #48]	@ (8006164 <global_stdio_init.part.0+0x38>)
 8006134:	601a      	str	r2, [r3, #0]
 8006136:	4620      	mov	r0, r4
 8006138:	2200      	movs	r2, #0
 800613a:	2104      	movs	r1, #4
 800613c:	f7ff ff94 	bl	8006068 <std>
 8006140:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006144:	2201      	movs	r2, #1
 8006146:	2109      	movs	r1, #9
 8006148:	f7ff ff8e 	bl	8006068 <std>
 800614c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006150:	2202      	movs	r2, #2
 8006152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006156:	2112      	movs	r1, #18
 8006158:	f7ff bf86 	b.w	8006068 <std>
 800615c:	20004344 	.word	0x20004344
 8006160:	2000420c 	.word	0x2000420c
 8006164:	080060d5 	.word	0x080060d5

08006168 <__sfp_lock_acquire>:
 8006168:	4801      	ldr	r0, [pc, #4]	@ (8006170 <__sfp_lock_acquire+0x8>)
 800616a:	f000 ba56 	b.w	800661a <__retarget_lock_acquire_recursive>
 800616e:	bf00      	nop
 8006170:	2000434d 	.word	0x2000434d

08006174 <__sfp_lock_release>:
 8006174:	4801      	ldr	r0, [pc, #4]	@ (800617c <__sfp_lock_release+0x8>)
 8006176:	f000 ba51 	b.w	800661c <__retarget_lock_release_recursive>
 800617a:	bf00      	nop
 800617c:	2000434d 	.word	0x2000434d

08006180 <__sinit>:
 8006180:	b510      	push	{r4, lr}
 8006182:	4604      	mov	r4, r0
 8006184:	f7ff fff0 	bl	8006168 <__sfp_lock_acquire>
 8006188:	6a23      	ldr	r3, [r4, #32]
 800618a:	b11b      	cbz	r3, 8006194 <__sinit+0x14>
 800618c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006190:	f7ff bff0 	b.w	8006174 <__sfp_lock_release>
 8006194:	4b04      	ldr	r3, [pc, #16]	@ (80061a8 <__sinit+0x28>)
 8006196:	6223      	str	r3, [r4, #32]
 8006198:	4b04      	ldr	r3, [pc, #16]	@ (80061ac <__sinit+0x2c>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1f5      	bne.n	800618c <__sinit+0xc>
 80061a0:	f7ff ffc4 	bl	800612c <global_stdio_init.part.0>
 80061a4:	e7f2      	b.n	800618c <__sinit+0xc>
 80061a6:	bf00      	nop
 80061a8:	080060ed 	.word	0x080060ed
 80061ac:	20004344 	.word	0x20004344

080061b0 <_fwalk_sglue>:
 80061b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061b4:	4607      	mov	r7, r0
 80061b6:	4688      	mov	r8, r1
 80061b8:	4614      	mov	r4, r2
 80061ba:	2600      	movs	r6, #0
 80061bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80061c0:	f1b9 0901 	subs.w	r9, r9, #1
 80061c4:	d505      	bpl.n	80061d2 <_fwalk_sglue+0x22>
 80061c6:	6824      	ldr	r4, [r4, #0]
 80061c8:	2c00      	cmp	r4, #0
 80061ca:	d1f7      	bne.n	80061bc <_fwalk_sglue+0xc>
 80061cc:	4630      	mov	r0, r6
 80061ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061d2:	89ab      	ldrh	r3, [r5, #12]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d907      	bls.n	80061e8 <_fwalk_sglue+0x38>
 80061d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061dc:	3301      	adds	r3, #1
 80061de:	d003      	beq.n	80061e8 <_fwalk_sglue+0x38>
 80061e0:	4629      	mov	r1, r5
 80061e2:	4638      	mov	r0, r7
 80061e4:	47c0      	blx	r8
 80061e6:	4306      	orrs	r6, r0
 80061e8:	3568      	adds	r5, #104	@ 0x68
 80061ea:	e7e9      	b.n	80061c0 <_fwalk_sglue+0x10>

080061ec <iprintf>:
 80061ec:	b40f      	push	{r0, r1, r2, r3}
 80061ee:	b507      	push	{r0, r1, r2, lr}
 80061f0:	4906      	ldr	r1, [pc, #24]	@ (800620c <iprintf+0x20>)
 80061f2:	ab04      	add	r3, sp, #16
 80061f4:	6808      	ldr	r0, [r1, #0]
 80061f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80061fa:	6881      	ldr	r1, [r0, #8]
 80061fc:	9301      	str	r3, [sp, #4]
 80061fe:	f000 fb3f 	bl	8006880 <_vfiprintf_r>
 8006202:	b003      	add	sp, #12
 8006204:	f85d eb04 	ldr.w	lr, [sp], #4
 8006208:	b004      	add	sp, #16
 800620a:	4770      	bx	lr
 800620c:	20000020 	.word	0x20000020

08006210 <_puts_r>:
 8006210:	6a03      	ldr	r3, [r0, #32]
 8006212:	b570      	push	{r4, r5, r6, lr}
 8006214:	6884      	ldr	r4, [r0, #8]
 8006216:	4605      	mov	r5, r0
 8006218:	460e      	mov	r6, r1
 800621a:	b90b      	cbnz	r3, 8006220 <_puts_r+0x10>
 800621c:	f7ff ffb0 	bl	8006180 <__sinit>
 8006220:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006222:	07db      	lsls	r3, r3, #31
 8006224:	d405      	bmi.n	8006232 <_puts_r+0x22>
 8006226:	89a3      	ldrh	r3, [r4, #12]
 8006228:	0598      	lsls	r0, r3, #22
 800622a:	d402      	bmi.n	8006232 <_puts_r+0x22>
 800622c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800622e:	f000 f9f4 	bl	800661a <__retarget_lock_acquire_recursive>
 8006232:	89a3      	ldrh	r3, [r4, #12]
 8006234:	0719      	lsls	r1, r3, #28
 8006236:	d502      	bpl.n	800623e <_puts_r+0x2e>
 8006238:	6923      	ldr	r3, [r4, #16]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d135      	bne.n	80062aa <_puts_r+0x9a>
 800623e:	4621      	mov	r1, r4
 8006240:	4628      	mov	r0, r5
 8006242:	f000 f8c5 	bl	80063d0 <__swsetup_r>
 8006246:	b380      	cbz	r0, 80062aa <_puts_r+0x9a>
 8006248:	f04f 35ff 	mov.w	r5, #4294967295
 800624c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800624e:	07da      	lsls	r2, r3, #31
 8006250:	d405      	bmi.n	800625e <_puts_r+0x4e>
 8006252:	89a3      	ldrh	r3, [r4, #12]
 8006254:	059b      	lsls	r3, r3, #22
 8006256:	d402      	bmi.n	800625e <_puts_r+0x4e>
 8006258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800625a:	f000 f9df 	bl	800661c <__retarget_lock_release_recursive>
 800625e:	4628      	mov	r0, r5
 8006260:	bd70      	pop	{r4, r5, r6, pc}
 8006262:	2b00      	cmp	r3, #0
 8006264:	da04      	bge.n	8006270 <_puts_r+0x60>
 8006266:	69a2      	ldr	r2, [r4, #24]
 8006268:	429a      	cmp	r2, r3
 800626a:	dc17      	bgt.n	800629c <_puts_r+0x8c>
 800626c:	290a      	cmp	r1, #10
 800626e:	d015      	beq.n	800629c <_puts_r+0x8c>
 8006270:	6823      	ldr	r3, [r4, #0]
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	6022      	str	r2, [r4, #0]
 8006276:	7019      	strb	r1, [r3, #0]
 8006278:	68a3      	ldr	r3, [r4, #8]
 800627a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800627e:	3b01      	subs	r3, #1
 8006280:	60a3      	str	r3, [r4, #8]
 8006282:	2900      	cmp	r1, #0
 8006284:	d1ed      	bne.n	8006262 <_puts_r+0x52>
 8006286:	2b00      	cmp	r3, #0
 8006288:	da11      	bge.n	80062ae <_puts_r+0x9e>
 800628a:	4622      	mov	r2, r4
 800628c:	210a      	movs	r1, #10
 800628e:	4628      	mov	r0, r5
 8006290:	f000 f85f 	bl	8006352 <__swbuf_r>
 8006294:	3001      	adds	r0, #1
 8006296:	d0d7      	beq.n	8006248 <_puts_r+0x38>
 8006298:	250a      	movs	r5, #10
 800629a:	e7d7      	b.n	800624c <_puts_r+0x3c>
 800629c:	4622      	mov	r2, r4
 800629e:	4628      	mov	r0, r5
 80062a0:	f000 f857 	bl	8006352 <__swbuf_r>
 80062a4:	3001      	adds	r0, #1
 80062a6:	d1e7      	bne.n	8006278 <_puts_r+0x68>
 80062a8:	e7ce      	b.n	8006248 <_puts_r+0x38>
 80062aa:	3e01      	subs	r6, #1
 80062ac:	e7e4      	b.n	8006278 <_puts_r+0x68>
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	6022      	str	r2, [r4, #0]
 80062b4:	220a      	movs	r2, #10
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	e7ee      	b.n	8006298 <_puts_r+0x88>
	...

080062bc <puts>:
 80062bc:	4b02      	ldr	r3, [pc, #8]	@ (80062c8 <puts+0xc>)
 80062be:	4601      	mov	r1, r0
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	f7ff bfa5 	b.w	8006210 <_puts_r>
 80062c6:	bf00      	nop
 80062c8:	20000020 	.word	0x20000020

080062cc <__sread>:
 80062cc:	b510      	push	{r4, lr}
 80062ce:	460c      	mov	r4, r1
 80062d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062d4:	f000 f952 	bl	800657c <_read_r>
 80062d8:	2800      	cmp	r0, #0
 80062da:	bfab      	itete	ge
 80062dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80062de:	89a3      	ldrhlt	r3, [r4, #12]
 80062e0:	181b      	addge	r3, r3, r0
 80062e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80062e6:	bfac      	ite	ge
 80062e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062ea:	81a3      	strhlt	r3, [r4, #12]
 80062ec:	bd10      	pop	{r4, pc}

080062ee <__swrite>:
 80062ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062f2:	461f      	mov	r7, r3
 80062f4:	898b      	ldrh	r3, [r1, #12]
 80062f6:	05db      	lsls	r3, r3, #23
 80062f8:	4605      	mov	r5, r0
 80062fa:	460c      	mov	r4, r1
 80062fc:	4616      	mov	r6, r2
 80062fe:	d505      	bpl.n	800630c <__swrite+0x1e>
 8006300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006304:	2302      	movs	r3, #2
 8006306:	2200      	movs	r2, #0
 8006308:	f000 f926 	bl	8006558 <_lseek_r>
 800630c:	89a3      	ldrh	r3, [r4, #12]
 800630e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006312:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006316:	81a3      	strh	r3, [r4, #12]
 8006318:	4632      	mov	r2, r6
 800631a:	463b      	mov	r3, r7
 800631c:	4628      	mov	r0, r5
 800631e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006322:	f000 b93d 	b.w	80065a0 <_write_r>

08006326 <__sseek>:
 8006326:	b510      	push	{r4, lr}
 8006328:	460c      	mov	r4, r1
 800632a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800632e:	f000 f913 	bl	8006558 <_lseek_r>
 8006332:	1c43      	adds	r3, r0, #1
 8006334:	89a3      	ldrh	r3, [r4, #12]
 8006336:	bf15      	itete	ne
 8006338:	6560      	strne	r0, [r4, #84]	@ 0x54
 800633a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800633e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006342:	81a3      	strheq	r3, [r4, #12]
 8006344:	bf18      	it	ne
 8006346:	81a3      	strhne	r3, [r4, #12]
 8006348:	bd10      	pop	{r4, pc}

0800634a <__sclose>:
 800634a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800634e:	f000 b89d 	b.w	800648c <_close_r>

08006352 <__swbuf_r>:
 8006352:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006354:	460e      	mov	r6, r1
 8006356:	4614      	mov	r4, r2
 8006358:	4605      	mov	r5, r0
 800635a:	b118      	cbz	r0, 8006364 <__swbuf_r+0x12>
 800635c:	6a03      	ldr	r3, [r0, #32]
 800635e:	b90b      	cbnz	r3, 8006364 <__swbuf_r+0x12>
 8006360:	f7ff ff0e 	bl	8006180 <__sinit>
 8006364:	69a3      	ldr	r3, [r4, #24]
 8006366:	60a3      	str	r3, [r4, #8]
 8006368:	89a3      	ldrh	r3, [r4, #12]
 800636a:	071a      	lsls	r2, r3, #28
 800636c:	d501      	bpl.n	8006372 <__swbuf_r+0x20>
 800636e:	6923      	ldr	r3, [r4, #16]
 8006370:	b943      	cbnz	r3, 8006384 <__swbuf_r+0x32>
 8006372:	4621      	mov	r1, r4
 8006374:	4628      	mov	r0, r5
 8006376:	f000 f82b 	bl	80063d0 <__swsetup_r>
 800637a:	b118      	cbz	r0, 8006384 <__swbuf_r+0x32>
 800637c:	f04f 37ff 	mov.w	r7, #4294967295
 8006380:	4638      	mov	r0, r7
 8006382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	6922      	ldr	r2, [r4, #16]
 8006388:	1a98      	subs	r0, r3, r2
 800638a:	6963      	ldr	r3, [r4, #20]
 800638c:	b2f6      	uxtb	r6, r6
 800638e:	4283      	cmp	r3, r0
 8006390:	4637      	mov	r7, r6
 8006392:	dc05      	bgt.n	80063a0 <__swbuf_r+0x4e>
 8006394:	4621      	mov	r1, r4
 8006396:	4628      	mov	r0, r5
 8006398:	f000 fd9c 	bl	8006ed4 <_fflush_r>
 800639c:	2800      	cmp	r0, #0
 800639e:	d1ed      	bne.n	800637c <__swbuf_r+0x2a>
 80063a0:	68a3      	ldr	r3, [r4, #8]
 80063a2:	3b01      	subs	r3, #1
 80063a4:	60a3      	str	r3, [r4, #8]
 80063a6:	6823      	ldr	r3, [r4, #0]
 80063a8:	1c5a      	adds	r2, r3, #1
 80063aa:	6022      	str	r2, [r4, #0]
 80063ac:	701e      	strb	r6, [r3, #0]
 80063ae:	6962      	ldr	r2, [r4, #20]
 80063b0:	1c43      	adds	r3, r0, #1
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d004      	beq.n	80063c0 <__swbuf_r+0x6e>
 80063b6:	89a3      	ldrh	r3, [r4, #12]
 80063b8:	07db      	lsls	r3, r3, #31
 80063ba:	d5e1      	bpl.n	8006380 <__swbuf_r+0x2e>
 80063bc:	2e0a      	cmp	r6, #10
 80063be:	d1df      	bne.n	8006380 <__swbuf_r+0x2e>
 80063c0:	4621      	mov	r1, r4
 80063c2:	4628      	mov	r0, r5
 80063c4:	f000 fd86 	bl	8006ed4 <_fflush_r>
 80063c8:	2800      	cmp	r0, #0
 80063ca:	d0d9      	beq.n	8006380 <__swbuf_r+0x2e>
 80063cc:	e7d6      	b.n	800637c <__swbuf_r+0x2a>
	...

080063d0 <__swsetup_r>:
 80063d0:	b538      	push	{r3, r4, r5, lr}
 80063d2:	4b29      	ldr	r3, [pc, #164]	@ (8006478 <__swsetup_r+0xa8>)
 80063d4:	4605      	mov	r5, r0
 80063d6:	6818      	ldr	r0, [r3, #0]
 80063d8:	460c      	mov	r4, r1
 80063da:	b118      	cbz	r0, 80063e4 <__swsetup_r+0x14>
 80063dc:	6a03      	ldr	r3, [r0, #32]
 80063de:	b90b      	cbnz	r3, 80063e4 <__swsetup_r+0x14>
 80063e0:	f7ff fece 	bl	8006180 <__sinit>
 80063e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063e8:	0719      	lsls	r1, r3, #28
 80063ea:	d422      	bmi.n	8006432 <__swsetup_r+0x62>
 80063ec:	06da      	lsls	r2, r3, #27
 80063ee:	d407      	bmi.n	8006400 <__swsetup_r+0x30>
 80063f0:	2209      	movs	r2, #9
 80063f2:	602a      	str	r2, [r5, #0]
 80063f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063f8:	81a3      	strh	r3, [r4, #12]
 80063fa:	f04f 30ff 	mov.w	r0, #4294967295
 80063fe:	e033      	b.n	8006468 <__swsetup_r+0x98>
 8006400:	0758      	lsls	r0, r3, #29
 8006402:	d512      	bpl.n	800642a <__swsetup_r+0x5a>
 8006404:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006406:	b141      	cbz	r1, 800641a <__swsetup_r+0x4a>
 8006408:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800640c:	4299      	cmp	r1, r3
 800640e:	d002      	beq.n	8006416 <__swsetup_r+0x46>
 8006410:	4628      	mov	r0, r5
 8006412:	f000 f913 	bl	800663c <_free_r>
 8006416:	2300      	movs	r3, #0
 8006418:	6363      	str	r3, [r4, #52]	@ 0x34
 800641a:	89a3      	ldrh	r3, [r4, #12]
 800641c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006420:	81a3      	strh	r3, [r4, #12]
 8006422:	2300      	movs	r3, #0
 8006424:	6063      	str	r3, [r4, #4]
 8006426:	6923      	ldr	r3, [r4, #16]
 8006428:	6023      	str	r3, [r4, #0]
 800642a:	89a3      	ldrh	r3, [r4, #12]
 800642c:	f043 0308 	orr.w	r3, r3, #8
 8006430:	81a3      	strh	r3, [r4, #12]
 8006432:	6923      	ldr	r3, [r4, #16]
 8006434:	b94b      	cbnz	r3, 800644a <__swsetup_r+0x7a>
 8006436:	89a3      	ldrh	r3, [r4, #12]
 8006438:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800643c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006440:	d003      	beq.n	800644a <__swsetup_r+0x7a>
 8006442:	4621      	mov	r1, r4
 8006444:	4628      	mov	r0, r5
 8006446:	f000 fd93 	bl	8006f70 <__smakebuf_r>
 800644a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800644e:	f013 0201 	ands.w	r2, r3, #1
 8006452:	d00a      	beq.n	800646a <__swsetup_r+0x9a>
 8006454:	2200      	movs	r2, #0
 8006456:	60a2      	str	r2, [r4, #8]
 8006458:	6962      	ldr	r2, [r4, #20]
 800645a:	4252      	negs	r2, r2
 800645c:	61a2      	str	r2, [r4, #24]
 800645e:	6922      	ldr	r2, [r4, #16]
 8006460:	b942      	cbnz	r2, 8006474 <__swsetup_r+0xa4>
 8006462:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006466:	d1c5      	bne.n	80063f4 <__swsetup_r+0x24>
 8006468:	bd38      	pop	{r3, r4, r5, pc}
 800646a:	0799      	lsls	r1, r3, #30
 800646c:	bf58      	it	pl
 800646e:	6962      	ldrpl	r2, [r4, #20]
 8006470:	60a2      	str	r2, [r4, #8]
 8006472:	e7f4      	b.n	800645e <__swsetup_r+0x8e>
 8006474:	2000      	movs	r0, #0
 8006476:	e7f7      	b.n	8006468 <__swsetup_r+0x98>
 8006478:	20000020 	.word	0x20000020

0800647c <memset>:
 800647c:	4402      	add	r2, r0
 800647e:	4603      	mov	r3, r0
 8006480:	4293      	cmp	r3, r2
 8006482:	d100      	bne.n	8006486 <memset+0xa>
 8006484:	4770      	bx	lr
 8006486:	f803 1b01 	strb.w	r1, [r3], #1
 800648a:	e7f9      	b.n	8006480 <memset+0x4>

0800648c <_close_r>:
 800648c:	b538      	push	{r3, r4, r5, lr}
 800648e:	4d06      	ldr	r5, [pc, #24]	@ (80064a8 <_close_r+0x1c>)
 8006490:	2300      	movs	r3, #0
 8006492:	4604      	mov	r4, r0
 8006494:	4608      	mov	r0, r1
 8006496:	602b      	str	r3, [r5, #0]
 8006498:	f7fb f8eb 	bl	8001672 <_close>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_close_r+0x1a>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_close_r+0x1a>
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	20004348 	.word	0x20004348

080064ac <_reclaim_reent>:
 80064ac:	4b29      	ldr	r3, [pc, #164]	@ (8006554 <_reclaim_reent+0xa8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4283      	cmp	r3, r0
 80064b2:	b570      	push	{r4, r5, r6, lr}
 80064b4:	4604      	mov	r4, r0
 80064b6:	d04b      	beq.n	8006550 <_reclaim_reent+0xa4>
 80064b8:	69c3      	ldr	r3, [r0, #28]
 80064ba:	b1ab      	cbz	r3, 80064e8 <_reclaim_reent+0x3c>
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	b16b      	cbz	r3, 80064dc <_reclaim_reent+0x30>
 80064c0:	2500      	movs	r5, #0
 80064c2:	69e3      	ldr	r3, [r4, #28]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	5959      	ldr	r1, [r3, r5]
 80064c8:	2900      	cmp	r1, #0
 80064ca:	d13b      	bne.n	8006544 <_reclaim_reent+0x98>
 80064cc:	3504      	adds	r5, #4
 80064ce:	2d80      	cmp	r5, #128	@ 0x80
 80064d0:	d1f7      	bne.n	80064c2 <_reclaim_reent+0x16>
 80064d2:	69e3      	ldr	r3, [r4, #28]
 80064d4:	4620      	mov	r0, r4
 80064d6:	68d9      	ldr	r1, [r3, #12]
 80064d8:	f000 f8b0 	bl	800663c <_free_r>
 80064dc:	69e3      	ldr	r3, [r4, #28]
 80064de:	6819      	ldr	r1, [r3, #0]
 80064e0:	b111      	cbz	r1, 80064e8 <_reclaim_reent+0x3c>
 80064e2:	4620      	mov	r0, r4
 80064e4:	f000 f8aa 	bl	800663c <_free_r>
 80064e8:	6961      	ldr	r1, [r4, #20]
 80064ea:	b111      	cbz	r1, 80064f2 <_reclaim_reent+0x46>
 80064ec:	4620      	mov	r0, r4
 80064ee:	f000 f8a5 	bl	800663c <_free_r>
 80064f2:	69e1      	ldr	r1, [r4, #28]
 80064f4:	b111      	cbz	r1, 80064fc <_reclaim_reent+0x50>
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 f8a0 	bl	800663c <_free_r>
 80064fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80064fe:	b111      	cbz	r1, 8006506 <_reclaim_reent+0x5a>
 8006500:	4620      	mov	r0, r4
 8006502:	f000 f89b 	bl	800663c <_free_r>
 8006506:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006508:	b111      	cbz	r1, 8006510 <_reclaim_reent+0x64>
 800650a:	4620      	mov	r0, r4
 800650c:	f000 f896 	bl	800663c <_free_r>
 8006510:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006512:	b111      	cbz	r1, 800651a <_reclaim_reent+0x6e>
 8006514:	4620      	mov	r0, r4
 8006516:	f000 f891 	bl	800663c <_free_r>
 800651a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800651c:	b111      	cbz	r1, 8006524 <_reclaim_reent+0x78>
 800651e:	4620      	mov	r0, r4
 8006520:	f000 f88c 	bl	800663c <_free_r>
 8006524:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006526:	b111      	cbz	r1, 800652e <_reclaim_reent+0x82>
 8006528:	4620      	mov	r0, r4
 800652a:	f000 f887 	bl	800663c <_free_r>
 800652e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006530:	b111      	cbz	r1, 8006538 <_reclaim_reent+0x8c>
 8006532:	4620      	mov	r0, r4
 8006534:	f000 f882 	bl	800663c <_free_r>
 8006538:	6a23      	ldr	r3, [r4, #32]
 800653a:	b14b      	cbz	r3, 8006550 <_reclaim_reent+0xa4>
 800653c:	4620      	mov	r0, r4
 800653e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006542:	4718      	bx	r3
 8006544:	680e      	ldr	r6, [r1, #0]
 8006546:	4620      	mov	r0, r4
 8006548:	f000 f878 	bl	800663c <_free_r>
 800654c:	4631      	mov	r1, r6
 800654e:	e7bb      	b.n	80064c8 <_reclaim_reent+0x1c>
 8006550:	bd70      	pop	{r4, r5, r6, pc}
 8006552:	bf00      	nop
 8006554:	20000020 	.word	0x20000020

08006558 <_lseek_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4d07      	ldr	r5, [pc, #28]	@ (8006578 <_lseek_r+0x20>)
 800655c:	4604      	mov	r4, r0
 800655e:	4608      	mov	r0, r1
 8006560:	4611      	mov	r1, r2
 8006562:	2200      	movs	r2, #0
 8006564:	602a      	str	r2, [r5, #0]
 8006566:	461a      	mov	r2, r3
 8006568:	f7fb f8aa 	bl	80016c0 <_lseek>
 800656c:	1c43      	adds	r3, r0, #1
 800656e:	d102      	bne.n	8006576 <_lseek_r+0x1e>
 8006570:	682b      	ldr	r3, [r5, #0]
 8006572:	b103      	cbz	r3, 8006576 <_lseek_r+0x1e>
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	bd38      	pop	{r3, r4, r5, pc}
 8006578:	20004348 	.word	0x20004348

0800657c <_read_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4d07      	ldr	r5, [pc, #28]	@ (800659c <_read_r+0x20>)
 8006580:	4604      	mov	r4, r0
 8006582:	4608      	mov	r0, r1
 8006584:	4611      	mov	r1, r2
 8006586:	2200      	movs	r2, #0
 8006588:	602a      	str	r2, [r5, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	f7fb f838 	bl	8001600 <_read>
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	d102      	bne.n	800659a <_read_r+0x1e>
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	b103      	cbz	r3, 800659a <_read_r+0x1e>
 8006598:	6023      	str	r3, [r4, #0]
 800659a:	bd38      	pop	{r3, r4, r5, pc}
 800659c:	20004348 	.word	0x20004348

080065a0 <_write_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4d07      	ldr	r5, [pc, #28]	@ (80065c0 <_write_r+0x20>)
 80065a4:	4604      	mov	r4, r0
 80065a6:	4608      	mov	r0, r1
 80065a8:	4611      	mov	r1, r2
 80065aa:	2200      	movs	r2, #0
 80065ac:	602a      	str	r2, [r5, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	f7fb f843 	bl	800163a <_write>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	d102      	bne.n	80065be <_write_r+0x1e>
 80065b8:	682b      	ldr	r3, [r5, #0]
 80065ba:	b103      	cbz	r3, 80065be <_write_r+0x1e>
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	bd38      	pop	{r3, r4, r5, pc}
 80065c0:	20004348 	.word	0x20004348

080065c4 <__errno>:
 80065c4:	4b01      	ldr	r3, [pc, #4]	@ (80065cc <__errno+0x8>)
 80065c6:	6818      	ldr	r0, [r3, #0]
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	20000020 	.word	0x20000020

080065d0 <__libc_init_array>:
 80065d0:	b570      	push	{r4, r5, r6, lr}
 80065d2:	4d0d      	ldr	r5, [pc, #52]	@ (8006608 <__libc_init_array+0x38>)
 80065d4:	4c0d      	ldr	r4, [pc, #52]	@ (800660c <__libc_init_array+0x3c>)
 80065d6:	1b64      	subs	r4, r4, r5
 80065d8:	10a4      	asrs	r4, r4, #2
 80065da:	2600      	movs	r6, #0
 80065dc:	42a6      	cmp	r6, r4
 80065de:	d109      	bne.n	80065f4 <__libc_init_array+0x24>
 80065e0:	4d0b      	ldr	r5, [pc, #44]	@ (8006610 <__libc_init_array+0x40>)
 80065e2:	4c0c      	ldr	r4, [pc, #48]	@ (8006614 <__libc_init_array+0x44>)
 80065e4:	f000 fd32 	bl	800704c <_init>
 80065e8:	1b64      	subs	r4, r4, r5
 80065ea:	10a4      	asrs	r4, r4, #2
 80065ec:	2600      	movs	r6, #0
 80065ee:	42a6      	cmp	r6, r4
 80065f0:	d105      	bne.n	80065fe <__libc_init_array+0x2e>
 80065f2:	bd70      	pop	{r4, r5, r6, pc}
 80065f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80065f8:	4798      	blx	r3
 80065fa:	3601      	adds	r6, #1
 80065fc:	e7ee      	b.n	80065dc <__libc_init_array+0xc>
 80065fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006602:	4798      	blx	r3
 8006604:	3601      	adds	r6, #1
 8006606:	e7f2      	b.n	80065ee <__libc_init_array+0x1e>
 8006608:	0800717c 	.word	0x0800717c
 800660c:	0800717c 	.word	0x0800717c
 8006610:	0800717c 	.word	0x0800717c
 8006614:	08007180 	.word	0x08007180

08006618 <__retarget_lock_init_recursive>:
 8006618:	4770      	bx	lr

0800661a <__retarget_lock_acquire_recursive>:
 800661a:	4770      	bx	lr

0800661c <__retarget_lock_release_recursive>:
 800661c:	4770      	bx	lr

0800661e <memcpy>:
 800661e:	440a      	add	r2, r1
 8006620:	4291      	cmp	r1, r2
 8006622:	f100 33ff 	add.w	r3, r0, #4294967295
 8006626:	d100      	bne.n	800662a <memcpy+0xc>
 8006628:	4770      	bx	lr
 800662a:	b510      	push	{r4, lr}
 800662c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006630:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006634:	4291      	cmp	r1, r2
 8006636:	d1f9      	bne.n	800662c <memcpy+0xe>
 8006638:	bd10      	pop	{r4, pc}
	...

0800663c <_free_r>:
 800663c:	b538      	push	{r3, r4, r5, lr}
 800663e:	4605      	mov	r5, r0
 8006640:	2900      	cmp	r1, #0
 8006642:	d041      	beq.n	80066c8 <_free_r+0x8c>
 8006644:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006648:	1f0c      	subs	r4, r1, #4
 800664a:	2b00      	cmp	r3, #0
 800664c:	bfb8      	it	lt
 800664e:	18e4      	addlt	r4, r4, r3
 8006650:	f000 f8e0 	bl	8006814 <__malloc_lock>
 8006654:	4a1d      	ldr	r2, [pc, #116]	@ (80066cc <_free_r+0x90>)
 8006656:	6813      	ldr	r3, [r2, #0]
 8006658:	b933      	cbnz	r3, 8006668 <_free_r+0x2c>
 800665a:	6063      	str	r3, [r4, #4]
 800665c:	6014      	str	r4, [r2, #0]
 800665e:	4628      	mov	r0, r5
 8006660:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006664:	f000 b8dc 	b.w	8006820 <__malloc_unlock>
 8006668:	42a3      	cmp	r3, r4
 800666a:	d908      	bls.n	800667e <_free_r+0x42>
 800666c:	6820      	ldr	r0, [r4, #0]
 800666e:	1821      	adds	r1, r4, r0
 8006670:	428b      	cmp	r3, r1
 8006672:	bf01      	itttt	eq
 8006674:	6819      	ldreq	r1, [r3, #0]
 8006676:	685b      	ldreq	r3, [r3, #4]
 8006678:	1809      	addeq	r1, r1, r0
 800667a:	6021      	streq	r1, [r4, #0]
 800667c:	e7ed      	b.n	800665a <_free_r+0x1e>
 800667e:	461a      	mov	r2, r3
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	b10b      	cbz	r3, 8006688 <_free_r+0x4c>
 8006684:	42a3      	cmp	r3, r4
 8006686:	d9fa      	bls.n	800667e <_free_r+0x42>
 8006688:	6811      	ldr	r1, [r2, #0]
 800668a:	1850      	adds	r0, r2, r1
 800668c:	42a0      	cmp	r0, r4
 800668e:	d10b      	bne.n	80066a8 <_free_r+0x6c>
 8006690:	6820      	ldr	r0, [r4, #0]
 8006692:	4401      	add	r1, r0
 8006694:	1850      	adds	r0, r2, r1
 8006696:	4283      	cmp	r3, r0
 8006698:	6011      	str	r1, [r2, #0]
 800669a:	d1e0      	bne.n	800665e <_free_r+0x22>
 800669c:	6818      	ldr	r0, [r3, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	6053      	str	r3, [r2, #4]
 80066a2:	4408      	add	r0, r1
 80066a4:	6010      	str	r0, [r2, #0]
 80066a6:	e7da      	b.n	800665e <_free_r+0x22>
 80066a8:	d902      	bls.n	80066b0 <_free_r+0x74>
 80066aa:	230c      	movs	r3, #12
 80066ac:	602b      	str	r3, [r5, #0]
 80066ae:	e7d6      	b.n	800665e <_free_r+0x22>
 80066b0:	6820      	ldr	r0, [r4, #0]
 80066b2:	1821      	adds	r1, r4, r0
 80066b4:	428b      	cmp	r3, r1
 80066b6:	bf04      	itt	eq
 80066b8:	6819      	ldreq	r1, [r3, #0]
 80066ba:	685b      	ldreq	r3, [r3, #4]
 80066bc:	6063      	str	r3, [r4, #4]
 80066be:	bf04      	itt	eq
 80066c0:	1809      	addeq	r1, r1, r0
 80066c2:	6021      	streq	r1, [r4, #0]
 80066c4:	6054      	str	r4, [r2, #4]
 80066c6:	e7ca      	b.n	800665e <_free_r+0x22>
 80066c8:	bd38      	pop	{r3, r4, r5, pc}
 80066ca:	bf00      	nop
 80066cc:	20004354 	.word	0x20004354

080066d0 <sbrk_aligned>:
 80066d0:	b570      	push	{r4, r5, r6, lr}
 80066d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006710 <sbrk_aligned+0x40>)
 80066d4:	460c      	mov	r4, r1
 80066d6:	6831      	ldr	r1, [r6, #0]
 80066d8:	4605      	mov	r5, r0
 80066da:	b911      	cbnz	r1, 80066e2 <sbrk_aligned+0x12>
 80066dc:	f000 fca6 	bl	800702c <_sbrk_r>
 80066e0:	6030      	str	r0, [r6, #0]
 80066e2:	4621      	mov	r1, r4
 80066e4:	4628      	mov	r0, r5
 80066e6:	f000 fca1 	bl	800702c <_sbrk_r>
 80066ea:	1c43      	adds	r3, r0, #1
 80066ec:	d103      	bne.n	80066f6 <sbrk_aligned+0x26>
 80066ee:	f04f 34ff 	mov.w	r4, #4294967295
 80066f2:	4620      	mov	r0, r4
 80066f4:	bd70      	pop	{r4, r5, r6, pc}
 80066f6:	1cc4      	adds	r4, r0, #3
 80066f8:	f024 0403 	bic.w	r4, r4, #3
 80066fc:	42a0      	cmp	r0, r4
 80066fe:	d0f8      	beq.n	80066f2 <sbrk_aligned+0x22>
 8006700:	1a21      	subs	r1, r4, r0
 8006702:	4628      	mov	r0, r5
 8006704:	f000 fc92 	bl	800702c <_sbrk_r>
 8006708:	3001      	adds	r0, #1
 800670a:	d1f2      	bne.n	80066f2 <sbrk_aligned+0x22>
 800670c:	e7ef      	b.n	80066ee <sbrk_aligned+0x1e>
 800670e:	bf00      	nop
 8006710:	20004350 	.word	0x20004350

08006714 <_malloc_r>:
 8006714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006718:	1ccd      	adds	r5, r1, #3
 800671a:	f025 0503 	bic.w	r5, r5, #3
 800671e:	3508      	adds	r5, #8
 8006720:	2d0c      	cmp	r5, #12
 8006722:	bf38      	it	cc
 8006724:	250c      	movcc	r5, #12
 8006726:	2d00      	cmp	r5, #0
 8006728:	4606      	mov	r6, r0
 800672a:	db01      	blt.n	8006730 <_malloc_r+0x1c>
 800672c:	42a9      	cmp	r1, r5
 800672e:	d904      	bls.n	800673a <_malloc_r+0x26>
 8006730:	230c      	movs	r3, #12
 8006732:	6033      	str	r3, [r6, #0]
 8006734:	2000      	movs	r0, #0
 8006736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800673a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006810 <_malloc_r+0xfc>
 800673e:	f000 f869 	bl	8006814 <__malloc_lock>
 8006742:	f8d8 3000 	ldr.w	r3, [r8]
 8006746:	461c      	mov	r4, r3
 8006748:	bb44      	cbnz	r4, 800679c <_malloc_r+0x88>
 800674a:	4629      	mov	r1, r5
 800674c:	4630      	mov	r0, r6
 800674e:	f7ff ffbf 	bl	80066d0 <sbrk_aligned>
 8006752:	1c43      	adds	r3, r0, #1
 8006754:	4604      	mov	r4, r0
 8006756:	d158      	bne.n	800680a <_malloc_r+0xf6>
 8006758:	f8d8 4000 	ldr.w	r4, [r8]
 800675c:	4627      	mov	r7, r4
 800675e:	2f00      	cmp	r7, #0
 8006760:	d143      	bne.n	80067ea <_malloc_r+0xd6>
 8006762:	2c00      	cmp	r4, #0
 8006764:	d04b      	beq.n	80067fe <_malloc_r+0xea>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	4639      	mov	r1, r7
 800676a:	4630      	mov	r0, r6
 800676c:	eb04 0903 	add.w	r9, r4, r3
 8006770:	f000 fc5c 	bl	800702c <_sbrk_r>
 8006774:	4581      	cmp	r9, r0
 8006776:	d142      	bne.n	80067fe <_malloc_r+0xea>
 8006778:	6821      	ldr	r1, [r4, #0]
 800677a:	1a6d      	subs	r5, r5, r1
 800677c:	4629      	mov	r1, r5
 800677e:	4630      	mov	r0, r6
 8006780:	f7ff ffa6 	bl	80066d0 <sbrk_aligned>
 8006784:	3001      	adds	r0, #1
 8006786:	d03a      	beq.n	80067fe <_malloc_r+0xea>
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	442b      	add	r3, r5
 800678c:	6023      	str	r3, [r4, #0]
 800678e:	f8d8 3000 	ldr.w	r3, [r8]
 8006792:	685a      	ldr	r2, [r3, #4]
 8006794:	bb62      	cbnz	r2, 80067f0 <_malloc_r+0xdc>
 8006796:	f8c8 7000 	str.w	r7, [r8]
 800679a:	e00f      	b.n	80067bc <_malloc_r+0xa8>
 800679c:	6822      	ldr	r2, [r4, #0]
 800679e:	1b52      	subs	r2, r2, r5
 80067a0:	d420      	bmi.n	80067e4 <_malloc_r+0xd0>
 80067a2:	2a0b      	cmp	r2, #11
 80067a4:	d917      	bls.n	80067d6 <_malloc_r+0xc2>
 80067a6:	1961      	adds	r1, r4, r5
 80067a8:	42a3      	cmp	r3, r4
 80067aa:	6025      	str	r5, [r4, #0]
 80067ac:	bf18      	it	ne
 80067ae:	6059      	strne	r1, [r3, #4]
 80067b0:	6863      	ldr	r3, [r4, #4]
 80067b2:	bf08      	it	eq
 80067b4:	f8c8 1000 	streq.w	r1, [r8]
 80067b8:	5162      	str	r2, [r4, r5]
 80067ba:	604b      	str	r3, [r1, #4]
 80067bc:	4630      	mov	r0, r6
 80067be:	f000 f82f 	bl	8006820 <__malloc_unlock>
 80067c2:	f104 000b 	add.w	r0, r4, #11
 80067c6:	1d23      	adds	r3, r4, #4
 80067c8:	f020 0007 	bic.w	r0, r0, #7
 80067cc:	1ac2      	subs	r2, r0, r3
 80067ce:	bf1c      	itt	ne
 80067d0:	1a1b      	subne	r3, r3, r0
 80067d2:	50a3      	strne	r3, [r4, r2]
 80067d4:	e7af      	b.n	8006736 <_malloc_r+0x22>
 80067d6:	6862      	ldr	r2, [r4, #4]
 80067d8:	42a3      	cmp	r3, r4
 80067da:	bf0c      	ite	eq
 80067dc:	f8c8 2000 	streq.w	r2, [r8]
 80067e0:	605a      	strne	r2, [r3, #4]
 80067e2:	e7eb      	b.n	80067bc <_malloc_r+0xa8>
 80067e4:	4623      	mov	r3, r4
 80067e6:	6864      	ldr	r4, [r4, #4]
 80067e8:	e7ae      	b.n	8006748 <_malloc_r+0x34>
 80067ea:	463c      	mov	r4, r7
 80067ec:	687f      	ldr	r7, [r7, #4]
 80067ee:	e7b6      	b.n	800675e <_malloc_r+0x4a>
 80067f0:	461a      	mov	r2, r3
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	42a3      	cmp	r3, r4
 80067f6:	d1fb      	bne.n	80067f0 <_malloc_r+0xdc>
 80067f8:	2300      	movs	r3, #0
 80067fa:	6053      	str	r3, [r2, #4]
 80067fc:	e7de      	b.n	80067bc <_malloc_r+0xa8>
 80067fe:	230c      	movs	r3, #12
 8006800:	6033      	str	r3, [r6, #0]
 8006802:	4630      	mov	r0, r6
 8006804:	f000 f80c 	bl	8006820 <__malloc_unlock>
 8006808:	e794      	b.n	8006734 <_malloc_r+0x20>
 800680a:	6005      	str	r5, [r0, #0]
 800680c:	e7d6      	b.n	80067bc <_malloc_r+0xa8>
 800680e:	bf00      	nop
 8006810:	20004354 	.word	0x20004354

08006814 <__malloc_lock>:
 8006814:	4801      	ldr	r0, [pc, #4]	@ (800681c <__malloc_lock+0x8>)
 8006816:	f7ff bf00 	b.w	800661a <__retarget_lock_acquire_recursive>
 800681a:	bf00      	nop
 800681c:	2000434c 	.word	0x2000434c

08006820 <__malloc_unlock>:
 8006820:	4801      	ldr	r0, [pc, #4]	@ (8006828 <__malloc_unlock+0x8>)
 8006822:	f7ff befb 	b.w	800661c <__retarget_lock_release_recursive>
 8006826:	bf00      	nop
 8006828:	2000434c 	.word	0x2000434c

0800682c <__sfputc_r>:
 800682c:	6893      	ldr	r3, [r2, #8]
 800682e:	3b01      	subs	r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	b410      	push	{r4}
 8006834:	6093      	str	r3, [r2, #8]
 8006836:	da08      	bge.n	800684a <__sfputc_r+0x1e>
 8006838:	6994      	ldr	r4, [r2, #24]
 800683a:	42a3      	cmp	r3, r4
 800683c:	db01      	blt.n	8006842 <__sfputc_r+0x16>
 800683e:	290a      	cmp	r1, #10
 8006840:	d103      	bne.n	800684a <__sfputc_r+0x1e>
 8006842:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006846:	f7ff bd84 	b.w	8006352 <__swbuf_r>
 800684a:	6813      	ldr	r3, [r2, #0]
 800684c:	1c58      	adds	r0, r3, #1
 800684e:	6010      	str	r0, [r2, #0]
 8006850:	7019      	strb	r1, [r3, #0]
 8006852:	4608      	mov	r0, r1
 8006854:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006858:	4770      	bx	lr

0800685a <__sfputs_r>:
 800685a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800685c:	4606      	mov	r6, r0
 800685e:	460f      	mov	r7, r1
 8006860:	4614      	mov	r4, r2
 8006862:	18d5      	adds	r5, r2, r3
 8006864:	42ac      	cmp	r4, r5
 8006866:	d101      	bne.n	800686c <__sfputs_r+0x12>
 8006868:	2000      	movs	r0, #0
 800686a:	e007      	b.n	800687c <__sfputs_r+0x22>
 800686c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006870:	463a      	mov	r2, r7
 8006872:	4630      	mov	r0, r6
 8006874:	f7ff ffda 	bl	800682c <__sfputc_r>
 8006878:	1c43      	adds	r3, r0, #1
 800687a:	d1f3      	bne.n	8006864 <__sfputs_r+0xa>
 800687c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006880 <_vfiprintf_r>:
 8006880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006884:	460d      	mov	r5, r1
 8006886:	b09d      	sub	sp, #116	@ 0x74
 8006888:	4614      	mov	r4, r2
 800688a:	4698      	mov	r8, r3
 800688c:	4606      	mov	r6, r0
 800688e:	b118      	cbz	r0, 8006898 <_vfiprintf_r+0x18>
 8006890:	6a03      	ldr	r3, [r0, #32]
 8006892:	b90b      	cbnz	r3, 8006898 <_vfiprintf_r+0x18>
 8006894:	f7ff fc74 	bl	8006180 <__sinit>
 8006898:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800689a:	07d9      	lsls	r1, r3, #31
 800689c:	d405      	bmi.n	80068aa <_vfiprintf_r+0x2a>
 800689e:	89ab      	ldrh	r3, [r5, #12]
 80068a0:	059a      	lsls	r2, r3, #22
 80068a2:	d402      	bmi.n	80068aa <_vfiprintf_r+0x2a>
 80068a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068a6:	f7ff feb8 	bl	800661a <__retarget_lock_acquire_recursive>
 80068aa:	89ab      	ldrh	r3, [r5, #12]
 80068ac:	071b      	lsls	r3, r3, #28
 80068ae:	d501      	bpl.n	80068b4 <_vfiprintf_r+0x34>
 80068b0:	692b      	ldr	r3, [r5, #16]
 80068b2:	b99b      	cbnz	r3, 80068dc <_vfiprintf_r+0x5c>
 80068b4:	4629      	mov	r1, r5
 80068b6:	4630      	mov	r0, r6
 80068b8:	f7ff fd8a 	bl	80063d0 <__swsetup_r>
 80068bc:	b170      	cbz	r0, 80068dc <_vfiprintf_r+0x5c>
 80068be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80068c0:	07dc      	lsls	r4, r3, #31
 80068c2:	d504      	bpl.n	80068ce <_vfiprintf_r+0x4e>
 80068c4:	f04f 30ff 	mov.w	r0, #4294967295
 80068c8:	b01d      	add	sp, #116	@ 0x74
 80068ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068ce:	89ab      	ldrh	r3, [r5, #12]
 80068d0:	0598      	lsls	r0, r3, #22
 80068d2:	d4f7      	bmi.n	80068c4 <_vfiprintf_r+0x44>
 80068d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80068d6:	f7ff fea1 	bl	800661c <__retarget_lock_release_recursive>
 80068da:	e7f3      	b.n	80068c4 <_vfiprintf_r+0x44>
 80068dc:	2300      	movs	r3, #0
 80068de:	9309      	str	r3, [sp, #36]	@ 0x24
 80068e0:	2320      	movs	r3, #32
 80068e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80068e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80068ea:	2330      	movs	r3, #48	@ 0x30
 80068ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a9c <_vfiprintf_r+0x21c>
 80068f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80068f4:	f04f 0901 	mov.w	r9, #1
 80068f8:	4623      	mov	r3, r4
 80068fa:	469a      	mov	sl, r3
 80068fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006900:	b10a      	cbz	r2, 8006906 <_vfiprintf_r+0x86>
 8006902:	2a25      	cmp	r2, #37	@ 0x25
 8006904:	d1f9      	bne.n	80068fa <_vfiprintf_r+0x7a>
 8006906:	ebba 0b04 	subs.w	fp, sl, r4
 800690a:	d00b      	beq.n	8006924 <_vfiprintf_r+0xa4>
 800690c:	465b      	mov	r3, fp
 800690e:	4622      	mov	r2, r4
 8006910:	4629      	mov	r1, r5
 8006912:	4630      	mov	r0, r6
 8006914:	f7ff ffa1 	bl	800685a <__sfputs_r>
 8006918:	3001      	adds	r0, #1
 800691a:	f000 80a7 	beq.w	8006a6c <_vfiprintf_r+0x1ec>
 800691e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006920:	445a      	add	r2, fp
 8006922:	9209      	str	r2, [sp, #36]	@ 0x24
 8006924:	f89a 3000 	ldrb.w	r3, [sl]
 8006928:	2b00      	cmp	r3, #0
 800692a:	f000 809f 	beq.w	8006a6c <_vfiprintf_r+0x1ec>
 800692e:	2300      	movs	r3, #0
 8006930:	f04f 32ff 	mov.w	r2, #4294967295
 8006934:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006938:	f10a 0a01 	add.w	sl, sl, #1
 800693c:	9304      	str	r3, [sp, #16]
 800693e:	9307      	str	r3, [sp, #28]
 8006940:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006944:	931a      	str	r3, [sp, #104]	@ 0x68
 8006946:	4654      	mov	r4, sl
 8006948:	2205      	movs	r2, #5
 800694a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800694e:	4853      	ldr	r0, [pc, #332]	@ (8006a9c <_vfiprintf_r+0x21c>)
 8006950:	f7f9 fc46 	bl	80001e0 <memchr>
 8006954:	9a04      	ldr	r2, [sp, #16]
 8006956:	b9d8      	cbnz	r0, 8006990 <_vfiprintf_r+0x110>
 8006958:	06d1      	lsls	r1, r2, #27
 800695a:	bf44      	itt	mi
 800695c:	2320      	movmi	r3, #32
 800695e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006962:	0713      	lsls	r3, r2, #28
 8006964:	bf44      	itt	mi
 8006966:	232b      	movmi	r3, #43	@ 0x2b
 8006968:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800696c:	f89a 3000 	ldrb.w	r3, [sl]
 8006970:	2b2a      	cmp	r3, #42	@ 0x2a
 8006972:	d015      	beq.n	80069a0 <_vfiprintf_r+0x120>
 8006974:	9a07      	ldr	r2, [sp, #28]
 8006976:	4654      	mov	r4, sl
 8006978:	2000      	movs	r0, #0
 800697a:	f04f 0c0a 	mov.w	ip, #10
 800697e:	4621      	mov	r1, r4
 8006980:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006984:	3b30      	subs	r3, #48	@ 0x30
 8006986:	2b09      	cmp	r3, #9
 8006988:	d94b      	bls.n	8006a22 <_vfiprintf_r+0x1a2>
 800698a:	b1b0      	cbz	r0, 80069ba <_vfiprintf_r+0x13a>
 800698c:	9207      	str	r2, [sp, #28]
 800698e:	e014      	b.n	80069ba <_vfiprintf_r+0x13a>
 8006990:	eba0 0308 	sub.w	r3, r0, r8
 8006994:	fa09 f303 	lsl.w	r3, r9, r3
 8006998:	4313      	orrs	r3, r2
 800699a:	9304      	str	r3, [sp, #16]
 800699c:	46a2      	mov	sl, r4
 800699e:	e7d2      	b.n	8006946 <_vfiprintf_r+0xc6>
 80069a0:	9b03      	ldr	r3, [sp, #12]
 80069a2:	1d19      	adds	r1, r3, #4
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	9103      	str	r1, [sp, #12]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	bfbb      	ittet	lt
 80069ac:	425b      	neglt	r3, r3
 80069ae:	f042 0202 	orrlt.w	r2, r2, #2
 80069b2:	9307      	strge	r3, [sp, #28]
 80069b4:	9307      	strlt	r3, [sp, #28]
 80069b6:	bfb8      	it	lt
 80069b8:	9204      	strlt	r2, [sp, #16]
 80069ba:	7823      	ldrb	r3, [r4, #0]
 80069bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80069be:	d10a      	bne.n	80069d6 <_vfiprintf_r+0x156>
 80069c0:	7863      	ldrb	r3, [r4, #1]
 80069c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80069c4:	d132      	bne.n	8006a2c <_vfiprintf_r+0x1ac>
 80069c6:	9b03      	ldr	r3, [sp, #12]
 80069c8:	1d1a      	adds	r2, r3, #4
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	9203      	str	r2, [sp, #12]
 80069ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80069d2:	3402      	adds	r4, #2
 80069d4:	9305      	str	r3, [sp, #20]
 80069d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006aac <_vfiprintf_r+0x22c>
 80069da:	7821      	ldrb	r1, [r4, #0]
 80069dc:	2203      	movs	r2, #3
 80069de:	4650      	mov	r0, sl
 80069e0:	f7f9 fbfe 	bl	80001e0 <memchr>
 80069e4:	b138      	cbz	r0, 80069f6 <_vfiprintf_r+0x176>
 80069e6:	9b04      	ldr	r3, [sp, #16]
 80069e8:	eba0 000a 	sub.w	r0, r0, sl
 80069ec:	2240      	movs	r2, #64	@ 0x40
 80069ee:	4082      	lsls	r2, r0
 80069f0:	4313      	orrs	r3, r2
 80069f2:	3401      	adds	r4, #1
 80069f4:	9304      	str	r3, [sp, #16]
 80069f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069fa:	4829      	ldr	r0, [pc, #164]	@ (8006aa0 <_vfiprintf_r+0x220>)
 80069fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006a00:	2206      	movs	r2, #6
 8006a02:	f7f9 fbed 	bl	80001e0 <memchr>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	d03f      	beq.n	8006a8a <_vfiprintf_r+0x20a>
 8006a0a:	4b26      	ldr	r3, [pc, #152]	@ (8006aa4 <_vfiprintf_r+0x224>)
 8006a0c:	bb1b      	cbnz	r3, 8006a56 <_vfiprintf_r+0x1d6>
 8006a0e:	9b03      	ldr	r3, [sp, #12]
 8006a10:	3307      	adds	r3, #7
 8006a12:	f023 0307 	bic.w	r3, r3, #7
 8006a16:	3308      	adds	r3, #8
 8006a18:	9303      	str	r3, [sp, #12]
 8006a1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a1c:	443b      	add	r3, r7
 8006a1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a20:	e76a      	b.n	80068f8 <_vfiprintf_r+0x78>
 8006a22:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a26:	460c      	mov	r4, r1
 8006a28:	2001      	movs	r0, #1
 8006a2a:	e7a8      	b.n	800697e <_vfiprintf_r+0xfe>
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	3401      	adds	r4, #1
 8006a30:	9305      	str	r3, [sp, #20]
 8006a32:	4619      	mov	r1, r3
 8006a34:	f04f 0c0a 	mov.w	ip, #10
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006a3e:	3a30      	subs	r2, #48	@ 0x30
 8006a40:	2a09      	cmp	r2, #9
 8006a42:	d903      	bls.n	8006a4c <_vfiprintf_r+0x1cc>
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d0c6      	beq.n	80069d6 <_vfiprintf_r+0x156>
 8006a48:	9105      	str	r1, [sp, #20]
 8006a4a:	e7c4      	b.n	80069d6 <_vfiprintf_r+0x156>
 8006a4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006a50:	4604      	mov	r4, r0
 8006a52:	2301      	movs	r3, #1
 8006a54:	e7f0      	b.n	8006a38 <_vfiprintf_r+0x1b8>
 8006a56:	ab03      	add	r3, sp, #12
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	462a      	mov	r2, r5
 8006a5c:	4b12      	ldr	r3, [pc, #72]	@ (8006aa8 <_vfiprintf_r+0x228>)
 8006a5e:	a904      	add	r1, sp, #16
 8006a60:	4630      	mov	r0, r6
 8006a62:	f3af 8000 	nop.w
 8006a66:	4607      	mov	r7, r0
 8006a68:	1c78      	adds	r0, r7, #1
 8006a6a:	d1d6      	bne.n	8006a1a <_vfiprintf_r+0x19a>
 8006a6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a6e:	07d9      	lsls	r1, r3, #31
 8006a70:	d405      	bmi.n	8006a7e <_vfiprintf_r+0x1fe>
 8006a72:	89ab      	ldrh	r3, [r5, #12]
 8006a74:	059a      	lsls	r2, r3, #22
 8006a76:	d402      	bmi.n	8006a7e <_vfiprintf_r+0x1fe>
 8006a78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a7a:	f7ff fdcf 	bl	800661c <__retarget_lock_release_recursive>
 8006a7e:	89ab      	ldrh	r3, [r5, #12]
 8006a80:	065b      	lsls	r3, r3, #25
 8006a82:	f53f af1f 	bmi.w	80068c4 <_vfiprintf_r+0x44>
 8006a86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a88:	e71e      	b.n	80068c8 <_vfiprintf_r+0x48>
 8006a8a:	ab03      	add	r3, sp, #12
 8006a8c:	9300      	str	r3, [sp, #0]
 8006a8e:	462a      	mov	r2, r5
 8006a90:	4b05      	ldr	r3, [pc, #20]	@ (8006aa8 <_vfiprintf_r+0x228>)
 8006a92:	a904      	add	r1, sp, #16
 8006a94:	4630      	mov	r0, r6
 8006a96:	f000 f879 	bl	8006b8c <_printf_i>
 8006a9a:	e7e4      	b.n	8006a66 <_vfiprintf_r+0x1e6>
 8006a9c:	08007140 	.word	0x08007140
 8006aa0:	0800714a 	.word	0x0800714a
 8006aa4:	00000000 	.word	0x00000000
 8006aa8:	0800685b 	.word	0x0800685b
 8006aac:	08007146 	.word	0x08007146

08006ab0 <_printf_common>:
 8006ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab4:	4616      	mov	r6, r2
 8006ab6:	4698      	mov	r8, r3
 8006ab8:	688a      	ldr	r2, [r1, #8]
 8006aba:	690b      	ldr	r3, [r1, #16]
 8006abc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	bfb8      	it	lt
 8006ac4:	4613      	movlt	r3, r2
 8006ac6:	6033      	str	r3, [r6, #0]
 8006ac8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006acc:	4607      	mov	r7, r0
 8006ace:	460c      	mov	r4, r1
 8006ad0:	b10a      	cbz	r2, 8006ad6 <_printf_common+0x26>
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	6033      	str	r3, [r6, #0]
 8006ad6:	6823      	ldr	r3, [r4, #0]
 8006ad8:	0699      	lsls	r1, r3, #26
 8006ada:	bf42      	ittt	mi
 8006adc:	6833      	ldrmi	r3, [r6, #0]
 8006ade:	3302      	addmi	r3, #2
 8006ae0:	6033      	strmi	r3, [r6, #0]
 8006ae2:	6825      	ldr	r5, [r4, #0]
 8006ae4:	f015 0506 	ands.w	r5, r5, #6
 8006ae8:	d106      	bne.n	8006af8 <_printf_common+0x48>
 8006aea:	f104 0a19 	add.w	sl, r4, #25
 8006aee:	68e3      	ldr	r3, [r4, #12]
 8006af0:	6832      	ldr	r2, [r6, #0]
 8006af2:	1a9b      	subs	r3, r3, r2
 8006af4:	42ab      	cmp	r3, r5
 8006af6:	dc26      	bgt.n	8006b46 <_printf_common+0x96>
 8006af8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006afc:	6822      	ldr	r2, [r4, #0]
 8006afe:	3b00      	subs	r3, #0
 8006b00:	bf18      	it	ne
 8006b02:	2301      	movne	r3, #1
 8006b04:	0692      	lsls	r2, r2, #26
 8006b06:	d42b      	bmi.n	8006b60 <_printf_common+0xb0>
 8006b08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b0c:	4641      	mov	r1, r8
 8006b0e:	4638      	mov	r0, r7
 8006b10:	47c8      	blx	r9
 8006b12:	3001      	adds	r0, #1
 8006b14:	d01e      	beq.n	8006b54 <_printf_common+0xa4>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	6922      	ldr	r2, [r4, #16]
 8006b1a:	f003 0306 	and.w	r3, r3, #6
 8006b1e:	2b04      	cmp	r3, #4
 8006b20:	bf02      	ittt	eq
 8006b22:	68e5      	ldreq	r5, [r4, #12]
 8006b24:	6833      	ldreq	r3, [r6, #0]
 8006b26:	1aed      	subeq	r5, r5, r3
 8006b28:	68a3      	ldr	r3, [r4, #8]
 8006b2a:	bf0c      	ite	eq
 8006b2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b30:	2500      	movne	r5, #0
 8006b32:	4293      	cmp	r3, r2
 8006b34:	bfc4      	itt	gt
 8006b36:	1a9b      	subgt	r3, r3, r2
 8006b38:	18ed      	addgt	r5, r5, r3
 8006b3a:	2600      	movs	r6, #0
 8006b3c:	341a      	adds	r4, #26
 8006b3e:	42b5      	cmp	r5, r6
 8006b40:	d11a      	bne.n	8006b78 <_printf_common+0xc8>
 8006b42:	2000      	movs	r0, #0
 8006b44:	e008      	b.n	8006b58 <_printf_common+0xa8>
 8006b46:	2301      	movs	r3, #1
 8006b48:	4652      	mov	r2, sl
 8006b4a:	4641      	mov	r1, r8
 8006b4c:	4638      	mov	r0, r7
 8006b4e:	47c8      	blx	r9
 8006b50:	3001      	adds	r0, #1
 8006b52:	d103      	bne.n	8006b5c <_printf_common+0xac>
 8006b54:	f04f 30ff 	mov.w	r0, #4294967295
 8006b58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	e7c6      	b.n	8006aee <_printf_common+0x3e>
 8006b60:	18e1      	adds	r1, r4, r3
 8006b62:	1c5a      	adds	r2, r3, #1
 8006b64:	2030      	movs	r0, #48	@ 0x30
 8006b66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b6a:	4422      	add	r2, r4
 8006b6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b70:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b74:	3302      	adds	r3, #2
 8006b76:	e7c7      	b.n	8006b08 <_printf_common+0x58>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	4622      	mov	r2, r4
 8006b7c:	4641      	mov	r1, r8
 8006b7e:	4638      	mov	r0, r7
 8006b80:	47c8      	blx	r9
 8006b82:	3001      	adds	r0, #1
 8006b84:	d0e6      	beq.n	8006b54 <_printf_common+0xa4>
 8006b86:	3601      	adds	r6, #1
 8006b88:	e7d9      	b.n	8006b3e <_printf_common+0x8e>
	...

08006b8c <_printf_i>:
 8006b8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b90:	7e0f      	ldrb	r7, [r1, #24]
 8006b92:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b94:	2f78      	cmp	r7, #120	@ 0x78
 8006b96:	4691      	mov	r9, r2
 8006b98:	4680      	mov	r8, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	469a      	mov	sl, r3
 8006b9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ba2:	d807      	bhi.n	8006bb4 <_printf_i+0x28>
 8006ba4:	2f62      	cmp	r7, #98	@ 0x62
 8006ba6:	d80a      	bhi.n	8006bbe <_printf_i+0x32>
 8006ba8:	2f00      	cmp	r7, #0
 8006baa:	f000 80d2 	beq.w	8006d52 <_printf_i+0x1c6>
 8006bae:	2f58      	cmp	r7, #88	@ 0x58
 8006bb0:	f000 80b9 	beq.w	8006d26 <_printf_i+0x19a>
 8006bb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bb8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006bbc:	e03a      	b.n	8006c34 <_printf_i+0xa8>
 8006bbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006bc2:	2b15      	cmp	r3, #21
 8006bc4:	d8f6      	bhi.n	8006bb4 <_printf_i+0x28>
 8006bc6:	a101      	add	r1, pc, #4	@ (adr r1, 8006bcc <_printf_i+0x40>)
 8006bc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bcc:	08006c25 	.word	0x08006c25
 8006bd0:	08006c39 	.word	0x08006c39
 8006bd4:	08006bb5 	.word	0x08006bb5
 8006bd8:	08006bb5 	.word	0x08006bb5
 8006bdc:	08006bb5 	.word	0x08006bb5
 8006be0:	08006bb5 	.word	0x08006bb5
 8006be4:	08006c39 	.word	0x08006c39
 8006be8:	08006bb5 	.word	0x08006bb5
 8006bec:	08006bb5 	.word	0x08006bb5
 8006bf0:	08006bb5 	.word	0x08006bb5
 8006bf4:	08006bb5 	.word	0x08006bb5
 8006bf8:	08006d39 	.word	0x08006d39
 8006bfc:	08006c63 	.word	0x08006c63
 8006c00:	08006cf3 	.word	0x08006cf3
 8006c04:	08006bb5 	.word	0x08006bb5
 8006c08:	08006bb5 	.word	0x08006bb5
 8006c0c:	08006d5b 	.word	0x08006d5b
 8006c10:	08006bb5 	.word	0x08006bb5
 8006c14:	08006c63 	.word	0x08006c63
 8006c18:	08006bb5 	.word	0x08006bb5
 8006c1c:	08006bb5 	.word	0x08006bb5
 8006c20:	08006cfb 	.word	0x08006cfb
 8006c24:	6833      	ldr	r3, [r6, #0]
 8006c26:	1d1a      	adds	r2, r3, #4
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	6032      	str	r2, [r6, #0]
 8006c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c34:	2301      	movs	r3, #1
 8006c36:	e09d      	b.n	8006d74 <_printf_i+0x1e8>
 8006c38:	6833      	ldr	r3, [r6, #0]
 8006c3a:	6820      	ldr	r0, [r4, #0]
 8006c3c:	1d19      	adds	r1, r3, #4
 8006c3e:	6031      	str	r1, [r6, #0]
 8006c40:	0606      	lsls	r6, r0, #24
 8006c42:	d501      	bpl.n	8006c48 <_printf_i+0xbc>
 8006c44:	681d      	ldr	r5, [r3, #0]
 8006c46:	e003      	b.n	8006c50 <_printf_i+0xc4>
 8006c48:	0645      	lsls	r5, r0, #25
 8006c4a:	d5fb      	bpl.n	8006c44 <_printf_i+0xb8>
 8006c4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c50:	2d00      	cmp	r5, #0
 8006c52:	da03      	bge.n	8006c5c <_printf_i+0xd0>
 8006c54:	232d      	movs	r3, #45	@ 0x2d
 8006c56:	426d      	negs	r5, r5
 8006c58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c5c:	4859      	ldr	r0, [pc, #356]	@ (8006dc4 <_printf_i+0x238>)
 8006c5e:	230a      	movs	r3, #10
 8006c60:	e011      	b.n	8006c86 <_printf_i+0xfa>
 8006c62:	6821      	ldr	r1, [r4, #0]
 8006c64:	6833      	ldr	r3, [r6, #0]
 8006c66:	0608      	lsls	r0, r1, #24
 8006c68:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c6c:	d402      	bmi.n	8006c74 <_printf_i+0xe8>
 8006c6e:	0649      	lsls	r1, r1, #25
 8006c70:	bf48      	it	mi
 8006c72:	b2ad      	uxthmi	r5, r5
 8006c74:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c76:	4853      	ldr	r0, [pc, #332]	@ (8006dc4 <_printf_i+0x238>)
 8006c78:	6033      	str	r3, [r6, #0]
 8006c7a:	bf14      	ite	ne
 8006c7c:	230a      	movne	r3, #10
 8006c7e:	2308      	moveq	r3, #8
 8006c80:	2100      	movs	r1, #0
 8006c82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c86:	6866      	ldr	r6, [r4, #4]
 8006c88:	60a6      	str	r6, [r4, #8]
 8006c8a:	2e00      	cmp	r6, #0
 8006c8c:	bfa2      	ittt	ge
 8006c8e:	6821      	ldrge	r1, [r4, #0]
 8006c90:	f021 0104 	bicge.w	r1, r1, #4
 8006c94:	6021      	strge	r1, [r4, #0]
 8006c96:	b90d      	cbnz	r5, 8006c9c <_printf_i+0x110>
 8006c98:	2e00      	cmp	r6, #0
 8006c9a:	d04b      	beq.n	8006d34 <_printf_i+0x1a8>
 8006c9c:	4616      	mov	r6, r2
 8006c9e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006ca2:	fb03 5711 	mls	r7, r3, r1, r5
 8006ca6:	5dc7      	ldrb	r7, [r0, r7]
 8006ca8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cac:	462f      	mov	r7, r5
 8006cae:	42bb      	cmp	r3, r7
 8006cb0:	460d      	mov	r5, r1
 8006cb2:	d9f4      	bls.n	8006c9e <_printf_i+0x112>
 8006cb4:	2b08      	cmp	r3, #8
 8006cb6:	d10b      	bne.n	8006cd0 <_printf_i+0x144>
 8006cb8:	6823      	ldr	r3, [r4, #0]
 8006cba:	07df      	lsls	r7, r3, #31
 8006cbc:	d508      	bpl.n	8006cd0 <_printf_i+0x144>
 8006cbe:	6923      	ldr	r3, [r4, #16]
 8006cc0:	6861      	ldr	r1, [r4, #4]
 8006cc2:	4299      	cmp	r1, r3
 8006cc4:	bfde      	ittt	le
 8006cc6:	2330      	movle	r3, #48	@ 0x30
 8006cc8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006ccc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006cd0:	1b92      	subs	r2, r2, r6
 8006cd2:	6122      	str	r2, [r4, #16]
 8006cd4:	f8cd a000 	str.w	sl, [sp]
 8006cd8:	464b      	mov	r3, r9
 8006cda:	aa03      	add	r2, sp, #12
 8006cdc:	4621      	mov	r1, r4
 8006cde:	4640      	mov	r0, r8
 8006ce0:	f7ff fee6 	bl	8006ab0 <_printf_common>
 8006ce4:	3001      	adds	r0, #1
 8006ce6:	d14a      	bne.n	8006d7e <_printf_i+0x1f2>
 8006ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cec:	b004      	add	sp, #16
 8006cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf2:	6823      	ldr	r3, [r4, #0]
 8006cf4:	f043 0320 	orr.w	r3, r3, #32
 8006cf8:	6023      	str	r3, [r4, #0]
 8006cfa:	4833      	ldr	r0, [pc, #204]	@ (8006dc8 <_printf_i+0x23c>)
 8006cfc:	2778      	movs	r7, #120	@ 0x78
 8006cfe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	6831      	ldr	r1, [r6, #0]
 8006d06:	061f      	lsls	r7, r3, #24
 8006d08:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d0c:	d402      	bmi.n	8006d14 <_printf_i+0x188>
 8006d0e:	065f      	lsls	r7, r3, #25
 8006d10:	bf48      	it	mi
 8006d12:	b2ad      	uxthmi	r5, r5
 8006d14:	6031      	str	r1, [r6, #0]
 8006d16:	07d9      	lsls	r1, r3, #31
 8006d18:	bf44      	itt	mi
 8006d1a:	f043 0320 	orrmi.w	r3, r3, #32
 8006d1e:	6023      	strmi	r3, [r4, #0]
 8006d20:	b11d      	cbz	r5, 8006d2a <_printf_i+0x19e>
 8006d22:	2310      	movs	r3, #16
 8006d24:	e7ac      	b.n	8006c80 <_printf_i+0xf4>
 8006d26:	4827      	ldr	r0, [pc, #156]	@ (8006dc4 <_printf_i+0x238>)
 8006d28:	e7e9      	b.n	8006cfe <_printf_i+0x172>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	f023 0320 	bic.w	r3, r3, #32
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	e7f6      	b.n	8006d22 <_printf_i+0x196>
 8006d34:	4616      	mov	r6, r2
 8006d36:	e7bd      	b.n	8006cb4 <_printf_i+0x128>
 8006d38:	6833      	ldr	r3, [r6, #0]
 8006d3a:	6825      	ldr	r5, [r4, #0]
 8006d3c:	6961      	ldr	r1, [r4, #20]
 8006d3e:	1d18      	adds	r0, r3, #4
 8006d40:	6030      	str	r0, [r6, #0]
 8006d42:	062e      	lsls	r6, r5, #24
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	d501      	bpl.n	8006d4c <_printf_i+0x1c0>
 8006d48:	6019      	str	r1, [r3, #0]
 8006d4a:	e002      	b.n	8006d52 <_printf_i+0x1c6>
 8006d4c:	0668      	lsls	r0, r5, #25
 8006d4e:	d5fb      	bpl.n	8006d48 <_printf_i+0x1bc>
 8006d50:	8019      	strh	r1, [r3, #0]
 8006d52:	2300      	movs	r3, #0
 8006d54:	6123      	str	r3, [r4, #16]
 8006d56:	4616      	mov	r6, r2
 8006d58:	e7bc      	b.n	8006cd4 <_printf_i+0x148>
 8006d5a:	6833      	ldr	r3, [r6, #0]
 8006d5c:	1d1a      	adds	r2, r3, #4
 8006d5e:	6032      	str	r2, [r6, #0]
 8006d60:	681e      	ldr	r6, [r3, #0]
 8006d62:	6862      	ldr	r2, [r4, #4]
 8006d64:	2100      	movs	r1, #0
 8006d66:	4630      	mov	r0, r6
 8006d68:	f7f9 fa3a 	bl	80001e0 <memchr>
 8006d6c:	b108      	cbz	r0, 8006d72 <_printf_i+0x1e6>
 8006d6e:	1b80      	subs	r0, r0, r6
 8006d70:	6060      	str	r0, [r4, #4]
 8006d72:	6863      	ldr	r3, [r4, #4]
 8006d74:	6123      	str	r3, [r4, #16]
 8006d76:	2300      	movs	r3, #0
 8006d78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d7c:	e7aa      	b.n	8006cd4 <_printf_i+0x148>
 8006d7e:	6923      	ldr	r3, [r4, #16]
 8006d80:	4632      	mov	r2, r6
 8006d82:	4649      	mov	r1, r9
 8006d84:	4640      	mov	r0, r8
 8006d86:	47d0      	blx	sl
 8006d88:	3001      	adds	r0, #1
 8006d8a:	d0ad      	beq.n	8006ce8 <_printf_i+0x15c>
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	079b      	lsls	r3, r3, #30
 8006d90:	d413      	bmi.n	8006dba <_printf_i+0x22e>
 8006d92:	68e0      	ldr	r0, [r4, #12]
 8006d94:	9b03      	ldr	r3, [sp, #12]
 8006d96:	4298      	cmp	r0, r3
 8006d98:	bfb8      	it	lt
 8006d9a:	4618      	movlt	r0, r3
 8006d9c:	e7a6      	b.n	8006cec <_printf_i+0x160>
 8006d9e:	2301      	movs	r3, #1
 8006da0:	4632      	mov	r2, r6
 8006da2:	4649      	mov	r1, r9
 8006da4:	4640      	mov	r0, r8
 8006da6:	47d0      	blx	sl
 8006da8:	3001      	adds	r0, #1
 8006daa:	d09d      	beq.n	8006ce8 <_printf_i+0x15c>
 8006dac:	3501      	adds	r5, #1
 8006dae:	68e3      	ldr	r3, [r4, #12]
 8006db0:	9903      	ldr	r1, [sp, #12]
 8006db2:	1a5b      	subs	r3, r3, r1
 8006db4:	42ab      	cmp	r3, r5
 8006db6:	dcf2      	bgt.n	8006d9e <_printf_i+0x212>
 8006db8:	e7eb      	b.n	8006d92 <_printf_i+0x206>
 8006dba:	2500      	movs	r5, #0
 8006dbc:	f104 0619 	add.w	r6, r4, #25
 8006dc0:	e7f5      	b.n	8006dae <_printf_i+0x222>
 8006dc2:	bf00      	nop
 8006dc4:	08007151 	.word	0x08007151
 8006dc8:	08007162 	.word	0x08007162

08006dcc <__sflush_r>:
 8006dcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd4:	0716      	lsls	r6, r2, #28
 8006dd6:	4605      	mov	r5, r0
 8006dd8:	460c      	mov	r4, r1
 8006dda:	d454      	bmi.n	8006e86 <__sflush_r+0xba>
 8006ddc:	684b      	ldr	r3, [r1, #4]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	dc02      	bgt.n	8006de8 <__sflush_r+0x1c>
 8006de2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	dd48      	ble.n	8006e7a <__sflush_r+0xae>
 8006de8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dea:	2e00      	cmp	r6, #0
 8006dec:	d045      	beq.n	8006e7a <__sflush_r+0xae>
 8006dee:	2300      	movs	r3, #0
 8006df0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006df4:	682f      	ldr	r7, [r5, #0]
 8006df6:	6a21      	ldr	r1, [r4, #32]
 8006df8:	602b      	str	r3, [r5, #0]
 8006dfa:	d030      	beq.n	8006e5e <__sflush_r+0x92>
 8006dfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dfe:	89a3      	ldrh	r3, [r4, #12]
 8006e00:	0759      	lsls	r1, r3, #29
 8006e02:	d505      	bpl.n	8006e10 <__sflush_r+0x44>
 8006e04:	6863      	ldr	r3, [r4, #4]
 8006e06:	1ad2      	subs	r2, r2, r3
 8006e08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e0a:	b10b      	cbz	r3, 8006e10 <__sflush_r+0x44>
 8006e0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e0e:	1ad2      	subs	r2, r2, r3
 8006e10:	2300      	movs	r3, #0
 8006e12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e14:	6a21      	ldr	r1, [r4, #32]
 8006e16:	4628      	mov	r0, r5
 8006e18:	47b0      	blx	r6
 8006e1a:	1c43      	adds	r3, r0, #1
 8006e1c:	89a3      	ldrh	r3, [r4, #12]
 8006e1e:	d106      	bne.n	8006e2e <__sflush_r+0x62>
 8006e20:	6829      	ldr	r1, [r5, #0]
 8006e22:	291d      	cmp	r1, #29
 8006e24:	d82b      	bhi.n	8006e7e <__sflush_r+0xb2>
 8006e26:	4a2a      	ldr	r2, [pc, #168]	@ (8006ed0 <__sflush_r+0x104>)
 8006e28:	410a      	asrs	r2, r1
 8006e2a:	07d6      	lsls	r6, r2, #31
 8006e2c:	d427      	bmi.n	8006e7e <__sflush_r+0xb2>
 8006e2e:	2200      	movs	r2, #0
 8006e30:	6062      	str	r2, [r4, #4]
 8006e32:	04d9      	lsls	r1, r3, #19
 8006e34:	6922      	ldr	r2, [r4, #16]
 8006e36:	6022      	str	r2, [r4, #0]
 8006e38:	d504      	bpl.n	8006e44 <__sflush_r+0x78>
 8006e3a:	1c42      	adds	r2, r0, #1
 8006e3c:	d101      	bne.n	8006e42 <__sflush_r+0x76>
 8006e3e:	682b      	ldr	r3, [r5, #0]
 8006e40:	b903      	cbnz	r3, 8006e44 <__sflush_r+0x78>
 8006e42:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e46:	602f      	str	r7, [r5, #0]
 8006e48:	b1b9      	cbz	r1, 8006e7a <__sflush_r+0xae>
 8006e4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e4e:	4299      	cmp	r1, r3
 8006e50:	d002      	beq.n	8006e58 <__sflush_r+0x8c>
 8006e52:	4628      	mov	r0, r5
 8006e54:	f7ff fbf2 	bl	800663c <_free_r>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e5c:	e00d      	b.n	8006e7a <__sflush_r+0xae>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4628      	mov	r0, r5
 8006e62:	47b0      	blx	r6
 8006e64:	4602      	mov	r2, r0
 8006e66:	1c50      	adds	r0, r2, #1
 8006e68:	d1c9      	bne.n	8006dfe <__sflush_r+0x32>
 8006e6a:	682b      	ldr	r3, [r5, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d0c6      	beq.n	8006dfe <__sflush_r+0x32>
 8006e70:	2b1d      	cmp	r3, #29
 8006e72:	d001      	beq.n	8006e78 <__sflush_r+0xac>
 8006e74:	2b16      	cmp	r3, #22
 8006e76:	d11e      	bne.n	8006eb6 <__sflush_r+0xea>
 8006e78:	602f      	str	r7, [r5, #0]
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	e022      	b.n	8006ec4 <__sflush_r+0xf8>
 8006e7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e82:	b21b      	sxth	r3, r3
 8006e84:	e01b      	b.n	8006ebe <__sflush_r+0xf2>
 8006e86:	690f      	ldr	r7, [r1, #16]
 8006e88:	2f00      	cmp	r7, #0
 8006e8a:	d0f6      	beq.n	8006e7a <__sflush_r+0xae>
 8006e8c:	0793      	lsls	r3, r2, #30
 8006e8e:	680e      	ldr	r6, [r1, #0]
 8006e90:	bf08      	it	eq
 8006e92:	694b      	ldreq	r3, [r1, #20]
 8006e94:	600f      	str	r7, [r1, #0]
 8006e96:	bf18      	it	ne
 8006e98:	2300      	movne	r3, #0
 8006e9a:	eba6 0807 	sub.w	r8, r6, r7
 8006e9e:	608b      	str	r3, [r1, #8]
 8006ea0:	f1b8 0f00 	cmp.w	r8, #0
 8006ea4:	dde9      	ble.n	8006e7a <__sflush_r+0xae>
 8006ea6:	6a21      	ldr	r1, [r4, #32]
 8006ea8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006eaa:	4643      	mov	r3, r8
 8006eac:	463a      	mov	r2, r7
 8006eae:	4628      	mov	r0, r5
 8006eb0:	47b0      	blx	r6
 8006eb2:	2800      	cmp	r0, #0
 8006eb4:	dc08      	bgt.n	8006ec8 <__sflush_r+0xfc>
 8006eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ebe:	81a3      	strh	r3, [r4, #12]
 8006ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ec8:	4407      	add	r7, r0
 8006eca:	eba8 0800 	sub.w	r8, r8, r0
 8006ece:	e7e7      	b.n	8006ea0 <__sflush_r+0xd4>
 8006ed0:	dfbffffe 	.word	0xdfbffffe

08006ed4 <_fflush_r>:
 8006ed4:	b538      	push	{r3, r4, r5, lr}
 8006ed6:	690b      	ldr	r3, [r1, #16]
 8006ed8:	4605      	mov	r5, r0
 8006eda:	460c      	mov	r4, r1
 8006edc:	b913      	cbnz	r3, 8006ee4 <_fflush_r+0x10>
 8006ede:	2500      	movs	r5, #0
 8006ee0:	4628      	mov	r0, r5
 8006ee2:	bd38      	pop	{r3, r4, r5, pc}
 8006ee4:	b118      	cbz	r0, 8006eee <_fflush_r+0x1a>
 8006ee6:	6a03      	ldr	r3, [r0, #32]
 8006ee8:	b90b      	cbnz	r3, 8006eee <_fflush_r+0x1a>
 8006eea:	f7ff f949 	bl	8006180 <__sinit>
 8006eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d0f3      	beq.n	8006ede <_fflush_r+0xa>
 8006ef6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ef8:	07d0      	lsls	r0, r2, #31
 8006efa:	d404      	bmi.n	8006f06 <_fflush_r+0x32>
 8006efc:	0599      	lsls	r1, r3, #22
 8006efe:	d402      	bmi.n	8006f06 <_fflush_r+0x32>
 8006f00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f02:	f7ff fb8a 	bl	800661a <__retarget_lock_acquire_recursive>
 8006f06:	4628      	mov	r0, r5
 8006f08:	4621      	mov	r1, r4
 8006f0a:	f7ff ff5f 	bl	8006dcc <__sflush_r>
 8006f0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f10:	07da      	lsls	r2, r3, #31
 8006f12:	4605      	mov	r5, r0
 8006f14:	d4e4      	bmi.n	8006ee0 <_fflush_r+0xc>
 8006f16:	89a3      	ldrh	r3, [r4, #12]
 8006f18:	059b      	lsls	r3, r3, #22
 8006f1a:	d4e1      	bmi.n	8006ee0 <_fflush_r+0xc>
 8006f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f1e:	f7ff fb7d 	bl	800661c <__retarget_lock_release_recursive>
 8006f22:	e7dd      	b.n	8006ee0 <_fflush_r+0xc>

08006f24 <__swhatbuf_r>:
 8006f24:	b570      	push	{r4, r5, r6, lr}
 8006f26:	460c      	mov	r4, r1
 8006f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f2c:	2900      	cmp	r1, #0
 8006f2e:	b096      	sub	sp, #88	@ 0x58
 8006f30:	4615      	mov	r5, r2
 8006f32:	461e      	mov	r6, r3
 8006f34:	da0d      	bge.n	8006f52 <__swhatbuf_r+0x2e>
 8006f36:	89a3      	ldrh	r3, [r4, #12]
 8006f38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006f3c:	f04f 0100 	mov.w	r1, #0
 8006f40:	bf14      	ite	ne
 8006f42:	2340      	movne	r3, #64	@ 0x40
 8006f44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006f48:	2000      	movs	r0, #0
 8006f4a:	6031      	str	r1, [r6, #0]
 8006f4c:	602b      	str	r3, [r5, #0]
 8006f4e:	b016      	add	sp, #88	@ 0x58
 8006f50:	bd70      	pop	{r4, r5, r6, pc}
 8006f52:	466a      	mov	r2, sp
 8006f54:	f000 f848 	bl	8006fe8 <_fstat_r>
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	dbec      	blt.n	8006f36 <__swhatbuf_r+0x12>
 8006f5c:	9901      	ldr	r1, [sp, #4]
 8006f5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006f62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006f66:	4259      	negs	r1, r3
 8006f68:	4159      	adcs	r1, r3
 8006f6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006f6e:	e7eb      	b.n	8006f48 <__swhatbuf_r+0x24>

08006f70 <__smakebuf_r>:
 8006f70:	898b      	ldrh	r3, [r1, #12]
 8006f72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f74:	079d      	lsls	r5, r3, #30
 8006f76:	4606      	mov	r6, r0
 8006f78:	460c      	mov	r4, r1
 8006f7a:	d507      	bpl.n	8006f8c <__smakebuf_r+0x1c>
 8006f7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	6123      	str	r3, [r4, #16]
 8006f84:	2301      	movs	r3, #1
 8006f86:	6163      	str	r3, [r4, #20]
 8006f88:	b003      	add	sp, #12
 8006f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f8c:	ab01      	add	r3, sp, #4
 8006f8e:	466a      	mov	r2, sp
 8006f90:	f7ff ffc8 	bl	8006f24 <__swhatbuf_r>
 8006f94:	9f00      	ldr	r7, [sp, #0]
 8006f96:	4605      	mov	r5, r0
 8006f98:	4639      	mov	r1, r7
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	f7ff fbba 	bl	8006714 <_malloc_r>
 8006fa0:	b948      	cbnz	r0, 8006fb6 <__smakebuf_r+0x46>
 8006fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fa6:	059a      	lsls	r2, r3, #22
 8006fa8:	d4ee      	bmi.n	8006f88 <__smakebuf_r+0x18>
 8006faa:	f023 0303 	bic.w	r3, r3, #3
 8006fae:	f043 0302 	orr.w	r3, r3, #2
 8006fb2:	81a3      	strh	r3, [r4, #12]
 8006fb4:	e7e2      	b.n	8006f7c <__smakebuf_r+0xc>
 8006fb6:	89a3      	ldrh	r3, [r4, #12]
 8006fb8:	6020      	str	r0, [r4, #0]
 8006fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fbe:	81a3      	strh	r3, [r4, #12]
 8006fc0:	9b01      	ldr	r3, [sp, #4]
 8006fc2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006fc6:	b15b      	cbz	r3, 8006fe0 <__smakebuf_r+0x70>
 8006fc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fcc:	4630      	mov	r0, r6
 8006fce:	f000 f81d 	bl	800700c <_isatty_r>
 8006fd2:	b128      	cbz	r0, 8006fe0 <__smakebuf_r+0x70>
 8006fd4:	89a3      	ldrh	r3, [r4, #12]
 8006fd6:	f023 0303 	bic.w	r3, r3, #3
 8006fda:	f043 0301 	orr.w	r3, r3, #1
 8006fde:	81a3      	strh	r3, [r4, #12]
 8006fe0:	89a3      	ldrh	r3, [r4, #12]
 8006fe2:	431d      	orrs	r5, r3
 8006fe4:	81a5      	strh	r5, [r4, #12]
 8006fe6:	e7cf      	b.n	8006f88 <__smakebuf_r+0x18>

08006fe8 <_fstat_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	@ (8007008 <_fstat_r+0x20>)
 8006fec:	2300      	movs	r3, #0
 8006fee:	4604      	mov	r4, r0
 8006ff0:	4608      	mov	r0, r1
 8006ff2:	4611      	mov	r1, r2
 8006ff4:	602b      	str	r3, [r5, #0]
 8006ff6:	f7fa fb48 	bl	800168a <_fstat>
 8006ffa:	1c43      	adds	r3, r0, #1
 8006ffc:	d102      	bne.n	8007004 <_fstat_r+0x1c>
 8006ffe:	682b      	ldr	r3, [r5, #0]
 8007000:	b103      	cbz	r3, 8007004 <_fstat_r+0x1c>
 8007002:	6023      	str	r3, [r4, #0]
 8007004:	bd38      	pop	{r3, r4, r5, pc}
 8007006:	bf00      	nop
 8007008:	20004348 	.word	0x20004348

0800700c <_isatty_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d06      	ldr	r5, [pc, #24]	@ (8007028 <_isatty_r+0x1c>)
 8007010:	2300      	movs	r3, #0
 8007012:	4604      	mov	r4, r0
 8007014:	4608      	mov	r0, r1
 8007016:	602b      	str	r3, [r5, #0]
 8007018:	f7fa fb47 	bl	80016aa <_isatty>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d102      	bne.n	8007026 <_isatty_r+0x1a>
 8007020:	682b      	ldr	r3, [r5, #0]
 8007022:	b103      	cbz	r3, 8007026 <_isatty_r+0x1a>
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	bd38      	pop	{r3, r4, r5, pc}
 8007028:	20004348 	.word	0x20004348

0800702c <_sbrk_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4d06      	ldr	r5, [pc, #24]	@ (8007048 <_sbrk_r+0x1c>)
 8007030:	2300      	movs	r3, #0
 8007032:	4604      	mov	r4, r0
 8007034:	4608      	mov	r0, r1
 8007036:	602b      	str	r3, [r5, #0]
 8007038:	f7fa fb50 	bl	80016dc <_sbrk>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	d102      	bne.n	8007046 <_sbrk_r+0x1a>
 8007040:	682b      	ldr	r3, [r5, #0]
 8007042:	b103      	cbz	r3, 8007046 <_sbrk_r+0x1a>
 8007044:	6023      	str	r3, [r4, #0]
 8007046:	bd38      	pop	{r3, r4, r5, pc}
 8007048:	20004348 	.word	0x20004348

0800704c <_init>:
 800704c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800704e:	bf00      	nop
 8007050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007052:	bc08      	pop	{r3}
 8007054:	469e      	mov	lr, r3
 8007056:	4770      	bx	lr

08007058 <_fini>:
 8007058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800705a:	bf00      	nop
 800705c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800705e:	bc08      	pop	{r3}
 8007060:	469e      	mov	lr, r3
 8007062:	4770      	bx	lr
