Analysis & Elaboration report for lab3_v2
Thu Mar 31 14:47:11 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "fourBit_FA:fa_inst"
  6. Port Connectivity Checks: "comparator_7seg:c7s_inst"
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Mar 31 14:47:11 2022       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; lab3_v2                                     ;
; Top-level Entity Name         ; lab3_p4                                     ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab3_p4            ; lab3_v2            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fourBit_FA:fa_inst"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comparator_7seg:c7s_inst"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; z    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "z[3..1]" have no fanouts ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Mar 31 14:47:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_v2 -c lab3_v2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab3_p4_inst.v
    Info (12023): Found entity 1: lab3_p4_inst File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p4_inst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_7seg.v
    Info (12023): Found entity 1: comparator_7seg File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/comparator_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/rmuh5776/documents/elec2602/elec2602_group6-master/lab2/templates/p1/four_bit_2to1muxv2.v
    Info (12023): Found entity 1: four_bit_2to1muxV2 File: C:/Users/rmuh5776/Documents/ELEC2602/elec2602_group6-master/lab2/Templates/P1/four_bit_2to1muxV2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/two_bit_4to1muxv2.v
    Info (12023): Found entity 1: two_bit_4to1muxV2 File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/two_bit_4to1muxV2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/lab3_p3_tb.v
    Info (12023): Found entity 1: lab3_p3_TB File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/lab3_p3_TB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/lab3_p3_instantiate.v
    Info (12023): Found entity 1: lab3_p3_instantiate File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/lab3_p3_instantiate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/fourbit_fa.v
    Info (12023): Found entity 1: fourBit_FA File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 3 templates/fa.v
    Info (12023): Found entity 1: FA File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/FA.v Line: 1
Warning (12019): Can't analyze file -- file ../../elec2602_group6-master/elec2602_group6-master/lab2/Templates/P1/four_bit_2to1muxV2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_v2.v
    Info (12023): Found entity 1: lab3_p2_v2 File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_v1.v
    Info (12023): Found entity 1: lab3_p2_v1 File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_v1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_tbv2.v
    Info (12023): Found entity 1: lab3_p2_TBv2 File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_TBv2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/lab3_p2_tb.v
    Info (12023): Found entity 1: lab3_p2_TB File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/lab3_p2_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/comparator.v
    Info (12023): Found entity 1: comparator File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/comparator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/circuitb.v
    Info (12023): Found entity 1: circuitB File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/circuitB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 2 templates/circuita.v
    Info (12023): Found entity 1: circuitA File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 2 templates/circuitA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_tb.v
    Info (12023): Found entity 1: lab3_p1_TB File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 1 templates/lab3_p1_TB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/lab3_p1_instantiate.v
    Info (12023): Found entity 1: lab3_p1_instantiate File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 1 templates/lab3_p1_instantiate.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file lab 3 part 1 templates/binary_to_7seg2.v
Info (12021): Found 1 design units, including 1 entities, in source file lab 3 part 1 templates/binary_to_7seg.v
    Info (12023): Found entity 1: binary_to_7Seg File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 1 templates/binary_to_7Seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab3_p2_instantiate.v
    Info (12023): Found entity 1: lab3_p2_instantiate File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p2_instantiate.v Line: 1
Warning (12019): Can't analyze file -- file lab3_v2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file output_files/lab3_p4.v
    Info (12023): Found entity 1: lab3_p4 File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v Line: 1
Warning (12019): Can't analyze file -- file output_files/lab3_p3_inst.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab3_p4_tb.v
    Info (12023): Found entity 1: lab3_p4_TB File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/lab3_p4_TB.v Line: 2
Info (12127): Elaborating entity "lab3_p4" for the top level hierarchy
Info (12128): Elaborating entity "comparator_7seg" for hierarchy "comparator_7seg:c7s_inst" File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v Line: 9
Info (12128): Elaborating entity "fourBit_FA" for hierarchy "fourBit_FA:fa_inst" File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v Line: 11
Info (12128): Elaborating entity "FA" for hierarchy "fourBit_FA:fa_inst|FA:fa1" File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/Lab 3 Part 3 templates/fourBit_FA.v Line: 10
Info (12128): Elaborating entity "lab3_p2_v2" for hierarchy "lab3_p2_v2:displ_inst" File: C:/Users/rmuh5776/Documents/ELEC2602/lab3 elec2602/output_files/lab3_p4.v Line: 13
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (20013): Ignored 24 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SoC -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SoC -section_id Top was ignored
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Thu Mar 31 14:47:11 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


