##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Debug_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Debug_IntClock:R)
		5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK       | Frequency: 58.92 MHz  | Target: 24.00 MHz  | 
Clock: CyILO           | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO           | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK    | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT       | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL_32kHz    | N/A                   | Target: 0.03 MHz   | 
Clock: Debug_IntClock  | Frequency: 58.34 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK       Debug_IntClock  41666.7          24693       N/A              N/A         N/A              N/A         N/A              N/A         
Debug_IntClock  Debug_IntClock  1.30417e+007     13024527    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
Debug_TX(0)_PAD  28677         Debug_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.92 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13503
-------------------------------------   ----- 
End-of-path arrival time (ps)           13503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                           iocell13        1852   1852  24693  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5451   7303  24693  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  10653  24693  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13503  24693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debug_IntClock
********************************************
Clock: Debug_IntClock
Frequency: 58.34 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell10     1250   1250  13024527  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell2      4113   5363  13024527  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350   8713  13024527  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  10950  13024527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Debug_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13503
-------------------------------------   ----- 
End-of-path arrival time (ps)           13503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                           iocell13        1852   1852  24693  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5451   7303  24693  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  10653  24693  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13503  24693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Debug_IntClock:R vs. Debug_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell10     1250   1250  13024527  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell2      4113   5363  13024527  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350   8713  13024527  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  10950  13024527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13503
-------------------------------------   ----- 
End-of-path arrival time (ps)           13503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                           iocell13        1852   1852  24693  RISE       1
\Debug:BUART:rx_postpoll\/main_1         macrocell6      5451   7303  24693  RISE       1
\Debug:BUART:rx_postpoll\/q              macrocell6      3350  10653  24693  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2850  13503  24693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:rx_state_2\/main_8
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 29809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8347
-------------------------------------   ---- 
End-of-path arrival time (ps)           8347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                   iocell13      1852   1852  24693  RISE       1
\Debug:BUART:rx_state_2\/main_8  macrocell18   6495   8347  29809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:rx_status_3\/main_6
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 29809p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8347
-------------------------------------   ---- 
End-of-path arrival time (ps)           8347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                    iocell13      1852   1852  24693  RISE       1
\Debug:BUART:rx_status_3\/main_6  macrocell23   6495   8347  29809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:rx_state_0\/main_9
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 29829p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                   iocell13      1852   1852  24693  RISE       1
\Debug:BUART:rx_state_0\/main_9  macrocell15   6476   8328  29829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:rx_last\/main_0
Capture Clock  : \Debug:BUART:rx_last\/clock_0
Path slack     : 30116p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8040
-------------------------------------   ---- 
End-of-path arrival time (ps)           8040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                iocell13      1852   1852  24693  RISE       1
\Debug:BUART:rx_last\/main_0  macrocell24   6188   8040  30116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:pollcount_1\/main_3
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 30817p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7340
-------------------------------------   ---- 
End-of-path arrival time (ps)           7340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                    iocell13      1852   1852  24693  RISE       1
\Debug:BUART:pollcount_1\/main_3  macrocell21   5488   7340  30817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Debug_RX(0)/fb
Path End       : \Debug:BUART:pollcount_0\/main_2
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 30853p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Debug_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Debug_RX(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Debug_RX(0)/fb                    iocell13      1852   1852  24693  RISE       1
\Debug:BUART:pollcount_0\/main_2  macrocell22   5451   7303  30853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024527p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6190
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10950
-------------------------------------   ----- 
End-of-path arrival time (ps)           10950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                      macrocell10     1250   1250  13024527  RISE       1
\Debug:BUART:counter_load_not\/main_0           macrocell2      4113   5363  13024527  RISE       1
\Debug:BUART:counter_load_not\/q                macrocell2      3350   8713  13024527  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2237  10950  13024527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025094p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -5360
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11213
-------------------------------------   ----- 
End-of-path arrival time (ps)           11213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_counter_load\/main_0  macrocell5    4297   5547  13025094  RISE       1
\Debug:BUART:rx_counter_load\/q       macrocell5    3350   8897  13025094  RISE       1
\Debug:BUART:sRX:RxBitCounter\/load   count7cell    2315  11213  13025094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \Debug:BUART:sTX:TxSts\/clock
Path slack     : 13027380p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13787
-------------------------------------   ----- 
End-of-path arrival time (ps)           13787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027380  RISE       1
\Debug:BUART:tx_status_0\/main_3                 macrocell3      4605   8185  13027380  RISE       1
\Debug:BUART:tx_status_0\/q                      macrocell3      3350  11535  13027380  RISE       1
\Debug:BUART:sTX:TxSts\/status_0                 statusicell1    2252  13787  13027380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029463p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q                macrocell10     1250   1250  13024527  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4943   6193  13029463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029529p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13025094  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4878   6128  13029529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:sRX:RxSts\/status_4
Capture Clock  : \Debug:BUART:sRX:RxSts\/clock
Path slack     : 13029583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11583
-------------------------------------   ----- 
End-of-path arrival time (ps)           11583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029583  RISE       1
\Debug:BUART:rx_status_4\/main_1                 macrocell7      2323   5903  13029583  RISE       1
\Debug:BUART:rx_status_4\/q                      macrocell7      3350   9253  13029583  RISE       1
\Debug:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11583  13029583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Debug:BUART:tx_state_0\/main_3
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13029972p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8185
-------------------------------------   ---- 
End-of-path arrival time (ps)           8185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027380  RISE       1
\Debug:BUART:tx_state_0\/main_3                  macrocell11     4605   8185  13029972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_0\/main_0
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13030545p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7612
-------------------------------------   ---- 
End-of-path arrival time (ps)           7612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  13024527  RISE       1
\Debug:BUART:tx_state_0\/main_0  macrocell11   6362   7612  13030545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_0\/main_4
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13030820p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  13024686  RISE       1
\Debug:BUART:tx_state_0\/main_4  macrocell11   6087   7337  13030820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031085p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q                macrocell11     1250   1250  13025189  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3322   4572  13031085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031135p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q                macrocell15     1250   1250  13026128  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3272   4522  13031135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031217p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13031217  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3190   4440  13031217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Debug:BUART:txn\/main_3
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13031524p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031524  RISE       1
\Debug:BUART:txn\/main_3                macrocell9      2263   6633  13031524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:rx_state_0\/main_8
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13031815p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_1\/q      macrocell21   1250   1250  13028054  RISE       1
\Debug:BUART:rx_state_0\/main_8  macrocell15   5091   6341  13031815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031898  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_0   macrocell19   4318   6258  13031898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:pollcount_0\/main_0
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 13031898p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031898  RISE       1
\Debug:BUART:pollcount_0\/main_0        macrocell22   4318   6258  13031898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:rx_status_3\/main_7
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13032114p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6043
-------------------------------------   ---- 
End-of-path arrival time (ps)           6043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13027423  RISE       1
\Debug:BUART:rx_status_3\/main_7  macrocell23   4793   6043  13032114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:rx_state_0\/main_10
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13032127p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13027423  RISE       1
\Debug:BUART:rx_state_0\/main_10  macrocell15   4780   6030  13032127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032172p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -6010
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026697  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3295   3485  13032172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_4
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13032197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_2\/q         macrocell18   1250   1250  13025243  RISE       1
\Debug:BUART:rx_load_fifo\/main_4  macrocell16   4710   5960  13032197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_2\/main_4
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13032197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  13025243  RISE       1
\Debug:BUART:rx_state_2\/main_4  macrocell18   4710   5960  13032197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_status_3\/main_4
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13032197p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_2\/q        macrocell18   1250   1250  13025243  RISE       1
\Debug:BUART:rx_status_3\/main_4  macrocell23   4710   5960  13032197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:rx_status_3\/main_5
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  13028054  RISE       1
\Debug:BUART:rx_status_3\/main_5  macrocell23   4522   5772  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \Debug:BUART:pollcount_1\/main_0
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 13032440p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031898  RISE       1
\Debug:BUART:pollcount_1\/main_0        macrocell21   3777   5717  13032440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_0\/main_0
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13032609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_state_0\/main_0    macrocell15   4297   5547  13032609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_3\/main_0
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13032609p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_state_3\/main_0    macrocell17   4297   5547  13032609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_0\/main_4
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13032758p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  13025243  RISE       1
\Debug:BUART:rx_state_0\/main_4  macrocell15   4149   5399  13032758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_3\/main_4
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13032758p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  13025243  RISE       1
\Debug:BUART:rx_state_3\/main_4  macrocell17   4149   5399  13032758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_2\/main_0
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13032793p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  13024527  RISE       1
\Debug:BUART:tx_state_2\/main_0  macrocell12   4113   5363  13032793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13032793p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q      macrocell10   1250   1250  13024527  RISE       1
\Debug:BUART:tx_bitclk\/main_0  macrocell13   4113   5363  13032793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:txn\/main_1
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13032794p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q  macrocell10   1250   1250  13024527  RISE       1
\Debug:BUART:txn\/main_1    macrocell9    4112   5362  13032794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_1\/q
Path End       : \Debug:BUART:tx_state_1\/main_0
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13032794p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5362
-------------------------------------   ---- 
End-of-path arrival time (ps)           5362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  13024527  RISE       1
\Debug:BUART:tx_state_1\/main_0  macrocell10   4112   5362  13032794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_2\/main_3
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  13024686  RISE       1
\Debug:BUART:tx_state_2\/main_3  macrocell12   3954   5204  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13032953p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q      macrocell12   1250   1250  13024686  RISE       1
\Debug:BUART:tx_bitclk\/main_3  macrocell13   3954   5204  13032953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:txn\/main_4
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13032955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q  macrocell12   1250   1250  13024686  RISE       1
\Debug:BUART:txn\/main_4    macrocell9    3951   5201  13032955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_2\/q
Path End       : \Debug:BUART:tx_state_1\/main_3
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13032955p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  13024686  RISE       1
\Debug:BUART:tx_state_1\/main_3  macrocell10   3951   5201  13032955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:pollcount_1\/main_1
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 13033150p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033150  RISE       1
\Debug:BUART:pollcount_1\/main_1        macrocell21   3067   5007  13033150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033150  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_1   macrocell19   3058   4998  13033158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \Debug:BUART:pollcount_0\/main_1
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 13033158p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033150  RISE       1
\Debug:BUART:pollcount_0\/main_1        macrocell22   3058   4998  13033158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_0
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_load_fifo\/main_0  macrocell16   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_2\/main_0
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_state_2\/main_0    macrocell18   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_status_3\/main_0
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_status_3\/main_0   macrocell23   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_ctrl_mark_last\/clock_0                    macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13025094  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_0  macrocell20   3602   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_0
Path End       : \Debug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033327  RISE       1
\Debug:BUART:rx_bitclk_enable\/main_2   macrocell19   2889   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_0\/main_5
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033413  RISE       1
\Debug:BUART:rx_state_0\/main_5         macrocell15   2804   4744  13033413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_3\/main_5
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033413p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033413  RISE       1
\Debug:BUART:rx_state_3\/main_5         macrocell17   2804   4744  13033413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_load_fifo\/main_5
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033413  RISE       1
\Debug:BUART:rx_load_fifo\/main_5       macrocell16   2785   4725  13033432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \Debug:BUART:rx_state_2\/main_5
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033432p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033413  RISE       1
\Debug:BUART:rx_state_2\/main_5         macrocell18   2785   4725  13033432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_2\/main_1
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13033455p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  13025189  RISE       1
\Debug:BUART:tx_state_2\/main_1  macrocell12   3451   4701  13033455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13033455p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4701
-------------------------------------   ---- 
End-of-path arrival time (ps)           4701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q      macrocell11   1250   1250  13025189  RISE       1
\Debug:BUART:tx_bitclk\/main_1  macrocell13   3451   4701  13033455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_0\/main_1
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13033458p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  13025189  RISE       1
\Debug:BUART:tx_state_0\/main_1  macrocell11   3449   4699  13033458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_0\/main_6
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033583  RISE       1
\Debug:BUART:rx_state_0\/main_6         macrocell15   2634   4574  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_3\/main_6
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033583  RISE       1
\Debug:BUART:rx_state_3\/main_6         macrocell17   2634   4574  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:pollcount_0\/main_3
Capture Clock  : \Debug:BUART:pollcount_0\/clock_0
Path slack     : 13033584p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4573
-------------------------------------   ---- 
End-of-path arrival time (ps)           4573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13027423  RISE       1
\Debug:BUART:pollcount_0\/main_3  macrocell22   3323   4573  13033584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_0\/main_7
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\Debug:BUART:rx_state_0\/main_7         macrocell15   2631   4571  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_3\/main_7
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\Debug:BUART:rx_state_3\/main_7         macrocell17   2631   4571  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_load_fifo\/main_7
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\Debug:BUART:rx_load_fifo\/main_7       macrocell16   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \Debug:BUART:rx_state_2\/main_7
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\Debug:BUART:rx_state_2\/main_7         macrocell18   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_load_fifo\/main_6
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033583  RISE       1
\Debug:BUART:rx_load_fifo\/main_6       macrocell16   2618   4558  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \Debug:BUART:rx_state_2\/main_6
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033583  RISE       1
\Debug:BUART:rx_state_2\/main_6         macrocell18   2618   4558  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_2\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_2\/q               macrocell18   1250   1250  13025243  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_3  macrocell20   3301   4551  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:txn\/main_2
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13033625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q  macrocell11   1250   1250  13025189  RISE       1
\Debug:BUART:txn\/main_2    macrocell9    3282   4532  13033625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_state_0\/q
Path End       : \Debug:BUART:tx_state_1\/main_1
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13033625p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  13025189  RISE       1
\Debug:BUART:tx_state_1\/main_1  macrocell10   3282   4532  13033625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_1
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q         macrocell15   1250   1250  13026128  RISE       1
\Debug:BUART:rx_load_fifo\/main_1  macrocell16   3268   4518  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_2\/main_1
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  13026128  RISE       1
\Debug:BUART:rx_state_2\/main_1  macrocell18   3268   4518  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_status_3\/main_1
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13033638p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q        macrocell15   1250   1250  13026128  RISE       1
\Debug:BUART:rx_status_3\/main_1  macrocell23   3268   4518  13033638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_0\/main_1
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  13026128  RISE       1
\Debug:BUART:rx_state_0\/main_1  macrocell15   3264   4514  13033643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_3\/main_1
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  13026128  RISE       1
\Debug:BUART:rx_state_3\/main_1  macrocell17   3264   4514  13033643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_0\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033647p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_0\/q               macrocell15   1250   1250  13026128  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_1  macrocell20   3259   4509  13033647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_2
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13031217  RISE       1
\Debug:BUART:rx_load_fifo\/main_2  macrocell16   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_2\/main_2
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031217  RISE       1
\Debug:BUART:rx_state_2\/main_2   macrocell18   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_status_3\/main_2
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031217  RISE       1
\Debug:BUART:rx_status_3\/main_2  macrocell23   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_0\/main_2
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033744p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031217  RISE       1
\Debug:BUART:rx_state_0\/main_2   macrocell15   3163   4413  13033744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_bitclk_enable\/q
Path End       : \Debug:BUART:rx_state_3\/main_2
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033744p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4413
-------------------------------------   ---- 
End-of-path arrival time (ps)           4413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_bitclk_enable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13031217  RISE       1
\Debug:BUART:rx_state_3\/main_2   macrocell17   3163   4413  13033744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_load_fifo\/main_3
Capture Clock  : \Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13033817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_3\/q         macrocell17   1250   1250  13026304  RISE       1
\Debug:BUART:rx_load_fifo\/main_3  macrocell16   3090   4340  13033817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_2\/main_3
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  13026304  RISE       1
\Debug:BUART:rx_state_2\/main_3  macrocell18   3090   4340  13033817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_status_3\/main_3
Capture Clock  : \Debug:BUART:rx_status_3\/clock_0
Path slack     : 13033817p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_3\/q        macrocell17   1250   1250  13026304  RISE       1
\Debug:BUART:rx_status_3\/main_3  macrocell23   3090   4340  13033817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_0\/main_3
Capture Clock  : \Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  13026304  RISE       1
\Debug:BUART:rx_state_0\/main_3  macrocell15   3087   4337  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_0\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_3\/main_3
Capture Clock  : \Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  13026304  RISE       1
\Debug:BUART:rx_state_3\/main_3  macrocell17   3087   4337  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_0\/q
Path End       : \Debug:BUART:pollcount_1\/main_4
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 13033836p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_0\/clock_0                          macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13027423  RISE       1
\Debug:BUART:pollcount_1\/main_4  macrocell21   3071   4321  13033836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:txn\/main_6
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q  macrocell13   1250   1250  13033906  RISE       1
\Debug:BUART:txn\/main_6   macrocell9    3001   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_1\/main_5
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033906  RISE       1
\Debug:BUART:tx_state_1\/main_5  macrocell10   3001   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_0\/main_5
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033906  RISE       1
\Debug:BUART:tx_state_0\/main_5  macrocell11   2998   4248  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_state_3\/q
Path End       : \Debug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033937p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_3\/clock_0                           macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_state_3\/q               macrocell17   1250   1250  13026304  RISE       1
\Debug:BUART:rx_state_stop1_reg\/main_2  macrocell20   2969   4219  13033937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_stop1_reg\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:tx_bitclk\/q
Path End       : \Debug:BUART:tx_state_2\/main_5
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13034072p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4085
-------------------------------------   ---- 
End-of-path arrival time (ps)           4085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033906  RISE       1
\Debug:BUART:tx_state_2\/main_5  macrocell12   2835   4085  13034072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:pollcount_1\/q
Path End       : \Debug:BUART:pollcount_1\/main_2
Capture Clock  : \Debug:BUART:pollcount_1\/clock_0
Path slack     : 13034206p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  13028054  RISE       1
\Debug:BUART:pollcount_1\/main_2  macrocell21   2701   3951  13034206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:pollcount_1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:txn\/q
Path End       : \Debug:BUART:txn\/main_0
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13034357p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:txn\/q       macrocell9    1250   1250  13034357  RISE       1
\Debug:BUART:txn\/main_0  macrocell9    2549   3799  13034357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_last\/q
Path End       : \Debug:BUART:rx_state_2\/main_9
Capture Clock  : \Debug:BUART:rx_state_2\/clock_0
Path slack     : 13034607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_last\/clock_0                              macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Debug:BUART:rx_last\/q          macrocell24   1250   1250  13034607  RISE       1
\Debug:BUART:rx_state_2\/main_9  macrocell18   2300   3550  13034607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_state_2\/clock_0                           macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_1\/main_2
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13034641p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026697  RISE       1
\Debug:BUART:tx_state_1\/main_2               macrocell10     3326   3516  13034641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_0\/main_2
Capture Clock  : \Debug:BUART:tx_state_0\/clock_0
Path slack     : 13034643p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026697  RISE       1
\Debug:BUART:tx_state_0\/main_2               macrocell11     3324   3514  13034643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_0\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_load_fifo\/q
Path End       : \Debug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034685p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3130
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_load_fifo\/clock_0                         macrocell16         0      0  RISE       1

Data path
pin name                                model name     delay     AT     slack  edge  Fanout
--------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13031643  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2601   3851  13034685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_state_2\/main_2
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13034964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026697  RISE       1
\Debug:BUART:tx_state_2\/main_2               macrocell12     3003   3193  13034964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13034964p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026697  RISE       1
\Debug:BUART:tx_bitclk\/main_2                macrocell13     3003   3193  13034964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_bitclk\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:txn\/main_5
Capture Clock  : \Debug:BUART:txn\/clock_0
Path slack     : 13035402p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2755
-------------------------------------   ---- 
End-of-path arrival time (ps)           2755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035402  RISE       1
\Debug:BUART:txn\/main_5                      macrocell9      2565   2755  13035402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:txn\/clock_0                                  macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_1\/main_4
Capture Clock  : \Debug:BUART:tx_state_1\/clock_0
Path slack     : 13035402p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2755
-------------------------------------   ---- 
End-of-path arrival time (ps)           2755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035402  RISE       1
\Debug:BUART:tx_state_1\/main_4               macrocell10     2565   2755  13035402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_1\/clock_0                           macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Debug:BUART:tx_state_2\/main_4
Capture Clock  : \Debug:BUART:tx_state_2\/clock_0
Path slack     : 13035414p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2743
-------------------------------------   ---- 
End-of-path arrival time (ps)           2743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035402  RISE       1
\Debug:BUART:tx_state_2\/main_4               macrocell12     2553   2743  13035414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:tx_state_2\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debug:BUART:rx_status_3\/q
Path End       : \Debug:BUART:sRX:RxSts\/status_3
Capture Clock  : \Debug:BUART:sRX:RxSts\/clock
Path slack     : 13037607p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Debug_IntClock:R#1 vs. Debug_IntClock:R#2)   13041667
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                               13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:rx_status_3\/clock_0                          macrocell23         0      0  RISE       1

Data path
pin name                          model name    delay     AT     slack  edge  Fanout
--------------------------------  ------------  -----  -----  --------  ----  ------
\Debug:BUART:rx_status_3\/q       macrocell23    1250   1250  13037607  RISE       1
\Debug:BUART:sRX:RxSts\/status_3  statusicell2   2310   3560  13037607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debug:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

