Analysis & Synthesis report for Dual_Issue
Sun Feb 23 01:43:28 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Physical Synthesis Netlist Optimizations
 15. Multiplexer Restructuring Statistics (No Restructuring Performed)
 16. Source assignments for t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated
 17. Source assignments for not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated
 18. Source assignments for dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8bl2:auto_generated
 19. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IFID:ifid1
 21. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IFID:ifid2
 22. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1
 23. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU2
 24. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IDEX:idex1
 25. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IDEX:idex2
 26. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|execute:u_execute|ALU:alu1
 27. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|execute:u_execute|ALU:alu2
 28. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|EXMEM:exmem1
 29. Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|EXMEM:exmem2
 30. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IFID:ifid1
 32. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IFID:ifid2
 33. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU1
 34. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU2
 35. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IDEX:idex1
 36. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IDEX:idex2
 37. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1
 38. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2
 39. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|EXMEM:exmem1
 40. Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|EXMEM:exmem2
 41. Parameter Settings for User Entity Instance: dataMemory:DM|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: MEMWB:memwb1
 43. Parameter Settings for User Entity Instance: MEMWB:memwb2
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "MEMWB:memwb2"
 46. Port Connectivity Checks: "MEMWB:memwb1"
 47. Port Connectivity Checks: "dataMemory:DM"
 48. Port Connectivity Checks: "not_t_pipe:u_not_t_pipe|IDEX:idex2"
 49. Port Connectivity Checks: "not_t_pipe:u_not_t_pipe|IDEX:idex1"
 50. Port Connectivity Checks: "not_t_pipe:u_not_t_pipe|decode:u_decode"
 51. Port Connectivity Checks: "not_t_pipe:u_not_t_pipe"
 52. Port Connectivity Checks: "t_pipe:u_t_pipe|EXMEM:exmem2"
 53. Port Connectivity Checks: "t_pipe:u_t_pipe|EXMEM:exmem1"
 54. Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|comparator:comp2"
 55. Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|comparator:comp1"
 56. Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|ALU:alu2"
 57. Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|ALU:alu1"
 58. Port Connectivity Checks: "t_pipe:u_t_pipe|IDEX:idex2"
 59. Port Connectivity Checks: "t_pipe:u_t_pipe|IDEX:idex1"
 60. Port Connectivity Checks: "t_pipe:u_t_pipe|decode:u_decode"
 61. Port Connectivity Checks: "t_pipe:u_t_pipe"
 62. Post-Synthesis Netlist Statistics for Top Partition
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 23 01:43:28 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Dual_Issue                                     ;
; Top-level Entity Name              ; Dual_Issue                                     ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 15,109                                         ;
;     Total combinational functions  ; 14,882                                         ;
;     Dedicated logic registers      ; 3,100                                          ;
; Total registers                    ; 3100                                           ;
; Total pins                         ; 66                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 196,608                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+------------------------------------------------------------------+----------------+--------------------+
; Option                                                           ; Setting        ; Default Value      ;
+------------------------------------------------------------------+----------------+--------------------+
; Device                                                           ; 10M50DAF484C7G ;                    ;
; Top-level entity name                                            ; Dual_Issue     ; Dual_Issue         ;
; Family name                                                      ; MAX 10         ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All            ;                    ;
; Restructure Multiplexers                                         ; Off            ; Auto               ;
; Remove Redundant Logic Cells                                     ; On             ; Off                ;
; Optimization Technique                                           ; Speed          ; Balanced           ;
; Allow Synchronous Control Signals                                ; Off            ; On                 ;
; Power Optimization During Synthesis                              ; Off            ; Normal compilation ;
; Pre-Mapping Resynthesis Optimization                             ; On             ; Off                ;
; Use smart compilation                                            ; Off            ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On             ; On                 ;
; Enable compact report table                                      ; Off            ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off            ; Off                ;
; Preserve fewer node names                                        ; On             ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable         ; Enable             ;
; Verilog Version                                                  ; Verilog_2001   ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993      ; VHDL_1993          ;
; State Machine Processing                                         ; Auto           ; Auto               ;
; Safe State Machine                                               ; Off            ; Off                ;
; Extract Verilog State Machines                                   ; On             ; On                 ;
; Extract VHDL State Machines                                      ; On             ; On                 ;
; Ignore Verilog initial constructs                                ; Off            ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000           ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250            ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On             ; On                 ;
; Infer RAMs from Raw Logic                                        ; On             ; On                 ;
; Parallel Synthesis                                               ; On             ; On                 ;
; DSP Block Balancing                                              ; Auto           ; Auto               ;
; NOT Gate Push-Back                                               ; On             ; On                 ;
; Power-Up Don't Care                                              ; On             ; On                 ;
; Remove Duplicate Registers                                       ; On             ; On                 ;
; Ignore CARRY Buffers                                             ; Off            ; Off                ;
; Ignore CASCADE Buffers                                           ; Off            ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off            ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off            ; Off                ;
; Ignore LCELL Buffers                                             ; Off            ; Off                ;
; Ignore SOFT Buffers                                              ; On             ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off            ; Off                ;
; Carry Chain Length                                               ; 70             ; 70                 ;
; Auto Carry Chains                                                ; On             ; On                 ;
; Auto Open-Drain Pins                                             ; On             ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off            ; Off                ;
; Auto ROM Replacement                                             ; On             ; On                 ;
; Auto RAM Replacement                                             ; On             ; On                 ;
; Auto DSP Block Replacement                                       ; On             ; On                 ;
; Auto Shift Register Replacement                                  ; Auto           ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto           ; Auto               ;
; Auto Clock Enable Replacement                                    ; On             ; On                 ;
; Strict RAM Replacement                                           ; Off            ; Off                ;
; Force Use of Synchronous Clear Signals                           ; Off            ; Off                ;
; Auto RAM Block Balancing                                         ; On             ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off            ; Off                ;
; Auto Resource Sharing                                            ; Off            ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off            ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off            ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off            ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On             ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off            ; Off                ;
; Timing-Driven Synthesis                                          ; On             ; On                 ;
; Report Parameter Settings                                        ; On             ; On                 ;
; Report Source Assignments                                        ; On             ; On                 ;
; Report Connectivity Checks                                       ; On             ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off            ; Off                ;
; Synchronization Register Chain Length                            ; 2              ; 2                  ;
; HDL message level                                                ; Level2         ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off            ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000           ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000           ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100            ; 100                ;
; Clock MUX Protection                                             ; On             ; On                 ;
; Auto Gated Clock Conversion                                      ; Off            ; Off                ;
; Block Design Naming                                              ; Auto           ; Auto               ;
; SDC constraint protection                                        ; Off            ; Off                ;
; Synthesis Effort                                                 ; Auto           ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On             ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium         ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto           ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On             ; On                 ;
+------------------------------------------------------------------+----------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                     ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; Pipes.v                                 ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Pipes.v                                 ;         ;
; t_pipe.v                                ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v                                ;         ;
; SignExtender.v                          ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/SignExtender.v                          ;         ;
; registerFile.v                          ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/registerFile.v                          ;         ;
; programCounter.v                        ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/programCounter.v                        ;         ;
; ForwardingUnit.v                        ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/ForwardingUnit.v                        ;         ;
; controlUnit.v                           ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/controlUnit.v                           ;         ;
; comparator.v                            ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/comparator.v                            ;         ;
; ALU.v                                   ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/ALU.v                                   ;         ;
; instructionMemory.v                     ; yes             ; User Wizard-Generated File             ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/instructionMemory.v                     ;         ;
; fetch_taken.v                           ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/fetch_taken.v                           ;         ;
; decode.v                                ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/decode.v                                ;         ;
; execute.v                               ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/execute.v                               ;         ;
; fetch_not_taken.v                       ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/fetch_not_taken.v                       ;         ;
; not_t_pipe.v                            ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/not_t_pipe.v                            ;         ;
; Dual_Issue.v                            ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v                            ;         ;
; dataMemory.v                            ; yes             ; User Wizard-Generated File             ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/dataMemory.v                            ;         ;
; branch_control.v                        ; yes             ; User Verilog HDL File                  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/branch_control.v                        ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal231.inc                          ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/aglobal231.inc                              ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; c:/intelfpga/23.1std/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_k472.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/db/altsyncram_k472.tdf                  ;         ;
; instructionmemoryinitializationfile.mif ; yes             ; Auto-Found Memory Initialization File  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/instructionmemoryinitializationfile.mif ;         ;
; db/altsyncram_8bl2.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/db/altsyncram_8bl2.tdf                  ;         ;
; datamemoryinitializationfile.mif        ; yes             ; Auto-Found Memory Initialization File  ; D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/datamemoryinitializationfile.mif        ;         ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 15,109    ;
;                                             ;           ;
; Total combinational functions               ; 14882     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 12005     ;
;     -- 3 input functions                    ; 2631      ;
;     -- <=2 input functions                  ; 246       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 14408     ;
;     -- arithmetic mode                      ; 474       ;
;                                             ;           ;
; Total registers                             ; 3100      ;
;     -- Dedicated logic registers            ; 3100      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
; Total memory bits                           ; 196608    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 3634      ;
; Total fan-out                               ; 68206     ;
; Average fan-out                             ; 3.75      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                          ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |Dual_Issue                                     ; 14882 (397)         ; 3100 (0)                  ; 196608      ; 0          ; 0            ; 0       ; 0         ; 66   ; 0            ; 0          ; |Dual_Issue                                                                                                                                                  ; Dual_Issue        ; work         ;
;    |MEMWB:memwb1|                               ; 0 (0)               ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|MEMWB:memwb1                                                                                                                                     ; MEMWB             ; work         ;
;    |MEMWB:memwb2|                               ; 0 (0)               ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|MEMWB:memwb2                                                                                                                                     ; MEMWB             ; work         ;
;    |branch_control:u_branch_control|            ; 64 (64)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|branch_control:u_branch_control                                                                                                                  ; branch_control    ; work         ;
;    |dataMemory:DM|                              ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|dataMemory:DM                                                                                                                                    ; dataMemory        ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component                                                                                                    ; altsyncram        ; work         ;
;          |altsyncram_8bl2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8bl2:auto_generated                                                                     ; altsyncram_8bl2   ; work         ;
;    |forwarding_unit:u_forwarding_unit_n|        ; 101 (101)           ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|forwarding_unit:u_forwarding_unit_n                                                                                                              ; forwarding_unit   ; work         ;
;    |forwarding_unit:u_forwarding_unit_t|        ; 97 (97)             ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|forwarding_unit:u_forwarding_unit_t                                                                                                              ; forwarding_unit   ; work         ;
;    |not_t_pipe:u_not_t_pipe|                    ; 7207 (36)           ; 1505 (0)                  ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe                                                                                                                          ; not_t_pipe        ; work         ;
;       |EXMEM:exmem1|                            ; 0 (0)               ; 83 (83)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|EXMEM:exmem1                                                                                                             ; EXMEM             ; work         ;
;       |EXMEM:exmem2|                            ; 0 (0)               ; 50 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|EXMEM:exmem2                                                                                                             ; EXMEM             ; work         ;
;       |IDEX:idex1|                              ; 371 (371)           ; 134 (134)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex1                                                                                                               ; IDEX              ; work         ;
;       |IDEX:idex2|                              ; 374 (374)           ; 133 (133)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex2                                                                                                               ; IDEX              ; work         ;
;       |IFID:ifid1|                              ; 104 (104)           ; 52 (52)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IFID:ifid1                                                                                                               ; IFID              ; work         ;
;       |IFID:ifid2|                              ; 51 (51)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IFID:ifid2                                                                                                               ; IFID              ; work         ;
;       |decode:u_decode|                         ; 4646 (1)            ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode                                                                                                          ; decode            ; work         ;
;          |controlUnit:CU1|                      ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU1                                                                                          ; controlUnit       ; work         ;
;          |controlUnit:CU2|                      ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU2                                                                                          ; controlUnit       ; work         ;
;          |registerFile:rf|                      ; 4614 (4614)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf                                                                                          ; registerFile      ; work         ;
;       |execute:u_execute|                       ; 1310 (64)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute                                                                                                        ; execute           ; work         ;
;          |ALU:alu1|                             ; 599 (599)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1                                                                                               ; ALU               ; work         ;
;          |ALU:alu2|                             ; 608 (608)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2                                                                                               ; ALU               ; work         ;
;          |comparator:comp1|                     ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|comparator:comp1                                                                                       ; comparator        ; work         ;
;          |comparator:comp2|                     ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|comparator:comp2                                                                                       ; comparator        ; work         ;
;       |fetch_not_taken:u_fetch_not_taken|       ; 315 (306)           ; 10 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken                                                                                        ; fetch_not_taken   ; work         ;
;          |instructionMemory:IM_nt|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt                                                                ; instructionMemory ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;                |altsyncram_k472:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated ; altsyncram_k472   ; work         ;
;          |programCounter:pc|                    ; 9 (9)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc                                                                      ; programCounter    ; work         ;
;    |t_pipe:u_t_pipe|                            ; 7016 (37)           ; 1488 (0)                  ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe                                                                                                                                  ; t_pipe            ; work         ;
;       |EXMEM:exmem1|                            ; 0 (0)               ; 83 (83)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|EXMEM:exmem1                                                                                                                     ; EXMEM             ; work         ;
;       |EXMEM:exmem2|                            ; 0 (0)               ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|EXMEM:exmem2                                                                                                                     ; EXMEM             ; work         ;
;       |IDEX:idex1|                              ; 367 (367)           ; 134 (134)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex1                                                                                                                       ; IDEX              ; work         ;
;       |IDEX:idex2|                              ; 359 (359)           ; 134 (134)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex2                                                                                                                       ; IDEX              ; work         ;
;       |IFID:ifid1|                              ; 84 (84)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|IFID:ifid1                                                                                                                       ; IFID              ; work         ;
;       |IFID:ifid2|                              ; 43 (43)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|IFID:ifid2                                                                                                                       ; IFID              ; work         ;
;       |decode:u_decode|                         ; 4558 (0)            ; 992 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode                                                                                                                  ; decode            ; work         ;
;          |controlUnit:CU1|                      ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1                                                                                                  ; controlUnit       ; work         ;
;          |controlUnit:CU2|                      ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU2                                                                                                  ; controlUnit       ; work         ;
;          |registerFile:rf|                      ; 4522 (4522)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf                                                                                                  ; registerFile      ; work         ;
;       |execute:u_execute|                       ; 1318 (64)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute                                                                                                                ; execute           ; work         ;
;          |ALU:alu1|                             ; 607 (607)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1                                                                                                       ; ALU               ; work         ;
;          |ALU:alu2|                             ; 608 (608)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2                                                                                                       ; ALU               ; work         ;
;          |comparator:comp1|                     ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|comparator:comp1                                                                                               ; comparator        ; work         ;
;          |comparator:comp2|                     ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|comparator:comp2                                                                                               ; comparator        ; work         ;
;       |fetch_taken:u_fetch_taken|               ; 250 (241)           ; 10 (0)                    ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken                                                                                                        ; fetch_taken       ; work         ;
;          |instructionMemory:IM_nt|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt                                                                                ; instructionMemory ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component                                                ; altsyncram        ; work         ;
;                |altsyncram_k472:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated                 ; altsyncram_k472   ; work         ;
;          |programCounter:pc|                    ; 9 (9)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc                                                                                      ; programCounter    ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8bl2:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; dataMemoryInitializationFile.mif        ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; instructionMemoryInitializationFile.mif ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated|ALTSYNCRAM                 ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; instructionMemoryInitializationFile.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                               ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------+---------------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |Dual_Issue|dataMemory:DM                                                                     ; dataMemory.v        ;
; Altera ; ROM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt ; instructionMemory.v ;
; Altera ; ROM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt                 ; instructionMemory.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------------------------+----------------------------------------+
; Register name                                                            ; Reason for Removal                     ;
+--------------------------------------------------------------------------+----------------------------------------+
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][31] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|IFID:ifid2|Q[42]                                 ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][30] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][29] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][28] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][27] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][26] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][25] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][24] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][23] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][22] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][21] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][20] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][19] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][18] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][17] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][16] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][15] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][14] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][13] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][12] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][11] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][10] ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][9]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][8]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][7]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][6]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][5]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][4]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][3]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][2]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][1]  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[0][0]  ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][31]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][30]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][29]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][28]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][27]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][26]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][25]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][24]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][23]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][22]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][21]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][20]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][19]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][18]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][17]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][16]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][15]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][14]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][13]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][12]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][11]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][10]         ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][9]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][8]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][7]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][6]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][5]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][4]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][3]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][2]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][1]          ; Stuck at GND due to stuck port data_in ;
; t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][0]          ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|IDEX:idex2|Q[3]                                  ; Stuck at GND due to stuck port data_in ;
; not_t_pipe:u_not_t_pipe|EXMEM:exmem2|Q[6]                                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 67                                   ;                                        ;
+--------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; not_t_pipe:u_not_t_pipe|IFID:ifid2|Q[42] ; Stuck at GND              ; not_t_pipe:u_not_t_pipe|IDEX:idex2|Q[3], not_t_pipe:u_not_t_pipe|EXMEM:exmem2|Q[6] ;
;                                          ; due to stuck port data_in ;                                                                                    ;
+------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3100  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3100  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                   ;
+--------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------+---------+
; branch_control:u_branch_control|pipe_valid                                           ; 167     ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[9]                 ; 5       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[8]                 ; 5       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[7]                 ; 5       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[6]                 ; 6       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[5]                 ; 6       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[4]                 ; 6       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[3]                 ; 6       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[2]                 ; 6       ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[1]                 ; 7       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[9] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[8] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[7] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[6] ; 7       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[5] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[4] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[3] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[2] ; 6       ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|programCounter:pc|PCout[1] ; 8       ;
; Total number of inverted registers = 19                                              ;         ;
+--------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                ;
+----------------------------------------------------------------------------------------+----------+---------------------+
; Node                                                                                   ; Action   ; Reason              ;
+----------------------------------------------------------------------------------------+----------+---------------------+
; branch_control:u_branch_control|always1~0                                              ; Modified ; Timing optimization ;
; branch_control:u_branch_control|always1~0_RESYN16_BDD17                                ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~0_RESYN278_BDD279                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~0_RESYN280_BDD281                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~0_RESYN282_BDD283                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~0_RESYN284_BDD285                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~1                                              ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|always1~2                                              ; Modified ; Timing optimization ;
; branch_control:u_branch_control|always1~2_RESYN26_BDD27                                ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~2_RESYN288_BDD289                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~2_RESYN290_BDD291                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~2_RESYN292_BDD293                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|always1~2_RESYN294_BDD295                              ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_n~0                                         ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|correction_n~1                                         ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|correction_n~2                                         ; Modified ; Timing optimization ;
; branch_control:u_branch_control|correction_n~2_RESYN36_BDD37                           ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_n~2_RESYN38_BDD39                           ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_n~2_RESYN40_BDD41                           ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_n~2_RESYN42_BDD43                           ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~0                                         ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~1                                         ; Modified ; Timing optimization ;
; branch_control:u_branch_control|correction_t~1_RESYN296_BDD297                         ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~1_RESYN298_BDD299                         ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~2                                         ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~6                                         ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~7                                         ; Modified ; Timing optimization ;
; branch_control:u_branch_control|correction_t~7_RESYN316_BDD317                         ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~7_RESYN318_BDD319                         ; Created  ; Timing optimization ;
; branch_control:u_branch_control|correction_t~8                                         ; Deleted  ; Timing optimization ;
; branch_control:u_branch_control|pipe_valid~0                                           ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|IFID:ifid1|Q~0                                                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|IFID:ifid1|Q~84                                                ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|IFID:ifid2|Q~7                                                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|execute:u_execute|comparator:comp1|Equal0~4                    ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|execute:u_execute|comparator:comp1|Equal0~20                   ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|execute:u_execute|comparator:comp2|Equal0~20                   ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|BranchAddress_1[0]~0         ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|BranchAddress_1[0]~1         ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector0~1                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector0~2                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector0~2_RESYN14_BDD15    ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector0~6                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~1                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~3                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~3_RESYN248_BDD249  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~3_RESYN250_BDD251  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~3_RESYN252_BDD253  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~3_RESYN254_BDD255  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~4                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~5                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~5_RESYN12_BDD13    ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector1~8_RESYN272_BDD273  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~1                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~3                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~3_RESYN240_BDD241  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~3_RESYN242_BDD243  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~3_RESYN244_BDD245  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~3_RESYN246_BDD247  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~4                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~5                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~5_RESYN10_BDD11    ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector2~8_RESYN270_BDD271  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~3                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~4                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~4_RESYN222_BDD223  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~4_RESYN224_BDD225  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~4_RESYN226_BDD227  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~4_RESYN228_BDD229  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~6                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~6_RESYN230_BDD231  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~6_RESYN232_BDD233  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~6_RESYN234_BDD235  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~6_RESYN236_BDD237  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~6_RESYN238_BDD239  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector3~8_RESYN268_BDD269  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~3                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~4                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~4_RESYN204_BDD205  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~4_RESYN206_BDD207  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~4_RESYN208_BDD209  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~4_RESYN210_BDD211  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~6                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~6_RESYN212_BDD213  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~6_RESYN214_BDD215  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~6_RESYN216_BDD217  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~6_RESYN218_BDD219  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~6_RESYN220_BDD221  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector4~8_RESYN266_BDD267  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~3                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~4                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~4_RESYN186_BDD187  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~4_RESYN188_BDD189  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~4_RESYN190_BDD191  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~4_RESYN192_BDD193  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~6                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~6_RESYN194_BDD195  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~6_RESYN196_BDD197  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~6_RESYN198_BDD199  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~6_RESYN200_BDD201  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~6_RESYN202_BDD203  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5~8_RESYN264_BDD265  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~3                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~4                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~4_RESYN168_BDD169  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~4_RESYN170_BDD171  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~4_RESYN172_BDD173  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~4_RESYN174_BDD175  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~6                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~6_RESYN176_BDD177  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~6_RESYN178_BDD179  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~6_RESYN180_BDD181  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~6_RESYN182_BDD183  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~6_RESYN184_BDD185  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector6~8_RESYN262_BDD263  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~3                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~4                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~4_RESYN150_BDD151  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~4_RESYN152_BDD153  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~4_RESYN154_BDD155  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~4_RESYN156_BDD157  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~6                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~6_RESYN158_BDD159  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~6_RESYN160_BDD161  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~6_RESYN162_BDD163  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~6_RESYN164_BDD165  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~6_RESYN166_BDD167  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector7~8_RESYN260_BDD261  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~2                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~3                  ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~4                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~4_RESYN144_BDD145  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~4_RESYN146_BDD147  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~4_RESYN148_BDD149  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector8~8_RESYN258_BDD259  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector9~8                  ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector9~8_RESYN256_BDD257  ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector10~2                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector10~3                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector10~3_RESYN112_BDD113 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector10~3_RESYN114_BDD115 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector11~2                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector11~3                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector11~3_RESYN100_BDD101 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector11~3_RESYN102_BDD103 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~1                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~2                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~3                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~4                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5_RESYN344_BDD345 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5_RESYN346_BDD347 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5_RESYN348_BDD349 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5_RESYN350_BDD351 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5_RESYN352_BDD353 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector12~5_RESYN354_BDD355 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector13~2                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector13~2_RESYN88_BDD89   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector13~2_RESYN90_BDD91   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector13~6                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector14~2                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector14~2_RESYN78_BDD79   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector14~2_RESYN80_BDD81   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector15~3                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector15~3_RESYN76_BDD77   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector16~2                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector16~2_RESYN72_BDD73   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector16~2_RESYN74_BDD75   ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~0                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~1                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~2                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~3                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~3_RESYN0_BDD1     ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~4                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~5                 ; Deleted  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN320_BDD321 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN322_BDD323 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN324_BDD325 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN326_BDD327 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN328_BDD329 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN330_BDD331 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN332_BDD333 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN334_BDD335 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector17~7_RESYN336_BDD337 ; Created  ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector19~0                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|pc_plus[1]~0                 ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|return_addr1[0]~1            ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|return_addr2[1]~0            ; Modified ; Timing optimization ;
; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|return_addr2[1]~1            ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|IFID:ifid1|Q~10                                                        ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|IFID:ifid2|Q~8                                                         ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|execute:u_execute|comparator:comp1|Equal0~4                            ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|execute:u_execute|comparator:comp1|Equal0~20                           ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|execute:u_execute|comparator:comp2|Equal0~20                           ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Add3~0                                       ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Add3~1                                       ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Add4~0                                       ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|BranchAddress_1[0]~1                         ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|BranchAddress_2[1]~0                         ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector0~7                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector0~7_RESYN140_BDD141                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector0~7_RESYN142_BDD143                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~8                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~9                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~10                                 ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~11                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~11_RESYN356_BDD357                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~11_RESYN358_BDD359                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~11_RESYN360_BDD361                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1~11_RESYN362_BDD363                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector2~7                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector2~7_RESYN136_BDD137                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector2~7_RESYN138_BDD139                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~7                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~8                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~9                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~9_RESYN86_BDD87                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~9_RESYN86_RESYN374_BDD375          ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~9_RESYN86_RESYN376_BDD377          ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~14                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~14_RESYN92_BDD93                   ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~14_RESYN94_BDD95                   ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~18                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~18_RESYN132_BDD133                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector3~18_RESYN134_BDD135                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector4~7                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector4~7_RESYN128_BDD129                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector4~7_RESYN130_BDD131                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~7                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~8                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~10                                 ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~13                                 ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~14                                 ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~15                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~15_RESYN2_BDD3                     ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~15_RESYN4_BDD5                     ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~15_RESYN6_BDD7                     ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~15_RESYN8_BDD9                     ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~16                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~16_RESYN340_BDD341                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~16_RESYN342_BDD343                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~17                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~17_RESYN124_BDD125                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~17_RESYN126_BDD127                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~18                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector5~18_RESYN274_BDD275                 ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector6~7                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector6~7_RESYN120_BDD121                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector6~7_RESYN122_BDD123                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~2                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~3                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~4                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~5                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN58_BDD59                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN60_BDD61                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN64_BDD65                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN68_BDD69                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN68_RESYN368_BDD369          ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN68_RESYN370_BDD371          ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN70_BDD71                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector7~6_RESYN70_RESYN372_BDD373          ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~1                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~2                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~3                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN300_BDD301                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN304_BDD305                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN306_BDD307                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN308_BDD309                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN310_BDD311                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN312_BDD313                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~4_RESYN314_BDD315                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~7                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~7_RESYN116_BDD117                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector8~7_RESYN118_BDD119                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~2                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~3                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~4                                  ; Deleted  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~5                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~5_RESYN48_BDD49                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~5_RESYN50_BDD51                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~5_RESYN52_BDD53                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~5_RESYN54_BDD55                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~5_RESYN56_BDD57                    ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~9                                  ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~9_RESYN364_BDD365                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector9~9_RESYN366_BDD367                  ; Created  ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|pc_plus[1]~0                                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[1]~8                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[2]~7                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[3]~6                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[4]~5                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[5]~4                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[6]~3                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[7]~2                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[8]~1                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc|PCout[9]~0                 ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|return_addr1[0]~1                            ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|return_addr2[1]~0                            ; Modified ; Timing optimization ;
; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|return_addr2[1]~1                            ; Modified ; Timing optimization ;
+----------------------------------------------------------------------------------------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex1|Q[127]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex1|Q[112]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex2|Q[127]                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex2|Q[113]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex1|Q[10]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex2|Q[137]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex1|Q[123]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex2|Q[121]                                         ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IFID:ifid1|Q[44]                                  ;
; 3:1                ; 52 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IFID:ifid2|Q[0]                                   ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IFID:ifid1|Q[41]                                          ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IFID:ifid2|Q[15]                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[0][1]           ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[1][13]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[2][16]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[3][29]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[4][19]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[5][29]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[6][10]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[7][30]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[8][13]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[9][27]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[10][15]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[11][15]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[12][15]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[13][8]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[14][1]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[15][3]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[16][22] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[17][26]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[18][21] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[19][9]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[20][0]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[21][23] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[22][13]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[23][7]  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[24][26]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[25][4]          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[26][19]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[27][19]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[28][20] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[29][20]         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|registers[30][22] ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|registers[31][4]          ;
; 65:1               ; 4 bits    ; 172 LEs       ; 52 LEs               ; 120 LEs                ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex1|Q[126]                                 ;
; 65:1               ; 4 bits    ; 172 LEs       ; 52 LEs               ; 120 LEs                ; Yes        ; |Dual_Issue|not_t_pipe:u_not_t_pipe|IDEX:idex2|Q[125]                                 ;
; 65:1               ; 4 bits    ; 172 LEs       ; 52 LEs               ; 120 LEs                ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex1|Q[134]                                         ;
; 65:1               ; 4 bits    ; 172 LEs       ; 52 LEs               ; 120 LEs                ; Yes        ; |Dual_Issue|t_pipe:u_t_pipe|IDEX:idex2|Q[140]                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Dual_Issue|MEMmuxOutput1[21]                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Dual_Issue|MEMmuxOutput2[16]                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Dual_Issue|Dmem_data1[1]                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Dual_Issue|Dmem_data2[21]                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|comb                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Dual_Issue|t_pipe:u_t_pipe|comb                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Dual_Issue|branch_control:u_branch_control|flush_IDEX_t                              ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|Mux59             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|Mux22             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|Mux68             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|decode:u_decode|registerFile:rf|Mux112            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|Mux35                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|Mux22                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|Mux79                     ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Dual_Issue|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf|Mux110                    ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux21                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux8                   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux22                          ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux14                          ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux21                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux13                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux17                          ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux15                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux25                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux6                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux27                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux7                           ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux24                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux4                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux24                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux4                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux29                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux3                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux28                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux3                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux29                  ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux2                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux28                          ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux2                           ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1|Mux0                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1|Mux0                           ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2|Mux0                   ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |Dual_Issue|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2|Mux0                           ;
; 93:1               ; 10 bits   ; 620 LEs       ; 80 LEs               ; 540 LEs                ; No         ; |Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|Selector5       ;
; 358:1              ; 10 bits   ; 2380 LEs      ; 110 LEs              ; 2270 LEs               ; No         ; |Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|Selector1                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8bl2:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                 ;
+---------------------------------+-------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                  ;
+---------------------------------+-------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                            ;
+------------------------------------+-----------------------------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ; Untyped                                                         ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                         ;
; WIDTH_B                            ; 32                                      ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 10                                      ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 1024                                    ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK0                                  ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                  ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                         ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                         ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_k472                         ; Untyped                                                         ;
+------------------------------------+-----------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IFID:ifid1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 52    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IFID:ifid2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 52    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1 ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                    ;
; _addi          ; 001000 ; Unsigned Binary                                                    ;
; _ori_          ; 001101 ; Unsigned Binary                                                    ;
; _xori_         ; 001110 ; Unsigned Binary                                                    ;
; _andi_         ; 001100 ; Unsigned Binary                                                    ;
; _slti_         ; 001010 ; Unsigned Binary                                                    ;
; _lw            ; 100011 ; Unsigned Binary                                                    ;
; _sw            ; 101011 ; Unsigned Binary                                                    ;
; _beq           ; 000100 ; Unsigned Binary                                                    ;
; _j_            ; 000010 ; Unsigned Binary                                                    ;
; _jal_          ; 000011 ; Unsigned Binary                                                    ;
; _bne_          ; 000101 ; Unsigned Binary                                                    ;
; _add_          ; 100000 ; Unsigned Binary                                                    ;
; _sub_          ; 100010 ; Unsigned Binary                                                    ;
; _and_          ; 100100 ; Unsigned Binary                                                    ;
; _or_           ; 100101 ; Unsigned Binary                                                    ;
; _slt_          ; 101010 ; Unsigned Binary                                                    ;
; _xor_          ; 100110 ; Unsigned Binary                                                    ;
; _nor_          ; 100111 ; Unsigned Binary                                                    ;
; _sll_          ; 000000 ; Unsigned Binary                                                    ;
; _srl_          ; 000010 ; Unsigned Binary                                                    ;
; _jr_           ; 001000 ; Unsigned Binary                                                    ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU2 ;
+----------------+--------+--------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                               ;
+----------------+--------+--------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                    ;
; _addi          ; 001000 ; Unsigned Binary                                                    ;
; _ori_          ; 001101 ; Unsigned Binary                                                    ;
; _xori_         ; 001110 ; Unsigned Binary                                                    ;
; _andi_         ; 001100 ; Unsigned Binary                                                    ;
; _slti_         ; 001010 ; Unsigned Binary                                                    ;
; _lw            ; 100011 ; Unsigned Binary                                                    ;
; _sw            ; 101011 ; Unsigned Binary                                                    ;
; _beq           ; 000100 ; Unsigned Binary                                                    ;
; _j_            ; 000010 ; Unsigned Binary                                                    ;
; _jal_          ; 000011 ; Unsigned Binary                                                    ;
; _bne_          ; 000101 ; Unsigned Binary                                                    ;
; _add_          ; 100000 ; Unsigned Binary                                                    ;
; _sub_          ; 100010 ; Unsigned Binary                                                    ;
; _and_          ; 100100 ; Unsigned Binary                                                    ;
; _or_           ; 100101 ; Unsigned Binary                                                    ;
; _slt_          ; 101010 ; Unsigned Binary                                                    ;
; _xor_          ; 100110 ; Unsigned Binary                                                    ;
; _nor_          ; 100111 ; Unsigned Binary                                                    ;
; _sll_          ; 000000 ; Unsigned Binary                                                    ;
; _srl_          ; 000010 ; Unsigned Binary                                                    ;
; _jr_           ; 001000 ; Unsigned Binary                                                    ;
+----------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IDEX:idex1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 160   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|IDEX:idex2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 160   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|execute:u_execute|ALU:alu1 ;
+----------------+----------------------------------+-------------------------------------+
; Parameter Name ; Value                            ; Type                                ;
+----------------+----------------------------------+-------------------------------------+
; data_width     ; 32                               ; Signed Integer                      ;
; sel_width      ; 4                                ; Signed Integer                      ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                     ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                     ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                     ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                     ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                     ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                     ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                     ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                     ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                     ;
+----------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|execute:u_execute|ALU:alu2 ;
+----------------+----------------------------------+-------------------------------------+
; Parameter Name ; Value                            ; Type                                ;
+----------------+----------------------------------+-------------------------------------+
; data_width     ; 32                               ; Signed Integer                      ;
; sel_width      ; 4                                ; Signed Integer                      ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                     ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                     ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                     ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                     ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                     ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                     ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                     ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                     ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                     ;
+----------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|EXMEM:exmem1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; size           ; 100   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t_pipe:u_t_pipe|EXMEM:exmem2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; size           ; 100   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                            ;
+------------------------------------+-----------------------------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ; Untyped                                                                         ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                         ;
; WIDTH_B                            ; 32                                      ; Signed Integer                                                                  ;
; WIDTHAD_B                          ; 10                                      ; Signed Integer                                                                  ;
; NUMWORDS_B                         ; 1024                                    ; Signed Integer                                                                  ;
; INDATA_REG_B                       ; CLOCK0                                  ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                  ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Signed Integer                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                         ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_k472                         ; Untyped                                                                         ;
+------------------------------------+-----------------------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IFID:ifid1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 52    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IFID:ifid2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 52    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU1 ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                            ;
; _addi          ; 001000 ; Unsigned Binary                                                            ;
; _ori_          ; 001101 ; Unsigned Binary                                                            ;
; _xori_         ; 001110 ; Unsigned Binary                                                            ;
; _andi_         ; 001100 ; Unsigned Binary                                                            ;
; _slti_         ; 001010 ; Unsigned Binary                                                            ;
; _lw            ; 100011 ; Unsigned Binary                                                            ;
; _sw            ; 101011 ; Unsigned Binary                                                            ;
; _beq           ; 000100 ; Unsigned Binary                                                            ;
; _j_            ; 000010 ; Unsigned Binary                                                            ;
; _jal_          ; 000011 ; Unsigned Binary                                                            ;
; _bne_          ; 000101 ; Unsigned Binary                                                            ;
; _add_          ; 100000 ; Unsigned Binary                                                            ;
; _sub_          ; 100010 ; Unsigned Binary                                                            ;
; _and_          ; 100100 ; Unsigned Binary                                                            ;
; _or_           ; 100101 ; Unsigned Binary                                                            ;
; _slt_          ; 101010 ; Unsigned Binary                                                            ;
; _xor_          ; 100110 ; Unsigned Binary                                                            ;
; _nor_          ; 100111 ; Unsigned Binary                                                            ;
; _sll_          ; 000000 ; Unsigned Binary                                                            ;
; _srl_          ; 000010 ; Unsigned Binary                                                            ;
; _jr_           ; 001000 ; Unsigned Binary                                                            ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU2 ;
+----------------+--------+----------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                       ;
+----------------+--------+----------------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                            ;
; _addi          ; 001000 ; Unsigned Binary                                                            ;
; _ori_          ; 001101 ; Unsigned Binary                                                            ;
; _xori_         ; 001110 ; Unsigned Binary                                                            ;
; _andi_         ; 001100 ; Unsigned Binary                                                            ;
; _slti_         ; 001010 ; Unsigned Binary                                                            ;
; _lw            ; 100011 ; Unsigned Binary                                                            ;
; _sw            ; 101011 ; Unsigned Binary                                                            ;
; _beq           ; 000100 ; Unsigned Binary                                                            ;
; _j_            ; 000010 ; Unsigned Binary                                                            ;
; _jal_          ; 000011 ; Unsigned Binary                                                            ;
; _bne_          ; 000101 ; Unsigned Binary                                                            ;
; _add_          ; 100000 ; Unsigned Binary                                                            ;
; _sub_          ; 100010 ; Unsigned Binary                                                            ;
; _and_          ; 100100 ; Unsigned Binary                                                            ;
; _or_           ; 100101 ; Unsigned Binary                                                            ;
; _slt_          ; 101010 ; Unsigned Binary                                                            ;
; _xor_          ; 100110 ; Unsigned Binary                                                            ;
; _nor_          ; 100111 ; Unsigned Binary                                                            ;
; _sll_          ; 000000 ; Unsigned Binary                                                            ;
; _srl_          ; 000010 ; Unsigned Binary                                                            ;
; _jr_           ; 001000 ; Unsigned Binary                                                            ;
+----------------+--------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IDEX:idex1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 160   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|IDEX:idex2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; size           ; 160   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; data_width     ; 32                               ; Signed Integer                              ;
; sel_width      ; 4                                ; Signed Integer                              ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                             ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                             ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                             ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                             ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                             ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                             ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                             ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                             ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2 ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; data_width     ; 32                               ; Signed Integer                              ;
; sel_width      ; 4                                ; Signed Integer                              ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                             ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                             ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                             ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                             ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                             ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                             ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                             ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                             ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|EXMEM:exmem1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; size           ; 90    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: not_t_pipe:u_not_t_pipe|EXMEM:exmem2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; size           ; 90    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataMemory:DM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+--------------------+
; Parameter Name                     ; Value                            ; Type               ;
+------------------------------------+----------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                  ; Untyped            ;
; WIDTH_A                            ; 32                               ; Signed Integer     ;
; WIDTHAD_A                          ; 12                               ; Signed Integer     ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer     ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped            ;
; WIDTH_B                            ; 32                               ; Signed Integer     ;
; WIDTHAD_B                          ; 12                               ; Signed Integer     ;
; NUMWORDS_B                         ; 4096                             ; Signed Integer     ;
; INDATA_REG_B                       ; CLOCK0                           ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                           ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer     ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped            ;
; BYTE_SIZE                          ; 8                                ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped            ;
; INIT_FILE                          ; dataMemoryInitializationFile.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped            ;
; ENABLE_ECC                         ; FALSE                            ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped            ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_8bl2                  ; Untyped            ;
+------------------------------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB:memwb1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 82    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEMWB:memwb2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 82    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                 ;
; Entity Instance                           ; t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; dataMemory:DM|altsyncram:altsyncram_component                                                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 4096                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB:memwb2"                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (82 bits) is wider than the port expression (49 bits) it drives; bit(s) "Q[81..49]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (49 bits) is smaller than the input port (82 bits) it drives.  Extra input bit(s) "D[81..49]" will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEMWB:memwb1"                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (82 bits) is wider than the port expression (49 bits) it drives; bit(s) "Q[81..49]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (49 bits) is smaller than the input port (82 bits) it drives.  Extra input bit(s) "D[81..49]" will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataMemory:DM"                                                                                                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "not_t_pipe:u_not_t_pipe|IDEX:idex2"                                                                                                                      ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (139 bits) it drives; bit(s) "Q[159..139]" have no fanouts                      ;
; Q[123..119] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (139 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..139]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "not_t_pipe:u_not_t_pipe|IDEX:idex1"                                                                                                                      ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (139 bits) it drives; bit(s) "Q[159..139]" have no fanouts                      ;
; Q[123..119] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (139 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..139]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "not_t_pipe:u_not_t_pipe|decode:u_decode"                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; jump1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "not_t_pipe:u_not_t_pipe"                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; taken1_MEM       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn1_MEM   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; taken2_MEM       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn2_MEM   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt1_MEM          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt2_MEM          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; return_addr2_EX  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; forwardBRes2_MEM ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|EXMEM:exmem2"                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (100 bits) is wider than the port expression (91 bits) it drives; bit(s) "Q[99..91]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (91 bits) is smaller than the input port (100 bits) it drives.  Extra input bit(s) "D[99..91]" will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|EXMEM:exmem1"                                                                                                                  ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (100 bits) is wider than the port expression (91 bits) it drives; bit(s) "Q[99..91]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (91 bits) is smaller than the input port (100 bits) it drives.  Extra input bit(s) "D[99..91]" will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|comparator:comp2" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; hold ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|comparator:comp1" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; hold ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|ALU:alu2"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|execute:u_execute|ALU:alu1"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|IDEX:idex2"                                                                                                                              ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (149 bits) it drives; bit(s) "Q[159..149]" have no fanouts                      ;
; Q[133..129] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (149 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..149]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|IDEX:idex1"                                                                                                                              ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (149 bits) it drives; bit(s) "Q[159..149]" have no fanouts                      ;
; Q[133..129] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (149 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..149]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe|decode:u_decode"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; jump1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t_pipe:u_t_pipe"                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; taken1_MEM        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn1_MEM    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; taken2_MEM        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemReadEn2_MEM    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt1_MEM           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rt2_MEM           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; return_addr2_EX   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchAddress1_EX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchAddress2_EX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; forwardBRes2_MEM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Branch1_MEM       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Branch2_MEM       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 3100                        ;
;     CLR               ; 3100                        ;
; cycloneiii_lcell_comb ; 14882                       ;
;     arith             ; 474                         ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 422                         ;
;     normal            ; 14408                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 2209                        ;
;         4 data inputs ; 12005                       ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 14.70                       ;
; Average LUT depth     ; 6.33                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:44     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Feb 23 01:42:34 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_Issue -c Dual_Issue
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/testbench.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/mux2x1.v Line: 1
    Info (12023): Found entity 2: mux4x1 File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/mux2x1.v Line: 15
Info (12021): Found 4 design units, including 4 entities, in source file pipes.v
    Info (12023): Found entity 1: IFID File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Pipes.v Line: 1
    Info (12023): Found entity 2: IDEX File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Pipes.v Line: 17
    Info (12023): Found entity 3: EXMEM File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Pipes.v Line: 36
    Info (12023): Found entity 4: MEMWB File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Pipes.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file t_pipe.v
    Info (12023): Found entity 1: t_pipe File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/SignExtender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/registerFile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection.v
    Info (12023): Found entity 1: hazard_detection File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/hazard_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: forwarding_unit File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/ForwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: comparator File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/comparator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fetch_taken.v
    Info (12023): Found entity 1: fetch_taken File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/fetch_taken.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: decode File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_not_taken.v
    Info (12023): Found entity 1: fetch_not_taken File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/fetch_not_taken.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_t_pipe.v
    Info (12023): Found entity 1: not_t_pipe File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/not_t_pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_issue.v
    Info (12023): Found entity 1: Dual_Issue File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/dataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file branch_control.v
    Info (12023): Found entity 1: branch_control File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/branch_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_test.v
    Info (12023): Found entity 1: mux_test File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/mux_test.v Line: 40
Info (12127): Elaborating entity "Dual_Issue" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Dual_Issue.v(23): object "MemReadEn2_MEM" assigned a value but never read File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at Dual_Issue.v(23): object "MemReadEn1_MEM" assigned a value but never read File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at Dual_Issue.v(26): object "rt2_MEM" assigned a value but never read File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at Dual_Issue.v(26): object "rt1_MEM" assigned a value but never read File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at Dual_Issue.v(28): object "forwardBRes2_MEM" assigned a value but never read File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 28
Info (12128): Elaborating entity "t_pipe" for hierarchy "t_pipe:u_t_pipe" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 114
Info (12128): Elaborating entity "fetch_taken" for hierarchy "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 78
Info (12128): Elaborating entity "programCounter" for hierarchy "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/fetch_taken.v Line: 69
Info (12128): Elaborating entity "instructionMemory" for hierarchy "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/fetch_taken.v Line: 70
Info (12128): Elaborating entity "altsyncram" for hierarchy "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/instructionMemory.v Line: 100
Info (12130): Elaborated megafunction instantiation "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/instructionMemory.v Line: 100
Info (12133): Instantiated megafunction "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component" with the following parameter: File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/instructionMemory.v Line: 100
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "instructionMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k472.tdf
    Info (12023): Found entity 1: altsyncram_k472 File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/db/altsyncram_k472.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k472" for hierarchy "t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_k472:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IFID" for hierarchy "t_pipe:u_t_pipe|IFID:ifid1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 87
Info (12128): Elaborating entity "decode" for hierarchy "t_pipe:u_t_pipe|decode:u_decode" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 155
Info (12128): Elaborating entity "controlUnit" for hierarchy "t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/decode.v Line: 41
Info (12128): Elaborating entity "registerFile" for hierarchy "t_pipe:u_t_pipe|decode:u_decode|registerFile:rf" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/decode.v Line: 67
Info (12128): Elaborating entity "SignExtender" for hierarchy "t_pipe:u_t_pipe|decode:u_decode|SignExtender:SignExtend1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/decode.v Line: 98
Info (12128): Elaborating entity "IDEX" for hierarchy "t_pipe:u_t_pipe|IDEX:idex1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 160
Info (12128): Elaborating entity "execute" for hierarchy "t_pipe:u_t_pipe|execute:u_execute" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 191
Info (12128): Elaborating entity "ALU" for hierarchy "t_pipe:u_t_pipe|execute:u_execute|ALU:alu1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/execute.v Line: 23
Info (12128): Elaborating entity "comparator" for hierarchy "t_pipe:u_t_pipe|execute:u_execute|comparator:comp1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/execute.v Line: 27
Info (12128): Elaborating entity "EXMEM" for hierarchy "t_pipe:u_t_pipe|EXMEM:exmem1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/t_pipe.v Line: 200
Info (12128): Elaborating entity "not_t_pipe" for hierarchy "not_t_pipe:u_not_t_pipe" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 194
Info (12128): Elaborating entity "fetch_not_taken" for hierarchy "not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/not_t_pipe.v Line: 79
Info (12128): Elaborating entity "EXMEM" for hierarchy "not_t_pipe:u_not_t_pipe|EXMEM:exmem1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/not_t_pipe.v Line: 203
Info (12128): Elaborating entity "branch_control" for hierarchy "branch_control:u_branch_control" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 227
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:u_forwarding_unit_t" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 257
Info (12128): Elaborating entity "dataMemory" for hierarchy "dataMemory:DM" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 331
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataMemory:DM|altsyncram:altsyncram_component" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/dataMemory.v Line: 98
Info (12130): Elaborated megafunction instantiation "dataMemory:DM|altsyncram:altsyncram_component" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/dataMemory.v Line: 98
Info (12133): Instantiated megafunction "dataMemory:DM|altsyncram:altsyncram_component" with the following parameter: File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/dataMemory.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dataMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8bl2.tdf
    Info (12023): Found entity 1: altsyncram_8bl2 File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/db/altsyncram_8bl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8bl2" for hierarchy "dataMemory:DM|altsyncram:altsyncram_component|altsyncram_8bl2:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MEMWB" for hierarchy "MEMWB:memwb1" File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.v Line: 341
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/branch_control.v Line: 8
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'Dual_Issue.out.sdc'
Warning (332174): Ignored filter at Dual_Issue.out.sdc(22): out1 could not be matched with a port File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.out.sdc Line: 22
Warning (332049): Ignored set_output_delay at Dual_Issue.out.sdc(22): Argument <targets> is an empty collection File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.out.sdc Line: 22
    Info (332050): set_output_delay -clock clk -max 0.5 [get_ports out1] File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.out.sdc Line: 22
Warning (332174): Ignored filter at Dual_Issue.out.sdc(23): out2 could not be matched with a port File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.out.sdc Line: 23
Warning (332049): Ignored set_output_delay at Dual_Issue.out.sdc(23): Argument <targets> is an empty collection File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.out.sdc Line: 23
    Info (332050): set_output_delay -clock clk -max 0.5 [get_ports out2] File: D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/Dual_Issue.out.sdc Line: 23
Warning (332070): Port "rst" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "rst" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Rise) (setup and hold)
    Critical Warning (332169): From clk (Rise) to clk (Fall) (setup and hold)
    Critical Warning (332169): From clk (Fall) to clk (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   12.000          clk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 813 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:08
Info (144001): Generated suppressed messages file D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15487 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 15325 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5037 megabytes
    Info: Processing ended: Sun Feb 23 01:43:28 2025
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Downloads/josdc72/josdc-1/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg.


