library ieee;
use ieee.std_logic_1164.all;

entity mux_nxm is
	generic(	
		numInputs: integer := 3;
		inputWidth: integer := 3
	);
	
	port(
		input: in tpMatrix(numInputs-1 downto 0, inputWidth-1 downto 0);
		sel: in std_logic_vector(log2(numInputs)-1 downto 0);
		output: out std_logic_vector(inputWidth-1 downto 0)
	
);
end entity;

architecture Behavioral of mux_nxm_bits_matrix is
	begin
	g1: for i in inputWidth-1 downto 0 generate
		output(i) <= input(to_integer(unsigned(sel)),i);
	end generate;
end architecture;