Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Mar 18 23:42:48 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-355140442.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.074        0.000                      0                20900        0.024        0.000                      0                20894       -0.320       -6.400                      20                  7208  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                           ------------         ----------      --------------
clk100                                          {0.000 5.000}        10.000          100.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                   {0.000 4.000}        8.000           125.000         
eth_rx_clk                                      {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                      {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                              {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                {0.000 3.367}        6.734           148.500         
hdmi_out0_pix_clk                               {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                    {0.000 2.693}        5.387           185.632         
sys_clk                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                            3.000        0.000                       0                     3  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videosoc_pll_clk200                                 2.928        0.000                      0                   13        0.303        0.000                      0                   13        0.264        0.000                       0                    12  
  videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                     5.845        0.000                       0                     1  
eth_rx_clk                                            0.757        0.000                      0                  428        0.103        0.000                      0                  428        2.000        0.000                       0                   152  
  ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                            0.521        0.000                      0                  226        0.121        0.000                      0                  226        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                               -0.320       -6.400                      20                    20  
hdmi_in0_pix_clk                                      0.289        0.000                      0                 2776        0.048        0.000                      0                 2776        2.117        0.000                       0                  1120  
hdmi_out0_pix_clk                                     0.593        0.000                      0                  605        0.091        0.000                      0                  605        2.117        0.000                       0                   269  
pix1p25x_clk                                          0.527        0.000                      0                  684        0.121        0.000                      0                  684        2.193        0.000                       0                   368  
sys_clk                                               0.074        0.000                      0                16162        0.024        0.000                      0                16162        2.500        0.000                       0                  5065  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                     videosoc_pll_clk200        3.715        0.000                      0                    1                                                                        
                     eth_rx_clk                 2.460        0.000                      0                    1                                                                        
                     eth_tx_clk                 2.335        0.000                      0                    1                                                                        
                     hdmi_in0_pix_clk           2.394        0.000                      0                    1                                                                        
                     pix1p25x_clk               1.982        0.000                      0                    1                                                                        
                     sys_clk                    2.436        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y8    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_clk200
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.862    videosoc_reset_counter[0]
    SLICE_X162Y174       LUT4 (Prop_lut4_I1_O)        0.124     7.986 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.365    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.862    videosoc_reset_counter[0]
    SLICE_X162Y174       LUT4 (Prop_lut4_I1_O)        0.124     7.986 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.365    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.862    videosoc_reset_counter[0]
    SLICE_X162Y174       LUT4 (Prop_lut4_I1_O)        0.124     7.986 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.365    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.699%)  route 1.208ns (65.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.862    videosoc_reset_counter[0]
    SLICE_X162Y174       LUT4 (Prop_lut4_I1_O)        0.124     7.986 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.365    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_CE)      -0.169    11.293    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.642ns (34.608%)  route 1.213ns (65.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.815     7.848    videosoc_reset_counter[0]
    SLICE_X162Y174       LUT6 (Prop_lut6_I1_O)        0.124     7.972 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.370    videosoc_ic_reset_i_1_n_0
    SLICE_X163Y174       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X163Y174       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X163Y174       FDRE (Setup_fdre_C_D)       -0.067    11.373    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.899%)  route 0.500ns (51.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.500     7.495    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.695    10.745    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.899%)  route 0.500ns (51.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.500     7.495    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.695    10.745    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.899%)  route 0.500ns (51.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.500     7.495    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.695    10.745    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.899%)  route 0.500ns (51.101%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.518ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.803     6.518    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.478     6.996 r  FDPE_3/Q
                         net (fo=5, routed)           0.500     7.495    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X162Y174       FDSE (Setup_fdse_C_S)       -0.695    10.745    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videosoc_pll_clk200 rise@5.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.642ns (37.119%)  route 1.088ns (62.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.800     6.515    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.518     7.033 f  videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.088     8.120    videosoc_reset_counter[0]
    SLICE_X162Y174       LUT1 (Prop_lut1_I0_O)        0.124     8.244 r  videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.244    videosoc_reset_counter0[0]
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.686    11.163    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y174       FDSE (Setup_fdse_C_D)        0.077    11.539    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  3.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.351%)  route 0.185ns (42.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.271    videosoc_reset_counter[1]
    SLICE_X162Y174       LUT2 (Prop_lut2_I1_O)        0.101     2.372 r  videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.372    videosoc_reset_counter[1]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.131     2.069    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.828%)  route 0.189ns (43.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.275    videosoc_reset_counter[1]
    SLICE_X162Y174       LUT4 (Prop_lut4_I2_O)        0.101     2.376 r  videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.376    videosoc_reset_counter[3]_i_2_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.131     2.069    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.530%)  route 0.189ns (43.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.189     2.275    videosoc_reset_counter[1]
    SLICE_X162Y174       LUT3 (Prop_lut3_I0_O)        0.098     2.373 r  videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.373    videosoc_reset_counter[2]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_D)         0.121     2.059    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.719%)  route 0.191ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.279    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.719%)  route 0.191ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.279    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.719%)  route 0.191ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.279    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.719%)  route 0.191ns (56.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.636     1.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE (Prop_fdpe_C_Q)         0.148     2.089 r  FDPE_3/Q
                         net (fo=5, routed)           0.191     2.279    clk200_rst
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDSE (Hold_fdse_C_S)        -0.044     1.907    videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.247ns (49.570%)  route 0.251ns (50.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.208    videosoc_reset_counter[3]
    SLICE_X162Y174       LUT6 (Prop_lut6_I3_O)        0.099     2.307 r  videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.129     2.436    videosoc_ic_reset_i_1_n_0
    SLICE_X163Y174       FDRE                                         r  videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X163Y174       FDRE                                         r  videosoc_ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X163Y174       FDRE (Hold_fdre_C_D)         0.070     2.021    videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.199    videosoc_reset_counter[3]
    SLICE_X162Y174       LUT4 (Prop_lut4_I3_O)        0.099     2.298 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.414    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.922    videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 videosoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videosoc_pll_clk200 rise@0.000ns - videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.633     1.938    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  videosoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.199    videosoc_reset_counter[3]
    SLICE_X162Y174       LUT4 (Prop_lut4_I3_O)        0.099     2.298 r  videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.414    videosoc_reset_counter[3]_i_1_n_0
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.902     2.491    clk200_clk
    SLICE_X162Y174       FDSE                                         r  videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDSE (Hold_fdse_C_CE)       -0.016     1.922    videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y172   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   videosoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   videosoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y172   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   videosoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_fb
  To Clock:  videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys
  To Clock:  videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x
  To Clock:  videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videosoc_pll_sys4x_dqs
  To Clock:  videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y6   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 0.945ns (13.868%)  route 5.869ns (86.132%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 9.539 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          4.747     7.282    ethphy_rx_ctl
    SLICE_X88Y108        LUT6 (Prop_lut6_I4_O)        0.180     7.462 r  liteethmacpreamblechecker_state_i_4/O
                         net (fo=1, routed)           0.670     8.132    liteethmacpreamblechecker_state_i_4_n_0
    SLICE_X88Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.256 r  liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.452     8.708    liteethmacpreamblechecker_next_state
    SLICE_X88Y108        LUT5 (Prop_lut5_I0_O)        0.124     8.832 r  liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000     8.832    liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X88Y108        FDRE                                         r  liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.539     9.539    eth_rx_clk
    SLICE_X88Y108        FDRE                                         r  liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.008     9.547    
                         clock uncertainty           -0.035     9.512    
    SLICE_X88Y108        FDRE (Setup_fdre_C_D)        0.077     9.589    liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                          9.589    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 0.821ns (12.444%)  route 5.776ns (87.556%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.796     7.331    ethphy_rx_ctl
    SLICE_X91Y108        LUT6 (Prop_lut6_I5_O)        0.180     7.511 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.981     8.491    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X98Y108        LUT6 (Prop_lut6_I3_O)        0.124     8.615 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.615    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X98Y108        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X98Y108        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X98Y108        FDRE (Setup_fdre_C_D)        0.077     9.600    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 0.697ns (10.809%)  route 5.751ns (89.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 9.563 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.620     7.155    ethphy_rx_ctl
    SLICE_X91Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.335 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.131     8.466    ethmac_preamble_checker_source_last
    SLICE_X104Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     9.563    eth_rx_clk
    SLICE_X104Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.571    
                         clock uncertainty           -0.035     9.536    
    SLICE_X104Y106       FDRE (Setup_fdre_C_D)       -0.016     9.520    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 0.821ns (12.586%)  route 5.702ns (87.414%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 9.547 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.796     7.331    ethphy_rx_ctl
    SLICE_X91Y108        LUT6 (Prop_lut6_I5_O)        0.180     7.511 r  ethmac_rx_converter_converter_source_last_i_3/O
                         net (fo=2, routed)           0.906     8.417    ethmac_rx_converter_converter_source_last_i_3_n_0
    SLICE_X96Y112        LUT3 (Prop_lut3_I2_O)        0.124     8.541 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.541    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X96Y112        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.547     9.547    eth_rx_clk
    SLICE_X96Y112        FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.008     9.555    
                         clock uncertainty           -0.035     9.520    
    SLICE_X96Y112        FDRE (Setup_fdre_C_D)        0.077     9.597    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.697ns (11.056%)  route 5.607ns (88.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 9.563 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.620     7.155    ethphy_rx_ctl
    SLICE_X91Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.335 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.987     8.322    ethmac_preamble_checker_source_last
    SLICE_X105Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.563     9.563    eth_rx_clk
    SLICE_X105Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.571    
                         clock uncertainty           -0.035     9.536    
    SLICE_X105Y106       FDRE (Setup_fdre_C_D)       -0.081     9.455    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 0.697ns (11.005%)  route 5.637ns (88.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 9.555 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.620     7.155    ethphy_rx_ctl
    SLICE_X91Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.335 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           1.016     8.351    ethmac_preamble_checker_source_last
    SLICE_X102Y108       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.555     9.555    eth_rx_clk
    SLICE_X102Y108       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.563    
                         clock uncertainty           -0.035     9.528    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)       -0.031     9.497    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.497    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 0.697ns (11.047%)  route 5.612ns (88.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 9.556 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          4.620     7.155    ethphy_rx_ctl
    SLICE_X91Y107        LUT3 (Prop_lut3_I2_O)        0.180     7.335 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.992     8.327    ethmac_preamble_checker_source_last
    SLICE_X103Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.556     9.556    eth_rx_clk
    SLICE_X103Y106       FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.564    
                         clock uncertainty           -0.035     9.529    
    SLICE_X103Y106       FDRE (Setup_fdre_C_D)       -0.047     9.482    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 0.697ns (10.964%)  route 5.660ns (89.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.660     8.195    ethphy_rx_ctl
    SLICE_X98Y107        LUT5 (Prop_lut5_I4_O)        0.180     8.375 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.375    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X98Y107        FDRE (Setup_fdre_C_D)        0.077     9.600    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.697ns (11.371%)  route 5.432ns (88.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=11, routed)          5.432     7.967    ethphy_rx_ctl
    SLICE_X99Y107        LUT6 (Prop_lut6_I0_O)        0.180     8.147 r  ethmac_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000     8.147    ethmac_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X99Y107        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X99Y107        FDRE                                         r  ethmac_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X99Y107        FDRE (Setup_fdre_C_D)        0.029     9.552    ethmac_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 0.697ns (11.342%)  route 5.448ns (88.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 9.550 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=11, routed)          5.448     7.983    ethphy_rx_ctl
    SLICE_X98Y107        LUT6 (Prop_lut6_I5_O)        0.180     8.163 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.163    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=152, routed)         1.550     9.550    eth_rx_clk
    SLICE_X98Y107        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.558    
                         clock uncertainty           -0.035     9.523    
    SLICE_X98Y107        FDRE (Setup_fdre_C_D)        0.081     9.604    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.604    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                  1.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.576%)  route 0.181ns (52.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.898ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.586     0.586    eth_rx_clk
    SLICE_X102Y106       FDRE                                         r  ethmac_rx_cdc_graycounter0_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y106       FDRE (Prop_fdre_C_Q)         0.164     0.750 r  ethmac_rx_cdc_graycounter0_q_binary_reg[5]/Q
                         net (fo=5, routed)           0.181     0.930    ethmac_rx_cdc_graycounter0_q_binary[5]
    RAMB36_X6Y21         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.898     0.898    eth_rx_clk
    RAMB36_X6Y21         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.254     0.644    
    RAMB36_X6Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.827    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.031%)  route 0.227ns (63.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.573     0.573    eth_rx_clk
    SLICE_X89Y107        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y107        FDRE (Prop_fdre_C_Q)         0.128     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[2]/Q
                         net (fo=18, routed)          0.227     0.928    storage_10_reg_0_7_6_7/ADDRD2
    SLICE_X90Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.847     0.847    storage_10_reg_0_7_6_7/WCLK
    SLICE_X90Y106        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.613    
    SLICE_X90Y106        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     0.814    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl7_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl7_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.580     0.580    eth_rx_clk
    SLICE_X97Y107        FDRE                                         r  xilinxmultiregimpl7_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y107        FDRE (Prop_fdre_C_Q)         0.141     0.721 r  xilinxmultiregimpl7_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.776    xilinxmultiregimpl7_regs0[5]
    SLICE_X97Y107        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=152, routed)         0.851     0.851    eth_rx_clk
    SLICE_X97Y107        FDRE                                         r  xilinxmultiregimpl7_regs1_reg[5]/C
                         clock pessimism             -0.271     0.580    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.075     0.655    xilinxmultiregimpl7_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X6Y21    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X86Y105   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X86Y105   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X100Y107  xilinxmultiregimpl7_regs0_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y107   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X90Y106   storage_10_reg_0_7_6_7/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 3.022ns (46.121%)  route 3.530ns (53.879%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.432 r  storage_11_reg/DOADO[16]
                         net (fo=1, routed)           1.205     5.637    ethmac_tx_converter_converter_sink_payload_data_reg[20]
    SLICE_X23Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.761 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.721     6.482    ODDR_2_i_8_n_0
    SLICE_X19Y83         LUT4 (Prop_lut4_I3_O)        0.118     6.600 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.443     7.042    ODDR_2_i_4_n_0
    SLICE_X16Y82         LUT6 (Prop_lut6_I3_O)        0.326     7.368 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.162     8.530    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 3.025ns (47.673%)  route 3.320ns (52.327%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     4.432 r  storage_11_reg/DOADO[22]
                         net (fo=1, routed)           1.096     5.528    ethmac_tx_converter_converter_sink_payload_data_reg[26]
    SLICE_X24Y82         LUT6 (Prop_lut6_I1_O)        0.124     5.652 r  ODDR_4_i_8/O
                         net (fo=2, routed)           0.680     6.332    ODDR_4_i_8_n_0
    SLICE_X19Y82         LUT4 (Prop_lut4_I3_O)        0.120     6.452 r  ODDR_4_i_6/O
                         net (fo=1, routed)           0.437     6.888    ODDR_4_i_6_n_0
    SLICE_X16Y82         LUT6 (Prop_lut6_I3_O)        0.327     7.215 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.108     8.323    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.234ns  (logic 2.826ns (45.330%)  route 3.408ns (54.670%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.432 r  storage_11_reg/DOADO[15]
                         net (fo=1, routed)           1.256     5.688    ethmac_tx_converter_converter_sink_payload_data_reg[17]
    SLICE_X18Y80         LUT6 (Prop_lut6_I0_O)        0.124     5.812 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.694     6.506    ODDR_5_i_7_n_0
    SLICE_X17Y82         LUT6 (Prop_lut6_I1_O)        0.124     6.630 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.436     7.065    ODDR_5_i_5_n_0
    SLICE_X17Y81         LUT6 (Prop_lut6_I4_O)        0.124     7.189 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.023     8.212    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_5
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.706ns (26.139%)  route 4.821ns (73.861%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.930     1.930    eth_tx_clk
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.518     2.448 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.855     3.304    xilinxmultiregimpl4_regs1[0]
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.124     3.428 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.547     3.975    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.099 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.310     4.409    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.533 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.474     5.008    ethmac_padding_inserter_source_valid
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.132 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.287     5.419    ethmac_crc32_inserter_source_valid
    SLICE_X21Y82         LUT4 (Prop_lut4_I1_O)        0.124     5.543 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.471     6.013    ethmac_preamble_inserter_sink_ready
    SLICE_X22Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.544     6.681    ethmac_tx_converter_converter_mux0
    SLICE_X24Y82         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.635     7.434    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y80         LUT3 (Prop_lut3_I1_O)        0.326     7.760 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.697     8.457    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.954    
                         clock uncertainty           -0.069     9.885    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.319    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.826ns (46.128%)  route 3.300ns (53.872%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.432 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.141     5.573    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X23Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.697 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.486     6.183    ODDR_2_i_9_n_0
    SLICE_X19Y82         LUT4 (Prop_lut4_I3_O)        0.124     6.307 r  ODDR_2_i_7/O
                         net (fo=6, routed)           0.521     6.828    ODDR_2_i_7_n_0
    SLICE_X16Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.952 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.152     8.104    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.074ns  (logic 3.022ns (49.750%)  route 3.052ns (50.250%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.454     4.432 r  storage_11_reg/DOADO[18]
                         net (fo=1, routed)           1.134     5.566    ethmac_tx_converter_converter_sink_payload_data_reg[22]
    SLICE_X16Y81         LUT6 (Prop_lut6_I1_O)        0.124     5.690 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.403     6.094    ODDR_4_i_7_n_0
    SLICE_X17Y82         LUT4 (Prop_lut4_I3_O)        0.118     6.212 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.354     6.565    ODDR_4_i_4_n_0
    SLICE_X16Y82         LUT6 (Prop_lut6_I3_O)        0.326     6.891 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.161     8.052    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.088     9.952    
                         clock uncertainty           -0.069     9.883    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     9.049    ODDR_4
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 1.706ns (26.717%)  route 4.679ns (73.283%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.930     1.930    eth_tx_clk
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.518     2.448 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.855     3.304    xilinxmultiregimpl4_regs1[0]
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.124     3.428 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.547     3.975    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.099 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.310     4.409    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.533 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.474     5.008    ethmac_padding_inserter_source_valid
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.132 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.287     5.419    ethmac_crc32_inserter_source_valid
    SLICE_X21Y82         LUT4 (Prop_lut4_I1_O)        0.124     5.543 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.471     6.013    ethmac_preamble_inserter_sink_ready
    SLICE_X22Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.544     6.681    ethmac_tx_converter_converter_mux0
    SLICE_X24Y82         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.495     7.294    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y81         LUT2 (Prop_lut2_I1_O)        0.326     7.620 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.695     8.316    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.954    
                         clock uncertainty           -0.069     9.885    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.319    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.079ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 1.706ns (27.036%)  route 4.604ns (72.964%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.930     1.930    eth_tx_clk
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.518     2.448 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.855     3.304    xilinxmultiregimpl4_regs1[0]
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.124     3.428 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.547     3.975    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.099 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.310     4.409    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.533 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.474     5.008    ethmac_padding_inserter_source_valid
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.132 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.287     5.419    ethmac_crc32_inserter_source_valid
    SLICE_X21Y82         LUT4 (Prop_lut4_I1_O)        0.124     5.543 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.471     6.013    ethmac_preamble_inserter_sink_ready
    SLICE_X22Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.544     6.681    ethmac_tx_converter_converter_mux0
    SLICE_X24Y82         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.363     7.162    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y81         LUT6 (Prop_lut6_I1_O)        0.326     7.488 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.752     8.240    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.954    
                         clock uncertainty           -0.069     9.885    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.319    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 3.103ns (45.436%)  route 3.726ns (54.564%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.809ns = ( 9.809 - 8.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.978     1.978    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.432 r  storage_11_reg/DOADO[17]
                         net (fo=1, routed)           1.097     5.529    ethmac_tx_converter_converter_sink_payload_data_reg[21]
    SLICE_X24Y83         LUT6 (Prop_lut6_I1_O)        0.124     5.653 r  ODDR_3_i_5/O
                         net (fo=2, routed)           0.576     6.230    ODDR_3_i_5_n_0
    SLICE_X19Y83         LUT5 (Prop_lut5_I1_O)        0.124     6.354 r  ethmac_crc32_inserter_reg[29]_i_3/O
                         net (fo=11, routed)          0.634     6.987    ethmac_crc32_inserter_reg[29]_i_3_n_0
    SLICE_X16Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.111 r  ethmac_crc32_inserter_reg[28]_i_3/O
                         net (fo=3, routed)           0.749     7.860    ethmac_crc32_inserter_reg[28]_i_3_n_0
    SLICE_X20Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.984 r  ethmac_crc32_inserter_reg[12]_i_2/O
                         net (fo=1, routed)           0.670     8.654    ethmac_crc32_inserter_reg[12]_i_2_n_0
    SLICE_X20Y82         LUT3 (Prop_lut3_I0_O)        0.153     8.807 r  ethmac_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.807    ethmac_crc32_inserter_next_reg[12]
    SLICE_X20Y82         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.809     9.809    eth_tx_clk
    SLICE_X20Y82         FDSE                                         r  ethmac_crc32_inserter_reg_reg[12]/C
                         clock pessimism              0.088     9.897    
                         clock uncertainty           -0.069     9.828    
    SLICE_X20Y82         FDSE (Setup_fdse_C_D)        0.118     9.946    ethmac_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 1.706ns (27.300%)  route 4.543ns (72.700%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 9.850 - 8.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.930     1.930    eth_tx_clk
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.518     2.448 r  xilinxmultiregimpl4_regs1_reg[0]/Q
                         net (fo=1, routed)           0.855     3.304    xilinxmultiregimpl4_regs1[0]
    SLICE_X22Y79         LUT6 (Prop_lut6_I2_O)        0.124     3.428 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.547     3.975    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X23Y82         LUT6 (Prop_lut6_I5_O)        0.124     4.099 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.310     4.409    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     4.533 f  liteethmaccrc32inserter_state[1]_i_3/O
                         net (fo=5, routed)           0.474     5.008    ethmac_padding_inserter_source_valid
    SLICE_X21Y82         LUT3 (Prop_lut3_I0_O)        0.124     5.132 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.287     5.419    ethmac_crc32_inserter_source_valid
    SLICE_X21Y82         LUT4 (Prop_lut4_I1_O)        0.124     5.543 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.471     6.013    ethmac_preamble_inserter_sink_ready
    SLICE_X22Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.137 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.544     6.681    ethmac_tx_converter_converter_mux0
    SLICE_X24Y82         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.500     7.299    ethmac_tx_converter_converter_mux__0
    SLICE_X24Y81         LUT4 (Prop_lut4_I0_O)        0.326     7.625 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.554     8.179    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.850     9.850    eth_tx_clk
    RAMB36_X1Y16         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.103     9.954    
                         clock uncertainty           -0.069     9.885    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.319    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[5]
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X23Y79         FDRE (Hold_fdre_C_D)         0.076     0.757    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.877    xilinxmultiregimpl4_regs0[1]
    SLICE_X25Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.273     0.680    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.075     0.755    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.680     0.680    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y80         FDRE (Prop_fdre_C_Q)         0.141     0.821 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.877    xilinxmultiregimpl4_regs0[2]
    SLICE_X25Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.954     0.954    eth_tx_clk
    SLICE_X25Y80         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.273     0.680    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.071     0.751    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.141     0.822 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.878    xilinxmultiregimpl4_regs0[3]
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X23Y79         FDRE (Hold_fdre_C_D)         0.071     0.752    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_fdre_C_Q)         0.164     0.845 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.901    xilinxmultiregimpl4_regs0[4]
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X22Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X22Y79         FDRE (Hold_fdre_C_D)         0.060     0.741    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.681ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.681     0.681    eth_tx_clk
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y79         FDRE (Prop_fdre_C_Q)         0.128     0.809 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.054     0.864    xilinxmultiregimpl4_regs0[6]
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.955     0.955    eth_tx_clk
    SLICE_X23Y79         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.273     0.681    
    SLICE_X23Y79         FDRE (Hold_fdre_C_D)        -0.008     0.673    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.685     0.685    eth_tx_clk
    SLICE_X16Y80         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y80         FDRE (Prop_fdre_C_Q)         0.164     0.849 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.105     0.955    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X17Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.000 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     1.000    liteethmacgap_state_i_1_n_0
    SLICE_X17Y80         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X17Y80         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.260     0.698    
    SLICE_X17Y80         FDRE (Hold_fdre_C_D)         0.091     0.789    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.636%)  route 0.148ns (44.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X17Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  ethmac_preamble_inserter_cnt_reg[2]/Q
                         net (fo=5, routed)           0.148     0.976    ethmac_preamble_inserter_cnt[2]
    SLICE_X17Y82         LUT6 (Prop_lut6_I2_O)        0.045     1.021 r  ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.021    ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X17Y82         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.961     0.961    eth_tx_clk
    SLICE_X17Y82         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.259     0.701    
    SLICE_X17Y82         FDRE (Hold_fdre_C_D)         0.092     0.793    ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.966%)  route 0.146ns (44.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.687     0.687    eth_tx_clk
    SLICE_X17Y82         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  ethmac_preamble_inserter_cnt_reg[1]/Q
                         net (fo=5, routed)           0.146     0.975    ethmac_preamble_inserter_cnt[1]
    SLICE_X17Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.020 r  ethmac_preamble_inserter_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.020    ethmac_preamble_inserter_cnt[2]_i_1_n_0
    SLICE_X17Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X17Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[2]/C
                         clock pessimism             -0.259     0.700    
    SLICE_X17Y81         FDRE (Hold_fdre_C_D)         0.092     0.792    ethmac_preamble_inserter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_preamble_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.686     0.686    eth_tx_clk
    SLICE_X17Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y81         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=5, routed)           0.145     0.973    ethmac_preamble_inserter_cnt[0]
    SLICE_X17Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.018 r  ethmac_preamble_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    ethmac_preamble_inserter_cnt[0]_i_1_n_0
    SLICE_X17Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.960     0.960    eth_tx_clk
    SLICE_X17Y81         FDRE                                         r  ethmac_preamble_inserter_cnt_reg[0]/C
                         clock pessimism             -0.273     0.686    
    SLICE_X17Y81         FDRE (Hold_fdre_C_D)         0.092     0.778    ethmac_preamble_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y16   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y101  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X85Y101  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X22Y79   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y80   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y79   xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79   xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y79   xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y79   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79   xilinxmultiregimpl4_regs1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y79   xilinxmultiregimpl4_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79   xilinxmultiregimpl4_regs1_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X85Y101  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y79   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y80   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y80   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y80   xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y80   xilinxmultiregimpl4_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           20  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -6.400ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_cr_sum_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 0.419ns (7.526%)  route 5.149ns (92.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 8.346 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.149     7.384    hdmi_in0_pix_rst
    SLICE_X141Y169       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.612     8.346    hdmi_in0_pix_clk
    SLICE_X141Y169       FDRE                                         r  frame_chroma_downsampler_cr_sum_reg[8]/C
                         clock pessimism              0.000     8.346    
                         clock uncertainty           -0.068     8.277    
    SLICE_X141Y169       FDRE (Setup_fdre_C_R)       -0.604     7.673    frame_chroma_downsampler_cr_sum_reg[8]
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.711%)  route 5.015ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.015     7.250    hdmi_in0_pix_rst
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.615     8.349    hdmi_in0_pix_clk
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[0]/C
                         clock pessimism              0.000     8.349    
                         clock uncertainty           -0.068     8.280    
    SLICE_X140Y167       FDRE (Setup_fdre_C_R)       -0.699     7.581    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.711%)  route 5.015ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.015     7.250    hdmi_in0_pix_rst
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.615     8.349    hdmi_in0_pix_clk
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[1]/C
                         clock pessimism              0.000     8.349    
                         clock uncertainty           -0.068     8.280    
    SLICE_X140Y167       FDRE (Setup_fdre_C_R)       -0.699     7.581    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[1]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.711%)  route 5.015ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.015     7.250    hdmi_in0_pix_rst
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.615     8.349    hdmi_in0_pix_clk
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]/C
                         clock pessimism              0.000     8.349    
                         clock uncertainty           -0.068     8.280    
    SLICE_X140Y167       FDRE (Setup_fdre_C_R)       -0.699     7.581    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[2]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.434ns  (logic 0.419ns (7.711%)  route 5.015ns (92.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 8.349 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.015     7.250    hdmi_in0_pix_rst
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.615     8.349    hdmi_in0_pix_clk
    SLICE_X140Y167       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]/C
                         clock pessimism              0.000     8.349    
                         clock uncertainty           -0.068     8.280    
    SLICE_X140Y167       FDRE (Setup_fdre_C_R)       -0.699     7.581    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[3]
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.419ns (7.725%)  route 5.005ns (92.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 8.347 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.005     7.240    hdmi_in0_pix_rst
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.613     8.347    hdmi_in0_pix_clk
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[4]/C
                         clock pessimism              0.000     8.347    
                         clock uncertainty           -0.068     8.278    
    SLICE_X142Y168       FDRE (Setup_fdre_C_R)       -0.699     7.579    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[4]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.419ns (7.725%)  route 5.005ns (92.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 8.347 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.005     7.240    hdmi_in0_pix_rst
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.613     8.347    hdmi_in0_pix_clk
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[5]/C
                         clock pessimism              0.000     8.347    
                         clock uncertainty           -0.068     8.278    
    SLICE_X142Y168       FDRE (Setup_fdre_C_R)       -0.699     7.579    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[5]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.419ns (7.725%)  route 5.005ns (92.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 8.347 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.005     7.240    hdmi_in0_pix_rst
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.613     8.347    hdmi_in0_pix_clk
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[6]/C
                         clock pessimism              0.000     8.347    
                         clock uncertainty           -0.068     8.278    
    SLICE_X142Y168       FDRE (Setup_fdre_C_R)       -0.699     7.579    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[6]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.419ns (7.725%)  route 5.005ns (92.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 8.347 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         5.005     7.240    hdmi_in0_pix_rst
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.613     8.347    hdmi_in0_pix_clk
    SLICE_X142Y168       FDRE                                         r  frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]/C
                         clock pessimism              0.000     8.347    
                         clock uncertainty           -0.068     8.278    
    SLICE_X142Y168       FDRE (Setup_fdre_C_R)       -0.699     7.579    frame_chroma_downsampler_record0_ycbcr_n_cr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            frame_rgb2ycbcr_cd_mult_byraw_reg/RSTD
                            (rising edge-triggered cell DSP48E1 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.419ns (7.747%)  route 4.990ns (92.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 8.441 - 6.734 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        1.816     1.816    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE (Prop_fdpe_C_Q)         0.419     2.235 r  FDPE_11/Q
                         net (fo=850, routed)         4.990     7.225    hdmi_in0_pix_rst
    DSP48_X7Y65          DSP48E1                                      r  frame_rgb2ycbcr_cd_mult_byraw_reg/RSTD
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_8/O
                         net (fo=1120, routed)        1.707     8.441    hdmi_in0_pix_clk
    DSP48_X7Y65          DSP48E1                                      r  frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
                         clock pessimism              0.000     8.441    
                         clock uncertainty           -0.068     8.373    
    DSP48_X7Y65          DSP48E1 (Setup_dsp48e1_CLK_RSTD)
                                                     -0.764     7.609    frame_rgb2ycbcr_cd_mult_byraw_reg
  -------------------------------------------------------------------
                         required time                          7.609    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 decoding2_output_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_18_20/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X155Y152       FDRE                                         r  decoding2_output_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y152       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  decoding2_output_c_reg[0]/Q
                         net (fo=2, routed)           0.067     0.828    storage_17_reg_0_7_18_20/DIA0
    SLICE_X154Y152       RAMD32                                       r  storage_17_reg_0_7_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_17_reg_0_7_18_20/WCLK
    SLICE_X154Y152       RAMD32                                       r  storage_17_reg_0_7_18_20/RAMA/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X154Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.780    storage_17_reg_0_7_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMD32                                       r  storage_15_reg_0_7_6_11/RAMC_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMS32                                       r  storage_15_reg_0_7_6_11/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMS32                                       r  storage_15_reg_0_7_6_11/RAMD/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 chansync_syncbuffer0_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_15_reg_0_7_6_11/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X149Y143       FDRE                                         r  chansync_syncbuffer0_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y143       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  chansync_syncbuffer0_produce_reg[0]/Q
                         net (fo=27, routed)          0.242     1.002    storage_15_reg_0_7_6_11/ADDRD0
    SLICE_X148Y143       RAMS32                                       r  storage_15_reg_0_7_6_11/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.892     0.892    storage_15_reg_0_7_6_11/WCLK
    SLICE_X148Y143       RAMS32                                       r  storage_15_reg_0_7_6_11/RAMD_D1/CLK
                         clock pessimism             -0.259     0.633    
    SLICE_X148Y143       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.943    storage_15_reg_0_7_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 frame_rgb2ycbcr_b_minus_g_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            C[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.256ns (54.112%)  route 0.217ns (45.888%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y149       FDRE                                         r  frame_rgb2ycbcr_b_minus_g_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y149       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  frame_rgb2ycbcr_b_minus_g_reg[6]/Q
                         net (fo=6, routed)           0.217     0.979    frame_rgb2ycbcr_b_minus_g[6]
    SLICE_X144Y150       LUT4 (Prop_lut4_I0_O)        0.045     1.024 r  C[12]_i_7/O
                         net (fo=1, routed)           0.000     1.024    C[12]_i_7_n_0
    SLICE_X144Y150       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.094 r  C[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.094    C[12]_i_1_n_7
    SLICE_X144Y150       FDRE                                         r  C[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.890     0.890    hdmi_in0_pix_clk
    SLICE_X144Y150       FDRE                                         r  C[10]/C
                         clock pessimism              0.000     0.890    
    SLICE_X144Y150       FDRE (Hold_fdre_C_D)         0.134     1.024    C[10]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y64     frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y65     frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y32    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y136   OSERDESE2_49/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y135   OSERDESE2_50/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_18_20/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            videoout_state_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 3.269ns (53.506%)  route 2.841ns (46.494%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 8.352 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.092     3.356    storage_23_reg_0_1_126_131/ADDRC0
    SLICE_X148Y115       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.509 f  storage_23_reg_0_1_126_131/RAMC/O
                         net (fo=2, routed)           0.556     4.065    hdmi_out0_core_dmareader_sink_payload_length[2]
    SLICE_X147Y117       LUT1 (Prop_lut1_I0_O)        0.331     4.396 r  videoout_state_i_48/O
                         net (fo=1, routed)           0.000     4.396    videoout_state_i_48_n_0
    SLICE_X147Y117       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.928 r  videoout_state_reg_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.928    videoout_state_reg_i_28_n_0
    SLICE_X147Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.042 r  videoout_state_reg_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.042    videoout_state_reg_i_27_n_0
    SLICE_X147Y119       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.355 r  videoout_state_reg_i_19/O[3]
                         net (fo=1, routed)           0.882     6.237    videoout_next_state1[12]
    SLICE_X146Y122       LUT6 (Prop_lut6_I1_O)        0.306     6.543 r  videoout_state_i_10/O
                         net (fo=1, routed)           0.000     6.543    videoout_state_i_10_n_0
    SLICE_X146Y122       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.056 r  videoout_state_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.056    videoout_state_reg_i_3_n_0
    SLICE_X146Y123       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.213 f  videoout_state_reg_i_2/CO[1]
                         net (fo=1, routed)           0.310     7.523    videoout_next_state0
    SLICE_X146Y124       LUT5 (Prop_lut5_I1_O)        0.332     7.855 r  videoout_state_i_1/O
                         net (fo=1, routed)           0.000     7.855    videoout_state_i_1_n_0
    SLICE_X146Y124       FDRE                                         r  videoout_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.618     8.352    hdmi_out0_pix_clk
    SLICE_X146Y124       FDRE                                         r  videoout_state_reg/C
                         clock pessimism              0.080     8.432    
                         clock uncertainty           -0.062     8.371    
    SLICE_X146Y124       FDRE (Setup_fdre_C_D)        0.077     8.448    videoout_state_reg
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.433ns (42.324%)  route 3.315ns (57.676%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 8.356 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.295     3.558    storage_23_reg_0_1_108_113/ADDRB0
    SLICE_X144Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.710 r  storage_23_reg_0_1_108_113/RAMB/O
                         net (fo=2, routed)           0.809     4.519    hdmi_out0_core_dmareader_sink_payload_base[14]
    SLICE_X145Y122       LUT2 (Prop_lut2_I0_O)        0.348     4.867 r  storage_20_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.000     4.867    storage_20_reg_0_3_6_11_i_15_n_0
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.417 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.417    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X145Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.531    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X145Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.654    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X145Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.988 r  storage_20_reg_0_3_18_23_i_8/O[1]
                         net (fo=1, routed)           0.448     6.436    hdmi_out0_core_dmareader_sink_sink_payload_address[25]
    SLICE_X143Y125       LUT5 (Prop_lut5_I4_O)        0.303     6.739 r  storage_20_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.755     7.494    storage_20_reg_0_3_18_23/DIC1
    SLICE_X142Y130       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.622     8.356    storage_20_reg_0_3_18_23/WCLK
    SLICE_X142Y130       RAMD32                                       r  storage_20_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.080     8.436    
                         clock uncertainty           -0.062     8.375    
    SLICE_X142Y130       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249     8.126    storage_20_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.800ns (32.696%)  route 3.705ns (67.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.670     7.251    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[0]/C
                         clock pessimism              0.095     8.453    
                         clock uncertainty           -0.062     8.392    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.963    hdmi_out0_core_timinggenerator_hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.800ns (32.696%)  route 3.705ns (67.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.670     7.251    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[1]/C
                         clock pessimism              0.095     8.453    
                         clock uncertainty           -0.062     8.392    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.963    hdmi_out0_core_timinggenerator_hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.800ns (32.696%)  route 3.705ns (67.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.670     7.251    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[2]/C
                         clock pessimism              0.095     8.453    
                         clock uncertainty           -0.062     8.392    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.963    hdmi_out0_core_timinggenerator_hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 1.800ns (32.696%)  route 3.705ns (67.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 8.358 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.670     7.251    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.624     8.358    hdmi_out0_pix_clk
    SLICE_X151Y121       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[3]/C
                         clock pessimism              0.095     8.453    
                         clock uncertainty           -0.062     8.392    
    SLICE_X151Y121       FDRE (Setup_fdre_C_R)       -0.429     7.963    hdmi_out0_core_timinggenerator_hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 2.415ns (42.814%)  route 3.226ns (57.186%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 8.359 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         1.295     3.558    storage_23_reg_0_1_108_113/ADDRB0
    SLICE_X144Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.710 r  storage_23_reg_0_1_108_113/RAMB/O
                         net (fo=2, routed)           0.809     4.519    hdmi_out0_core_dmareader_sink_payload_base[14]
    SLICE_X145Y122       LUT2 (Prop_lut2_I0_O)        0.348     4.867 r  storage_20_reg_0_3_6_11_i_15/O
                         net (fo=1, routed)           0.000     4.867    storage_20_reg_0_3_6_11_i_15_n_0
    SLICE_X145Y122       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.417 r  storage_20_reg_0_3_6_11_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.417    storage_20_reg_0_3_6_11_i_8_n_0
    SLICE_X145Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.531 r  storage_20_reg_0_3_12_17_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.531    storage_20_reg_0_3_12_17_i_7_n_0
    SLICE_X145Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.645 r  storage_20_reg_0_3_18_23_i_7/CO[3]
                         net (fo=1, routed)           0.009     5.654    storage_20_reg_0_3_18_23_i_7_n_0
    SLICE_X145Y125       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.967 r  storage_20_reg_0_3_18_23_i_8/O[3]
                         net (fo=1, routed)           0.426     6.393    hdmi_out0_core_dmareader_sink_sink_payload_address[27]
    SLICE_X144Y125       LUT5 (Prop_lut5_I4_O)        0.306     6.699 r  storage_20_reg_0_3_24_25_i_1/O
                         net (fo=1, routed)           0.687     7.386    storage_20_reg_0_3_24_25/DIA1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.625     8.359    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism              0.080     8.439    
                         clock uncertainty           -0.062     8.378    
    SLICE_X142Y132       RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258     8.120    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                          8.120    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.800ns (32.870%)  route 3.676ns (67.130%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.640     7.221    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y123       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X151Y123       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[10]/C
                         clock pessimism              0.095     8.450    
                         clock uncertainty           -0.062     8.389    
    SLICE_X151Y123       FDRE (Setup_fdre_C_R)       -0.429     7.960    hdmi_out0_core_timinggenerator_hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.800ns (32.870%)  route 3.676ns (67.130%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.640     7.221    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y123       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X151Y123       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[11]/C
                         clock pessimism              0.095     8.450    
                         clock uncertainty           -0.062     8.389    
    SLICE_X151Y123       FDRE (Setup_fdre_C_R)       -0.429     7.960    hdmi_out0_core_timinggenerator_hcounter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 memadr_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_out0_core_timinggenerator_hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.800ns (32.870%)  route 3.676ns (67.130%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 8.355 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         1.745     1.745    hdmi_out0_pix_clk
    SLICE_X150Y118       FDRE                                         r  memadr_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y118       FDRE (Prop_fdre_C_Q)         0.518     2.263 r  memadr_24_reg[0]/Q
                         net (fo=114, routed)         0.932     3.195    storage_23_reg_0_1_36_41/ADDRC0
    SLICE_X150Y119       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.348 r  storage_23_reg_0_1_36_41/RAMC/O
                         net (fo=1, routed)           0.715     4.063    hdmi_out0_core_timinggenerator_sink_payload_hscan[4]
    SLICE_X151Y120       LUT6 (Prop_lut6_I2_O)        0.331     4.394 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_13/O
                         net (fo=1, routed)           0.000     4.394    hdmi_out0_core_timinggenerator_vcounter[0]_i_13_n_0
    SLICE_X151Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.944 r  hdmi_out0_core_timinggenerator_vcounter_reg[0]_i_5/CO[3]
                         net (fo=3, routed)           0.796     5.739    hdmi_out0_core_timinggenerator_hcounter0
    SLICE_X152Y120       LUT2 (Prop_lut2_I0_O)        0.124     5.863 r  hdmi_out0_core_timinggenerator_vcounter[0]_i_2/O
                         net (fo=13, routed)          0.594     6.457    hdmi_out0_core_timinggenerator_hcounter
    SLICE_X152Y122       LUT6 (Prop_lut6_I0_O)        0.124     6.581 r  hdmi_out0_core_timinggenerator_hcounter[0]_i_1/O
                         net (fo=12, routed)          0.640     7.221    hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0
    SLICE_X151Y123       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=269, routed)         1.621     8.355    hdmi_out0_pix_clk
    SLICE_X151Y123       FDRE                                         r  hdmi_out0_core_timinggenerator_hcounter_reg[8]/C
                         clock pessimism              0.095     8.450    
                         clock uncertainty           -0.062     8.389    
    SLICE_X151Y123       FDRE (Setup_fdre_C_R)       -0.429     7.960    hdmi_out0_core_timinggenerator_hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  0.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMB
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMB_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMC
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMC_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMS32                                       r  storage_20_reg_0_3_24_25/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMS32                                       r  storage_20_reg_0_3_24_25/RAMD/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMD
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.243%)  route 0.296ns (67.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.612     0.612    hdmi_out0_pix_clk
    SLICE_X141Y132       FDRE                                         r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y132       FDRE (Prop_fdre_C_Q)         0.141     0.753 r  hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[1]/Q
                         net (fo=44, routed)          0.296     1.049    storage_20_reg_0_3_24_25/ADDRD1
    SLICE_X142Y132       RAMS32                                       r  storage_20_reg_0_3_24_25/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.883     0.883    storage_20_reg_0_3_24_25/WCLK
    SLICE_X142Y132       RAMS32                                       r  storage_20_reg_0_3_24_25/RAMD_D1/CLK
                         clock pessimism             -0.234     0.649    
    SLICE_X142Y132       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.958    storage_20_reg_0_3_24_25/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.614     0.614    hdmi_out0_pix_clk
    SLICE_X141Y135       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y135       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  xilinxmultiregimpl51_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.810    xilinxmultiregimpl51_regs0[2]
    SLICE_X141Y135       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.885     0.885    hdmi_out0_pix_clk
    SLICE_X141Y135       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[2]/C
                         clock pessimism             -0.271     0.614    
    SLICE_X141Y135       FDRE (Hold_fdre_C_D)         0.076     0.690    xilinxmultiregimpl51_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl51_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xilinxmultiregimpl51_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.614     0.614    hdmi_out0_pix_clk
    SLICE_X141Y135       FDRE                                         r  xilinxmultiregimpl51_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y135       FDRE (Prop_fdre_C_Q)         0.141     0.755 r  xilinxmultiregimpl51_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.810    xilinxmultiregimpl51_regs0[0]
    SLICE_X141Y135       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=269, routed)         0.885     0.885    hdmi_out0_pix_clk
    SLICE_X141Y135       FDRE                                         r  xilinxmultiregimpl51_regs1_reg[0]/C
                         clock pessimism             -0.271     0.614    
    SLICE_X141Y135       FDRE (Hold_fdre_C_D)         0.075     0.689    xilinxmultiregimpl51_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y126  hdmi_out0_core_dmareader_fifo_level0_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y128  hdmi_out0_core_dmareader_fifo_level0_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y128  hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y129  hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y126  hdmi_out0_core_dmareader_fifo_level0_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y126  hdmi_out0_core_dmareader_fifo_level0_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y126  hdmi_out0_core_dmareader_fifo_level0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y127  hdmi_out0_core_dmareader_fifo_level0_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y127  hdmi_out0_core_dmareader_fifo_level0_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         6.734       5.734      SLICE_X149Y127  hdmi_out0_core_dmareader_fifo_level0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y133  storage_20_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y133  storage_20_reg_0_3_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         3.367       2.117      SLICE_X142Y134  storage_20_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 1.985ns (40.799%)  route 2.880ns (59.201%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 6.144 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.406     2.854    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.978 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.404     3.382    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y140       LUT6 (Prop_lut6_I4_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.310     3.816    s7datacapture1_transition
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.940 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.760     4.700    s7datacapture1_inc
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     4.824 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.824    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y135       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.337 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.660 r  s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.660    s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X162Y136       FDRE                                         r  s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.757     6.144    pix1p25x_clk
    SLICE_X162Y136       FDRE                                         r  s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.144    
                         clock uncertainty           -0.066     6.078    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.109     6.187    s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.187    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 2.015ns (41.826%)  route 2.803ns (58.174%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 6.141 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.440 r  ISERDESE2_16/Q4
                         net (fo=13, routed)          1.172     2.612    p_9_in[4]
    SLICE_X162Y131       LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  s7datacapture0_lateness[4]_i_10/O
                         net (fo=1, routed)           0.403     3.139    s7datacapture0_lateness[4]_i_10_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.124     3.263 f  s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.537     3.800    s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     3.924 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.691     4.615    s7datacapture0_inc
    SLICE_X159Y131       LUT2 (Prop_lut2_I1_O)        0.124     4.739 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.739    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X159Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.271 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.271    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X159Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.605 r  s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.605    s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X159Y132       FDRE                                         r  s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.754     6.141    pix1p25x_clk
    SLICE_X159Y132       FDRE                                         r  s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.141    
                         clock uncertainty           -0.066     6.075    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.062     6.137    s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -5.605    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.901ns (39.759%)  route 2.880ns (60.241%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 6.144 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.406     2.854    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.978 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.404     3.382    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y140       LUT6 (Prop_lut6_I4_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.310     3.816    s7datacapture1_transition
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.940 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.760     4.700    s7datacapture1_inc
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     4.824 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.824    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y135       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.337 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y136       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.576 r  s7datacapture1_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.576    s7datacapture1_lateness_reg[7]_i_3_n_5
    SLICE_X162Y136       FDSE                                         r  s7datacapture1_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.757     6.144    pix1p25x_clk
    SLICE_X162Y136       FDSE                                         r  s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.144    
                         clock uncertainty           -0.066     6.078    
    SLICE_X162Y136       FDSE (Setup_fdse_C_D)        0.109     6.187    s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.187    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 1.920ns (40.655%)  route 2.803ns (59.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 6.141 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.440 r  ISERDESE2_16/Q4
                         net (fo=13, routed)          1.172     2.612    p_9_in[4]
    SLICE_X162Y131       LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  s7datacapture0_lateness[4]_i_10/O
                         net (fo=1, routed)           0.403     3.139    s7datacapture0_lateness[4]_i_10_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.124     3.263 f  s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.537     3.800    s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     3.924 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.691     4.615    s7datacapture0_inc
    SLICE_X159Y131       LUT2 (Prop_lut2_I1_O)        0.124     4.739 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.739    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X159Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.271 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.271    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X159Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.510 r  s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.510    s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X159Y132       FDSE                                         r  s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.754     6.141    pix1p25x_clk
    SLICE_X159Y132       FDSE                                         r  s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.141    
                         clock uncertainty           -0.066     6.075    
    SLICE_X159Y132       FDSE (Setup_fdse_C_D)        0.062     6.137    s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.881ns (39.506%)  route 2.880ns (60.494%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 6.144 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.406     2.854    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.978 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.404     3.382    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y140       LUT6 (Prop_lut6_I4_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.310     3.816    s7datacapture1_transition
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.940 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.760     4.700    s7datacapture1_inc
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     4.824 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.824    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y135       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.337 r  s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.337    s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.556 r  s7datacapture1_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.556    s7datacapture1_lateness_reg[7]_i_3_n_7
    SLICE_X162Y136       FDRE                                         r  s7datacapture1_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.757     6.144    pix1p25x_clk
    SLICE_X162Y136       FDRE                                         r  s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.144    
                         clock uncertainty           -0.066     6.078    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)        0.109     6.187    s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.187    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.904ns (40.454%)  route 2.803ns (59.546%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 6.141 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.440 r  ISERDESE2_16/Q4
                         net (fo=13, routed)          1.172     2.612    p_9_in[4]
    SLICE_X162Y131       LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  s7datacapture0_lateness[4]_i_10/O
                         net (fo=1, routed)           0.403     3.139    s7datacapture0_lateness[4]_i_10_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.124     3.263 f  s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.537     3.800    s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     3.924 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.691     4.615    s7datacapture0_inc
    SLICE_X159Y131       LUT2 (Prop_lut2_I1_O)        0.124     4.739 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.739    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X159Y131       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.271 r  s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.271    s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X159Y132       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.494 r  s7datacapture0_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.494    s7datacapture0_lateness_reg[7]_i_3_n_7
    SLICE_X159Y132       FDRE                                         r  s7datacapture0_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.754     6.141    pix1p25x_clk
    SLICE_X159Y132       FDRE                                         r  s7datacapture0_lateness_reg[5]/C
                         clock pessimism              0.000     6.141    
                         clock uncertainty           -0.066     6.075    
    SLICE_X159Y132       FDRE (Setup_fdre_C_D)        0.062     6.137    s7datacapture0_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.137    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.015ns (43.190%)  route 2.650ns (56.810%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.017     2.466    s7datacapture2_serdes_m_q[1]
    SLICE_X163Y145       LUT4 (Prop_lut4_I0_O)        0.124     2.590 r  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.403     2.993    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.117 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.657     3.775    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X162Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.899 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.573     4.471    s7datacapture2_inc
    SLICE_X160Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.595 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.595    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.127 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.127    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y145       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.461 r  s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.461    s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X160Y145       FDRE                                         r  s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y145       FDRE                                         r  s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X160Y145       FDRE (Setup_fdre_C_D)        0.062     6.145    s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture1_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 1.757ns (37.889%)  route 2.880ns (62.111%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 6.144 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.448 r  ISERDESE2_18/Q5
                         net (fo=13, routed)          1.406     2.854    s7datacapture1_serdes_m_q[3]
    SLICE_X162Y140       LUT6 (Prop_lut6_I1_O)        0.124     2.978 r  s7datacapture1_lateness[7]_i_8/O
                         net (fo=1, routed)           0.404     3.382    s7datacapture1_lateness[7]_i_8_n_0
    SLICE_X163Y140       LUT6 (Prop_lut6_I4_O)        0.124     3.506 r  s7datacapture1_lateness[7]_i_4/O
                         net (fo=2, routed)           0.310     3.816    s7datacapture1_transition
    SLICE_X163Y141       LUT6 (Prop_lut6_I5_O)        0.124     3.940 r  s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.760     4.700    s7datacapture1_inc
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     4.824 r  s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.824    s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y135       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     5.432 r  s7datacapture1_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.432    s7datacapture1_lateness_reg[4]_i_1_n_4
    SLICE_X162Y135       FDRE                                         r  s7datacapture1_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.757     6.144    pix1p25x_clk
    SLICE_X162Y135       FDRE                                         r  s7datacapture1_lateness_reg[4]/C
                         clock pessimism              0.000     6.144    
                         clock uncertainty           -0.066     6.078    
    SLICE_X162Y135       FDRE (Setup_fdre_C_D)        0.109     6.187    s7datacapture1_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.187    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.920ns (42.009%)  route 2.650ns (57.991%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.762ns = ( 6.149 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.449 r  ISERDESE2_20/Q7
                         net (fo=13, routed)          1.017     2.466    s7datacapture2_serdes_m_q[1]
    SLICE_X163Y145       LUT4 (Prop_lut4_I0_O)        0.124     2.590 r  s7datacapture2_lateness[4]_i_9/O
                         net (fo=1, routed)           0.403     2.993    s7datacapture2_lateness[4]_i_9_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.117 f  s7datacapture2_lateness[4]_i_8/O
                         net (fo=1, routed)           0.657     3.775    s7datacapture2_lateness[4]_i_8_n_0
    SLICE_X162Y145       LUT6 (Prop_lut6_I0_O)        0.124     3.899 r  s7datacapture2_lateness[4]_i_7/O
                         net (fo=1, routed)           0.573     4.471    s7datacapture2_inc
    SLICE_X160Y144       LUT2 (Prop_lut2_I1_O)        0.124     4.595 r  s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.595    s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X160Y144       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.127 r  s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.127    s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X160Y145       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.366 r  s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.366    s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X160Y145       FDSE                                         r  s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.762     6.149    pix1p25x_clk
    SLICE_X160Y145       FDSE                                         r  s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.149    
                         clock uncertainty           -0.066     6.083    
    SLICE_X160Y145       FDSE (Setup_fdse_C_D)        0.062     6.145    s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            s7datacapture0_lateness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 1.755ns (38.507%)  route 2.803ns (61.493%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 6.139 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     1.440 r  ISERDESE2_16/Q4
                         net (fo=13, routed)          1.172     2.612    p_9_in[4]
    SLICE_X162Y131       LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  s7datacapture0_lateness[4]_i_10/O
                         net (fo=1, routed)           0.403     3.139    s7datacapture0_lateness[4]_i_10_n_0
    SLICE_X163Y131       LUT6 (Prop_lut6_I3_O)        0.124     3.263 f  s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.537     3.800    s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X161Y131       LUT6 (Prop_lut6_I0_O)        0.124     3.924 r  s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.691     4.615    s7datacapture0_inc
    SLICE_X159Y131       LUT2 (Prop_lut2_I1_O)        0.124     4.739 r  s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.739    s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X159Y131       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.345 r  s7datacapture0_lateness_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.345    s7datacapture0_lateness_reg[4]_i_1_n_4
    SLICE_X159Y131       FDRE                                         r  s7datacapture0_lateness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR_1/O
                         net (fo=368, routed)         0.752     6.139    pix1p25x_clk
    SLICE_X159Y131       FDRE                                         r  s7datacapture0_lateness_reg[4]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty           -0.066     6.073    
    SLICE_X159Y131       FDRE (Setup_fdre_C_D)        0.062     6.135    s7datacapture0_lateness_reg[4]
  -------------------------------------------------------------------
                         required time                          6.135    
                         arrival time                          -5.345    
  -------------------------------------------------------------------
                         slack                                  0.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl15_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl15_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl15_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl15_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl15_regs0
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.286     0.286    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl15_regs1_reg/C
                         clock pessimism             -0.033     0.253    
    SLICE_X163Y127       FDRE (Hold_fdre_C_D)         0.076     0.329    xilinxmultiregimpl15_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.329    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl37_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl37_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.283     0.283    pix1p25x_clk
    SLICE_X155Y134       FDRE                                         r  xilinxmultiregimpl37_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y134       FDRE (Prop_fdre_C_Q)         0.141     0.424 r  xilinxmultiregimpl37_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.480    xilinxmultiregimpl37_regs0
    SLICE_X155Y134       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.319     0.319    pix1p25x_clk
    SLICE_X155Y134       FDRE                                         r  xilinxmultiregimpl37_regs1_reg/C
                         clock pessimism             -0.036     0.283    
    SLICE_X155Y134       FDRE (Hold_fdre_C_D)         0.075     0.358    xilinxmultiregimpl37_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl11_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl11_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl11_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y127       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl11_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl11_regs0
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.286     0.286    pix1p25x_clk
    SLICE_X161Y127       FDRE                                         r  xilinxmultiregimpl11_regs1_reg/C
                         clock pessimism             -0.033     0.253    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl11_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl12_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl12_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl12_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl12_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl12_regs0
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.286     0.286    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl12_regs1_reg/C
                         clock pessimism             -0.033     0.253    
    SLICE_X163Y127       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl12_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl13_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl13_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.287ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl13_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl13_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl13_regs0
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.287     0.287    pix1p25x_clk
    SLICE_X163Y128       FDRE                                         r  xilinxmultiregimpl13_regs1_reg/C
                         clock pessimism             -0.034     0.253    
    SLICE_X163Y128       FDRE (Hold_fdre_C_D)         0.075     0.328    xilinxmultiregimpl13_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.328    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl32_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl32_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl32_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl32_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl32_regs0
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl32_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X161Y145       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl32_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl34_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl34_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl34_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl34_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl34_regs0
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl34_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    xilinxmultiregimpl34_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl14_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl14_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.286ns
    Source Clock Delay      (SCD):    0.253ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     0.253    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl14_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDRE (Prop_fdre_C_Q)         0.141     0.394 r  xilinxmultiregimpl14_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.450    xilinxmultiregimpl14_regs0
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl14_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.286     0.286    pix1p25x_clk
    SLICE_X163Y127       FDRE                                         r  xilinxmultiregimpl14_regs1_reg/C
                         clock pessimism             -0.033     0.253    
    SLICE_X163Y127       FDRE (Hold_fdre_C_D)         0.071     0.324    xilinxmultiregimpl14_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.324    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl33_regs0
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X161Y145       FDRE                                         r  xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X161Y145       FDRE (Hold_fdre_C_D)         0.071     0.334    xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    xilinxmultiregimpl35_regs0
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR_1/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.071     0.334    xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR_1/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X158Y128  FDPE_12/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X158Y128  FDPE_13/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl13_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y128  xilinxmultiregimpl13_regs1_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y128  xilinxmultiregimpl17_regs0_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X156Y128  xilinxmultiregimpl17_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y137  xilinxmultiregimpl24_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y137  xilinxmultiregimpl24_regs1_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y137  xilinxmultiregimpl25_regs0_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y137  xilinxmultiregimpl25_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  xilinxmultiregimpl11_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  xilinxmultiregimpl11_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  xilinxmultiregimpl12_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  xilinxmultiregimpl12_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  xilinxmultiregimpl14_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  xilinxmultiregimpl14_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  xilinxmultiregimpl15_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y127  xilinxmultiregimpl15_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y127  s7datacapture0_do_delay_rst_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y131  s7datacapture0_gearbox_storage_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_current_address_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 0.419ns (4.608%)  route 8.674ns (95.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.674    10.899    sys_rst
    SLICE_X141Y144       FDRE                                         r  dma_current_address_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.633    11.633    sys_clk
    SLICE_X141Y144       FDRE                                         r  dma_current_address_reg[24]/C
                         clock pessimism              0.000    11.633    
                         clock uncertainty           -0.057    11.577    
    SLICE_X141Y144       FDRE (Setup_fdre_C_R)       -0.604    10.973    dma_current_address_reg[24]
  -------------------------------------------------------------------
                         required time                         10.973    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_frame_size_storage_full_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.994ns  (logic 0.419ns (4.659%)  route 8.575ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 11.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.575    10.800    sys_rst
    SLICE_X144Y142       FDRE                                         r  dma_frame_size_storage_full_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.634    11.634    sys_clk
    SLICE_X144Y142       FDRE                                         r  dma_frame_size_storage_full_reg[14]/C
                         clock pessimism              0.000    11.634    
                         clock uncertainty           -0.057    11.578    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.699    10.879    dma_frame_size_storage_full_reg[14]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_slot_array_slot1_address_storage_full_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.570    10.795    sys_rst
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.630    11.630    sys_clk
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[11]/C
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.057    11.574    
    SLICE_X140Y138       FDRE (Setup_fdre_C_R)       -0.699    10.875    dma_slot_array_slot1_address_storage_full_reg[11]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_slot_array_slot1_address_storage_full_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.570    10.795    sys_rst
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.630    11.630    sys_clk
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[12]/C
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.057    11.574    
    SLICE_X140Y138       FDRE (Setup_fdre_C_R)       -0.699    10.875    dma_slot_array_slot1_address_storage_full_reg[12]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_slot_array_slot1_address_storage_full_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.570    10.795    sys_rst
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.630    11.630    sys_clk
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[14]/C
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.057    11.574    
    SLICE_X140Y138       FDRE (Setup_fdre_C_R)       -0.699    10.875    dma_slot_array_slot1_address_storage_full_reg[14]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_slot_array_slot1_address_storage_full_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.570    10.795    sys_rst
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.630    11.630    sys_clk
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[15]/C
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.057    11.574    
    SLICE_X140Y138       FDRE (Setup_fdre_C_R)       -0.699    10.875    dma_slot_array_slot1_address_storage_full_reg[15]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_slot_array_slot1_address_storage_full_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.570    10.795    sys_rst
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.630    11.630    sys_clk
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[8]/C
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.057    11.574    
    SLICE_X140Y138       FDRE (Setup_fdre_C_R)       -0.699    10.875    dma_slot_array_slot1_address_storage_full_reg[8]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_slot_array_slot1_address_storage_full_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 0.419ns (4.661%)  route 8.570ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.570    10.795    sys_rst
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.630    11.630    sys_clk
    SLICE_X140Y138       FDRE                                         r  dma_slot_array_slot1_address_storage_full_reg[9]/C
                         clock pessimism              0.000    11.630    
                         clock uncertainty           -0.057    11.574    
    SLICE_X140Y138       FDRE (Setup_fdre_C_R)       -0.699    10.875    dma_slot_array_slot1_address_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         10.875    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_mwords_remaining_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.419ns (4.662%)  route 8.568ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.568    10.793    sys_rst
    SLICE_X140Y145       FDRE                                         r  dma_mwords_remaining_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.633    11.633    sys_clk
    SLICE_X140Y145       FDRE                                         r  dma_mwords_remaining_reg[20]/C
                         clock pessimism              0.000    11.633    
                         clock uncertainty           -0.057    11.577    
    SLICE_X140Y145       FDRE (Setup_fdre_C_R)       -0.699    10.878    dma_mwords_remaining_reg[20]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dma_mwords_remaining_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 0.419ns (4.662%)  route 8.568ns (95.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        1.806     1.806    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE (Prop_fdpe_C_Q)         0.419     2.225 r  FDPE_1/Q
                         net (fo=3291, routed)        8.568    10.793    sys_rst
    SLICE_X140Y145       FDRE                                         r  dma_mwords_remaining_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5066, routed)        1.633    11.633    sys_clk
    SLICE_X140Y145       FDRE                                         r  dma_mwords_remaining_reg[21]/C
                         clock pessimism              0.000    11.633    
                         clock uncertainty           -0.057    11.577    
    SLICE_X140Y145       FDRE (Setup_fdre_C_R)       -0.699    10.878    dma_mwords_remaining_reg[21]
  -------------------------------------------------------------------
                         required time                         10.878    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.580     0.580    sys_clk
    SLICE_X121Y125       FDRE                                         r  videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141     0.721 r  videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.927    storage_reg_0_15_0_5/ADDRD0
    SLICE_X120Y125       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.848     0.848    storage_reg_0_15_0_5/WCLK
    SLICE_X120Y125       RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.593    
    SLICE_X120Y125       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.592     0.592    sys_clk
    SLICE_X117Y141       FDRE                                         r  videosoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y141       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.218     0.951    storage_4_reg_0_7_0_5/ADDRD0
    SLICE_X116Y141       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.863     0.863    storage_4_reg_0_7_0_5/WCLK
    SLICE_X116Y141       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_4_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 videosoc_sdram_bankmachine2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_4_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.592     0.592    sys_clk
    SLICE_X117Y141       FDRE                                         r  videosoc_sdram_bankmachine2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y141       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  videosoc_sdram_bankmachine2_produce_reg[0]/Q
                         net (fo=35, routed)          0.218     0.951    storage_4_reg_0_7_0_5/ADDRD0
    SLICE_X116Y141       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5066, routed)        0.863     0.863    storage_4_reg_0_7_0_5/WCLK
    SLICE_X116Y141       RAMD32                                       r  storage_4_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X116Y141       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_4_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y54      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y55      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y46     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y46     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y44     mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y44     mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y23     memadr_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X152Y159   storage_19_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X154Y163   storage_19_reg_0_15_78_83/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videosoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y172       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y172       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    videosoc_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=10, routed)          0.636     3.941    clk200_clk
    SLICE_X162Y172       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.941    
                         clock uncertainty           -0.125     3.816    
    SLICE_X162Y172       FDPE (Setup_fdpe_C_D)       -0.035     3.781    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.781    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.715    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y105        FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.075     0.075    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y105        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=152, routed)         0.566     2.566    eth_rx_clk
    SLICE_X86Y105        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.566    
                         clock uncertainty           -0.025     2.541    
    SLICE_X86Y105        FDPE (Setup_fdpe_C_D)       -0.005     2.536    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.460    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X85Y101        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y3        BUFG                         0.000     2.000 r  BUFG_6/O
                         net (fo=102, routed)         0.567     2.567    eth_tx_clk
    SLICE_X85Y101        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.567    
                         clock uncertainty           -0.161     2.405    
    SLICE_X85Y101        FDPE (Setup_fdpe_C_D)       -0.005     2.400    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.400    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.335    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X157Y128       FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_8/O
                         net (fo=1120, routed)        0.637     2.637    hdmi_in0_pix_clk
    SLICE_X157Y128       FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.172     2.464    
    SLICE_X157Y128       FDPE (Setup_fdpe_C_D)       -0.005     2.459    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.459    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.394    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.109ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y128       FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X158Y128       FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFR_X1Y9            BUFR                         0.000     2.000 r  BUFR_1/O
                         net (fo=368, routed)         0.253     2.253    pix1p25x_clk
    SLICE_X158Y128       FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.253    
                         clock uncertainty           -0.170     2.083    
    SLICE_X158Y128       FDPE (Setup_fdpe_C_D)       -0.035     2.048    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.048    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  1.982    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y171       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y171       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=5066, routed)        0.636     2.636    sys_clk
    SLICE_X163Y171       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X163Y171       FDPE (Setup_fdpe_C_D)       -0.005     2.501    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.501    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.436    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal            |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock               |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+
clk100             | cpu_reset        | FDPE           | -        |    -0.569 (r) | FAST    |     3.878 (r) | SLOW    | videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                     |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                     |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                     |
sys_clk            | cpu_reset        | FDPE           | -        |     1.446 (r) | SLOW    |    -0.014 (r) | FAST    |                     |
sys_clk            | eth_mdio         | FDRE           | -        |     5.450 (r) | SLOW    |    -2.209 (r) | FAST    |                     |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.409 (r) | SLOW    |     0.051 (r) | FAST    |                     |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.546 (r) | SLOW    |    -0.001 (r) | FAST    |                     |
sys_clk            | serial_rx        | FDRE           | -        |     5.820 (r) | SLOW    |    -2.301 (r) | FAST    |                     |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.478 (r) | SLOW    |    -1.748 (r) | FAST    |                     |
sys_clk            | user_sw0         | FDRE           | -        |    10.797 (r) | SLOW    |    -2.985 (r) | FAST    |                     |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+---------------------+


Output Ports Clock-to-out

-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
Reference          | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal               |
Clock              | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                  |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+
clk100             | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | videosoc_pll_sys4x     |
clk100             | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | videosoc_pll_sys4x_dqs |
clk100             | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | videosoc_pll_sys4x_dqs |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90    |
eth_rx_clk         | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90    |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                        |
eth_tx_clk         | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      2.830 (r) | SLOW    |      0.935 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      2.829 (r) | SLOW    |      0.934 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      2.843 (r) | SLOW    |      0.948 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      2.842 (r) | SLOW    |      0.947 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      2.851 (r) | SLOW    |      0.958 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      2.850 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      2.849 (r) | SLOW    |      0.957 (r) | FAST    |                        |
hdmi_in0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      2.848 (r) | SLOW    |      0.956 (r) | FAST    |                        |
sys_clk            | ddram_dq[0]      | FDRE           | -     |      7.160 (r) | SLOW    |      1.806 (r) | FAST    |                        |
sys_clk            | ddram_dq[1]      | FDRE           | -     |      6.523 (r) | SLOW    |      1.526 (r) | FAST    |                        |
sys_clk            | ddram_dq[2]      | FDRE           | -     |      6.698 (r) | SLOW    |      1.600 (r) | FAST    |                        |
sys_clk            | ddram_dq[3]      | FDRE           | -     |      7.302 (r) | SLOW    |      1.881 (r) | FAST    |                        |
sys_clk            | ddram_dq[4]      | FDRE           | -     |      7.462 (r) | SLOW    |      1.958 (r) | FAST    |                        |
sys_clk            | ddram_dq[5]      | FDRE           | -     |      6.676 (r) | SLOW    |      1.598 (r) | FAST    |                        |
sys_clk            | ddram_dq[6]      | FDRE           | -     |      7.310 (r) | SLOW    |      1.872 (r) | FAST    |                        |
sys_clk            | ddram_dq[7]      | FDRE           | -     |      6.857 (r) | SLOW    |      1.656 (r) | FAST    |                        |
sys_clk            | ddram_dq[8]      | FDRE           | -     |      7.612 (r) | SLOW    |      2.011 (r) | FAST    |                        |
sys_clk            | ddram_dq[9]      | FDRE           | -     |      8.361 (r) | SLOW    |      2.353 (r) | FAST    |                        |
sys_clk            | ddram_dq[10]     | FDRE           | -     |      7.762 (r) | SLOW    |      2.064 (r) | FAST    |                        |
sys_clk            | ddram_dq[11]     | FDRE           | -     |      8.055 (r) | SLOW    |      2.209 (r) | FAST    |                        |
sys_clk            | ddram_dq[12]     | FDRE           | -     |      8.531 (r) | SLOW    |      2.430 (r) | FAST    |                        |
sys_clk            | ddram_dq[13]     | FDRE           | -     |      8.671 (r) | SLOW    |      2.500 (r) | FAST    |                        |
sys_clk            | ddram_dq[14]     | FDRE           | -     |      8.068 (r) | SLOW    |      2.216 (r) | FAST    |                        |
sys_clk            | ddram_dq[15]     | FDRE           | -     |      8.673 (r) | SLOW    |      2.495 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[0]   | FDRE           | -     |      7.157 (r) | SLOW    |      1.781 (r) | FAST    |                        |
sys_clk            | ddram_dqs_n[1]   | FDRE           | -     |      8.368 (r) | SLOW    |      2.322 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[0]   | FDRE           | -     |      7.158 (r) | SLOW    |      1.783 (r) | FAST    |                        |
sys_clk            | ddram_dqs_p[1]   | FDRE           | -     |      8.369 (r) | SLOW    |      2.320 (r) | FAST    |                        |
sys_clk            | eth_mdc          | FDRE           | -     |     11.760 (r) | SLOW    |      4.524 (r) | FAST    |                        |
sys_clk            | eth_mdio         | FDRE           | -     |     12.033 (r) | SLOW    |      3.645 (r) | FAST    |                        |
sys_clk            | eth_rst_n        | FDRE           | -     |     12.563 (r) | SLOW    |      3.549 (r) | FAST    |                        |
sys_clk            | hdmi_in_hpd_en   | FDRE           | -     |     14.203 (r) | SLOW    |      5.678 (r) | FAST    |                        |
sys_clk            | hdmi_in_sda      | FDSE           | -     |      8.197 (r) | SLOW    |      2.356 (r) | FAST    |                        |
sys_clk            | oled_dc          | FDRE           | -     |     12.401 (r) | SLOW    |      4.699 (r) | FAST    |                        |
sys_clk            | oled_res         | FDRE           | -     |     10.499 (r) | SLOW    |      3.565 (r) | FAST    |                        |
sys_clk            | oled_sclk        | FDRE           | -     |     10.653 (r) | SLOW    |      3.704 (r) | FAST    |                        |
sys_clk            | oled_sdin        | FDRE           | -     |     10.337 (r) | SLOW    |      3.522 (r) | FAST    |                        |
sys_clk            | oled_vbat        | FDRE           | -     |     12.790 (r) | SLOW    |      4.739 (r) | FAST    |                        |
sys_clk            | oled_vdd         | FDRE           | -     |     12.343 (r) | SLOW    |      4.638 (r) | FAST    |                        |
sys_clk            | serial_tx        | FDSE           | -     |     10.264 (r) | SLOW    |      3.550 (r) | FAST    |                        |
sys_clk            | spiflash_1x_cs_n | FDRE           | -     |     12.540 (r) | SLOW    |      4.211 (r) | FAST    |                        |
sys_clk            | spiflash_1x_mosi | FDRE           | -     |     12.658 (r) | SLOW    |      4.472 (r) | FAST    |                        |
-------------------+------------------+----------------+-------+----------------+---------+----------------+---------+------------------------+


Setup between Clocks

------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination        |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock              | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100             |         2.072 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk         |         7.243 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk         |         4.002 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk         |         7.479 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk         |         3.744 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix5x_clk |         4.264 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk   |         6.445 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk   |         2.661 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk   |         1.697 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk  |         6.141 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk  |         6.041 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk       |         4.269 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk       |         4.860 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk       |         2.910 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk            |         1.954 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk            |         2.112 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk            |         2.142 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk            |         8.332 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk            |         2.350 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk            |         9.926 | SLOW    |               |         |               |         |               |         |
------------------+--------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.150 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.160 (r) | SLOW    |   1.806 (r) | FAST    |    0.637 |
ddram_dq[1]        |   6.523 (r) | SLOW    |   1.526 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.698 (r) | SLOW    |   1.600 (r) | FAST    |    0.174 |
ddram_dq[3]        |   7.302 (r) | SLOW    |   1.881 (r) | FAST    |    0.779 |
ddram_dq[4]        |   7.462 (r) | SLOW    |   1.958 (r) | FAST    |    0.939 |
ddram_dq[5]        |   6.676 (r) | SLOW    |   1.598 (r) | FAST    |    0.152 |
ddram_dq[6]        |   7.310 (r) | SLOW    |   1.872 (r) | FAST    |    0.787 |
ddram_dq[7]        |   6.857 (r) | SLOW    |   1.656 (r) | FAST    |    0.334 |
ddram_dq[8]        |   7.612 (r) | SLOW    |   2.011 (r) | FAST    |    1.089 |
ddram_dq[9]        |   8.361 (r) | SLOW    |   2.353 (r) | FAST    |    1.837 |
ddram_dq[10]       |   7.762 (r) | SLOW    |   2.064 (r) | FAST    |    1.239 |
ddram_dq[11]       |   8.055 (r) | SLOW    |   2.209 (r) | FAST    |    1.532 |
ddram_dq[12]       |   8.531 (r) | SLOW    |   2.430 (r) | FAST    |    2.007 |
ddram_dq[13]       |   8.671 (r) | SLOW    |   2.500 (r) | FAST    |    2.148 |
ddram_dq[14]       |   8.068 (r) | SLOW    |   2.216 (r) | FAST    |    1.544 |
ddram_dq[15]       |   8.673 (r) | SLOW    |   2.495 (r) | FAST    |    2.150 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.673 (r) | SLOW    |   1.526 (r) | FAST    |    2.150 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.212 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.157 (r) | SLOW    |   1.781 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.368 (r) | SLOW    |   2.322 (r) | FAST    |    1.211 |
ddram_dqs_p[0]     |   7.158 (r) | SLOW    |   1.783 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.369 (r) | SLOW    |   2.320 (r) | FAST    |    1.212 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.369 (r) | SLOW    |   1.781 (r) | FAST    |    1.212 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




