
Minotauro_Micro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cbc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08008e4c  08008e4c  00009e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fd8  08008fd8  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008fd8  08008fd8  00009fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fe0  08008fe0  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fe0  08008fe0  00009fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fe4  08008fe4  00009fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008fe8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a064  2**0
                  CONTENTS
 10 .bss          00004d08  20000064  20000064  0000a064  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004d6c  20004d6c  0000a064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d742  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004310  00000000  00000000  000277d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001868  00000000  00000000  0002bae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012e7  00000000  00000000  0002d350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024743  00000000  00000000  0002e637  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001be74  00000000  00000000  00052d7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8776  00000000  00000000  0006ebee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00147364  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006be4  00000000  00000000  001473a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000092  00000000  00000000  0014df8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008e34 	.word	0x08008e34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08008e34 	.word	0x08008e34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <__aeabi_uldivmod>:
 800087c:	b953      	cbnz	r3, 8000894 <__aeabi_uldivmod+0x18>
 800087e:	b94a      	cbnz	r2, 8000894 <__aeabi_uldivmod+0x18>
 8000880:	2900      	cmp	r1, #0
 8000882:	bf08      	it	eq
 8000884:	2800      	cmpeq	r0, #0
 8000886:	bf1c      	itt	ne
 8000888:	f04f 31ff 	movne.w	r1, #4294967295
 800088c:	f04f 30ff 	movne.w	r0, #4294967295
 8000890:	f000 b988 	b.w	8000ba4 <__aeabi_idiv0>
 8000894:	f1ad 0c08 	sub.w	ip, sp, #8
 8000898:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089c:	f000 f806 	bl	80008ac <__udivmoddi4>
 80008a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008a8:	b004      	add	sp, #16
 80008aa:	4770      	bx	lr

080008ac <__udivmoddi4>:
 80008ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008b0:	9d08      	ldr	r5, [sp, #32]
 80008b2:	468e      	mov	lr, r1
 80008b4:	4604      	mov	r4, r0
 80008b6:	4688      	mov	r8, r1
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d14a      	bne.n	8000952 <__udivmoddi4+0xa6>
 80008bc:	428a      	cmp	r2, r1
 80008be:	4617      	mov	r7, r2
 80008c0:	d962      	bls.n	8000988 <__udivmoddi4+0xdc>
 80008c2:	fab2 f682 	clz	r6, r2
 80008c6:	b14e      	cbz	r6, 80008dc <__udivmoddi4+0x30>
 80008c8:	f1c6 0320 	rsb	r3, r6, #32
 80008cc:	fa01 f806 	lsl.w	r8, r1, r6
 80008d0:	fa20 f303 	lsr.w	r3, r0, r3
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	ea43 0808 	orr.w	r8, r3, r8
 80008da:	40b4      	lsls	r4, r6
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	fa1f fc87 	uxth.w	ip, r7
 80008e4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008e8:	0c23      	lsrs	r3, r4, #16
 80008ea:	fb0e 8811 	mls	r8, lr, r1, r8
 80008ee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008f2:	fb01 f20c 	mul.w	r2, r1, ip
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d909      	bls.n	800090e <__udivmoddi4+0x62>
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000900:	f080 80ea 	bcs.w	8000ad8 <__udivmoddi4+0x22c>
 8000904:	429a      	cmp	r2, r3
 8000906:	f240 80e7 	bls.w	8000ad8 <__udivmoddi4+0x22c>
 800090a:	3902      	subs	r1, #2
 800090c:	443b      	add	r3, r7
 800090e:	1a9a      	subs	r2, r3, r2
 8000910:	b2a3      	uxth	r3, r4
 8000912:	fbb2 f0fe 	udiv	r0, r2, lr
 8000916:	fb0e 2210 	mls	r2, lr, r0, r2
 800091a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800091e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000922:	459c      	cmp	ip, r3
 8000924:	d909      	bls.n	800093a <__udivmoddi4+0x8e>
 8000926:	18fb      	adds	r3, r7, r3
 8000928:	f100 32ff 	add.w	r2, r0, #4294967295
 800092c:	f080 80d6 	bcs.w	8000adc <__udivmoddi4+0x230>
 8000930:	459c      	cmp	ip, r3
 8000932:	f240 80d3 	bls.w	8000adc <__udivmoddi4+0x230>
 8000936:	443b      	add	r3, r7
 8000938:	3802      	subs	r0, #2
 800093a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800093e:	eba3 030c 	sub.w	r3, r3, ip
 8000942:	2100      	movs	r1, #0
 8000944:	b11d      	cbz	r5, 800094e <__udivmoddi4+0xa2>
 8000946:	40f3      	lsrs	r3, r6
 8000948:	2200      	movs	r2, #0
 800094a:	e9c5 3200 	strd	r3, r2, [r5]
 800094e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000952:	428b      	cmp	r3, r1
 8000954:	d905      	bls.n	8000962 <__udivmoddi4+0xb6>
 8000956:	b10d      	cbz	r5, 800095c <__udivmoddi4+0xb0>
 8000958:	e9c5 0100 	strd	r0, r1, [r5]
 800095c:	2100      	movs	r1, #0
 800095e:	4608      	mov	r0, r1
 8000960:	e7f5      	b.n	800094e <__udivmoddi4+0xa2>
 8000962:	fab3 f183 	clz	r1, r3
 8000966:	2900      	cmp	r1, #0
 8000968:	d146      	bne.n	80009f8 <__udivmoddi4+0x14c>
 800096a:	4573      	cmp	r3, lr
 800096c:	d302      	bcc.n	8000974 <__udivmoddi4+0xc8>
 800096e:	4282      	cmp	r2, r0
 8000970:	f200 8105 	bhi.w	8000b7e <__udivmoddi4+0x2d2>
 8000974:	1a84      	subs	r4, r0, r2
 8000976:	eb6e 0203 	sbc.w	r2, lr, r3
 800097a:	2001      	movs	r0, #1
 800097c:	4690      	mov	r8, r2
 800097e:	2d00      	cmp	r5, #0
 8000980:	d0e5      	beq.n	800094e <__udivmoddi4+0xa2>
 8000982:	e9c5 4800 	strd	r4, r8, [r5]
 8000986:	e7e2      	b.n	800094e <__udivmoddi4+0xa2>
 8000988:	2a00      	cmp	r2, #0
 800098a:	f000 8090 	beq.w	8000aae <__udivmoddi4+0x202>
 800098e:	fab2 f682 	clz	r6, r2
 8000992:	2e00      	cmp	r6, #0
 8000994:	f040 80a4 	bne.w	8000ae0 <__udivmoddi4+0x234>
 8000998:	1a8a      	subs	r2, r1, r2
 800099a:	0c03      	lsrs	r3, r0, #16
 800099c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009a0:	b280      	uxth	r0, r0
 80009a2:	b2bc      	uxth	r4, r7
 80009a4:	2101      	movs	r1, #1
 80009a6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009aa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009b2:	fb04 f20c 	mul.w	r2, r4, ip
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x11e>
 80009ba:	18fb      	adds	r3, r7, r3
 80009bc:	f10c 38ff 	add.w	r8, ip, #4294967295
 80009c0:	d202      	bcs.n	80009c8 <__udivmoddi4+0x11c>
 80009c2:	429a      	cmp	r2, r3
 80009c4:	f200 80e0 	bhi.w	8000b88 <__udivmoddi4+0x2dc>
 80009c8:	46c4      	mov	ip, r8
 80009ca:	1a9b      	subs	r3, r3, r2
 80009cc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009d0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009d4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009d8:	fb02 f404 	mul.w	r4, r2, r4
 80009dc:	429c      	cmp	r4, r3
 80009de:	d907      	bls.n	80009f0 <__udivmoddi4+0x144>
 80009e0:	18fb      	adds	r3, r7, r3
 80009e2:	f102 30ff 	add.w	r0, r2, #4294967295
 80009e6:	d202      	bcs.n	80009ee <__udivmoddi4+0x142>
 80009e8:	429c      	cmp	r4, r3
 80009ea:	f200 80ca 	bhi.w	8000b82 <__udivmoddi4+0x2d6>
 80009ee:	4602      	mov	r2, r0
 80009f0:	1b1b      	subs	r3, r3, r4
 80009f2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80009f6:	e7a5      	b.n	8000944 <__udivmoddi4+0x98>
 80009f8:	f1c1 0620 	rsb	r6, r1, #32
 80009fc:	408b      	lsls	r3, r1
 80009fe:	fa22 f706 	lsr.w	r7, r2, r6
 8000a02:	431f      	orrs	r7, r3
 8000a04:	fa0e f401 	lsl.w	r4, lr, r1
 8000a08:	fa20 f306 	lsr.w	r3, r0, r6
 8000a0c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a10:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a14:	4323      	orrs	r3, r4
 8000a16:	fa00 f801 	lsl.w	r8, r0, r1
 8000a1a:	fa1f fc87 	uxth.w	ip, r7
 8000a1e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a22:	0c1c      	lsrs	r4, r3, #16
 8000a24:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a28:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a2c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a30:	45a6      	cmp	lr, r4
 8000a32:	fa02 f201 	lsl.w	r2, r2, r1
 8000a36:	d909      	bls.n	8000a4c <__udivmoddi4+0x1a0>
 8000a38:	193c      	adds	r4, r7, r4
 8000a3a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a3e:	f080 809c 	bcs.w	8000b7a <__udivmoddi4+0x2ce>
 8000a42:	45a6      	cmp	lr, r4
 8000a44:	f240 8099 	bls.w	8000b7a <__udivmoddi4+0x2ce>
 8000a48:	3802      	subs	r0, #2
 8000a4a:	443c      	add	r4, r7
 8000a4c:	eba4 040e 	sub.w	r4, r4, lr
 8000a50:	fa1f fe83 	uxth.w	lr, r3
 8000a54:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a58:	fb09 4413 	mls	r4, r9, r3, r4
 8000a5c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a60:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a64:	45a4      	cmp	ip, r4
 8000a66:	d908      	bls.n	8000a7a <__udivmoddi4+0x1ce>
 8000a68:	193c      	adds	r4, r7, r4
 8000a6a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000a6e:	f080 8082 	bcs.w	8000b76 <__udivmoddi4+0x2ca>
 8000a72:	45a4      	cmp	ip, r4
 8000a74:	d97f      	bls.n	8000b76 <__udivmoddi4+0x2ca>
 8000a76:	3b02      	subs	r3, #2
 8000a78:	443c      	add	r4, r7
 8000a7a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a7e:	eba4 040c 	sub.w	r4, r4, ip
 8000a82:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a86:	4564      	cmp	r4, ip
 8000a88:	4673      	mov	r3, lr
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	d362      	bcc.n	8000b54 <__udivmoddi4+0x2a8>
 8000a8e:	d05f      	beq.n	8000b50 <__udivmoddi4+0x2a4>
 8000a90:	b15d      	cbz	r5, 8000aaa <__udivmoddi4+0x1fe>
 8000a92:	ebb8 0203 	subs.w	r2, r8, r3
 8000a96:	eb64 0409 	sbc.w	r4, r4, r9
 8000a9a:	fa04 f606 	lsl.w	r6, r4, r6
 8000a9e:	fa22 f301 	lsr.w	r3, r2, r1
 8000aa2:	431e      	orrs	r6, r3
 8000aa4:	40cc      	lsrs	r4, r1
 8000aa6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aaa:	2100      	movs	r1, #0
 8000aac:	e74f      	b.n	800094e <__udivmoddi4+0xa2>
 8000aae:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ab2:	0c01      	lsrs	r1, r0, #16
 8000ab4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ab8:	b280      	uxth	r0, r0
 8000aba:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000abe:	463b      	mov	r3, r7
 8000ac0:	4638      	mov	r0, r7
 8000ac2:	463c      	mov	r4, r7
 8000ac4:	46b8      	mov	r8, r7
 8000ac6:	46be      	mov	lr, r7
 8000ac8:	2620      	movs	r6, #32
 8000aca:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ace:	eba2 0208 	sub.w	r2, r2, r8
 8000ad2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ad6:	e766      	b.n	80009a6 <__udivmoddi4+0xfa>
 8000ad8:	4601      	mov	r1, r0
 8000ada:	e718      	b.n	800090e <__udivmoddi4+0x62>
 8000adc:	4610      	mov	r0, r2
 8000ade:	e72c      	b.n	800093a <__udivmoddi4+0x8e>
 8000ae0:	f1c6 0220 	rsb	r2, r6, #32
 8000ae4:	fa2e f302 	lsr.w	r3, lr, r2
 8000ae8:	40b7      	lsls	r7, r6
 8000aea:	40b1      	lsls	r1, r6
 8000aec:	fa20 f202 	lsr.w	r2, r0, r2
 8000af0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000af4:	430a      	orrs	r2, r1
 8000af6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000afa:	b2bc      	uxth	r4, r7
 8000afc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b00:	0c11      	lsrs	r1, r2, #16
 8000b02:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b06:	fb08 f904 	mul.w	r9, r8, r4
 8000b0a:	40b0      	lsls	r0, r6
 8000b0c:	4589      	cmp	r9, r1
 8000b0e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b12:	b280      	uxth	r0, r0
 8000b14:	d93e      	bls.n	8000b94 <__udivmoddi4+0x2e8>
 8000b16:	1879      	adds	r1, r7, r1
 8000b18:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b1c:	d201      	bcs.n	8000b22 <__udivmoddi4+0x276>
 8000b1e:	4589      	cmp	r9, r1
 8000b20:	d81f      	bhi.n	8000b62 <__udivmoddi4+0x2b6>
 8000b22:	eba1 0109 	sub.w	r1, r1, r9
 8000b26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b2a:	fb09 f804 	mul.w	r8, r9, r4
 8000b2e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b32:	b292      	uxth	r2, r2
 8000b34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b38:	4542      	cmp	r2, r8
 8000b3a:	d229      	bcs.n	8000b90 <__udivmoddi4+0x2e4>
 8000b3c:	18ba      	adds	r2, r7, r2
 8000b3e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b42:	d2c4      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b44:	4542      	cmp	r2, r8
 8000b46:	d2c2      	bcs.n	8000ace <__udivmoddi4+0x222>
 8000b48:	f1a9 0102 	sub.w	r1, r9, #2
 8000b4c:	443a      	add	r2, r7
 8000b4e:	e7be      	b.n	8000ace <__udivmoddi4+0x222>
 8000b50:	45f0      	cmp	r8, lr
 8000b52:	d29d      	bcs.n	8000a90 <__udivmoddi4+0x1e4>
 8000b54:	ebbe 0302 	subs.w	r3, lr, r2
 8000b58:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b5c:	3801      	subs	r0, #1
 8000b5e:	46e1      	mov	r9, ip
 8000b60:	e796      	b.n	8000a90 <__udivmoddi4+0x1e4>
 8000b62:	eba7 0909 	sub.w	r9, r7, r9
 8000b66:	4449      	add	r1, r9
 8000b68:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b6c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b70:	fb09 f804 	mul.w	r8, r9, r4
 8000b74:	e7db      	b.n	8000b2e <__udivmoddi4+0x282>
 8000b76:	4673      	mov	r3, lr
 8000b78:	e77f      	b.n	8000a7a <__udivmoddi4+0x1ce>
 8000b7a:	4650      	mov	r0, sl
 8000b7c:	e766      	b.n	8000a4c <__udivmoddi4+0x1a0>
 8000b7e:	4608      	mov	r0, r1
 8000b80:	e6fd      	b.n	800097e <__udivmoddi4+0xd2>
 8000b82:	443b      	add	r3, r7
 8000b84:	3a02      	subs	r2, #2
 8000b86:	e733      	b.n	80009f0 <__udivmoddi4+0x144>
 8000b88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	e71c      	b.n	80009ca <__udivmoddi4+0x11e>
 8000b90:	4649      	mov	r1, r9
 8000b92:	e79c      	b.n	8000ace <__udivmoddi4+0x222>
 8000b94:	eba1 0109 	sub.w	r1, r1, r9
 8000b98:	46c4      	mov	ip, r8
 8000b9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b9e:	fb09 f804 	mul.w	r8, r9, r4
 8000ba2:	e7c4      	b.n	8000b2e <__udivmoddi4+0x282>

08000ba4 <__aeabi_idiv0>:
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <StartGameTask>:
uint8_t jugador_actual;
static Jugador jugadores[NUM_JUGADORES];


void StartGameTask(void *argument)
{
 8000ba8:	b5b0      	push	{r4, r5, r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af02      	add	r7, sp, #8
 8000bae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	HAL_TIM_Base_Start_IT(&htim2);//arrancamos el temporizador una vez empieza el juego
 8000bb0:	4875      	ldr	r0, [pc, #468]	@ (8000d88 <StartGameTask+0x1e0>)
 8000bb2:	f002 fd19 	bl	80035e8 <HAL_TIM_Base_Start_IT>

	jugador_actual=0;
 8000bb6:	4b75      	ldr	r3, [pc, #468]	@ (8000d8c <StartGameTask+0x1e4>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
	temp_turno = 45;
 8000bbc:	4b74      	ldr	r3, [pc, #464]	@ (8000d90 <StartGameTask+0x1e8>)
 8000bbe:	222d      	movs	r2, #45	@ 0x2d
 8000bc0:	701a      	strb	r2, [r3, #0]

	EventoJuego evento_recibido=0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	73fb      	strb	r3, [r7, #15]
 8000bca:	e023      	b.n	8000c14 <StartGameTask+0x6c>
		jugadores[i].id=i+1;
 8000bcc:	7bfa      	ldrb	r2, [r7, #15]
 8000bce:	7bfb      	ldrb	r3, [r7, #15]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	b2d8      	uxtb	r0, r3
 8000bd4:	496f      	ldr	r1, [pc, #444]	@ (8000d94 <StartGameTask+0x1ec>)
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	011b      	lsls	r3, r3, #4
 8000bda:	4413      	add	r3, r2
 8000bdc:	440b      	add	r3, r1
 8000bde:	330f      	adds	r3, #15
 8000be0:	4602      	mov	r2, r0
 8000be2:	701a      	strb	r2, [r3, #0]
		sprintf(jugadores[i].nombre, "J%d", i + 1);
 8000be4:	7bfa      	ldrb	r2, [r7, #15]
 8000be6:	4613      	mov	r3, r2
 8000be8:	011b      	lsls	r3, r3, #4
 8000bea:	4413      	add	r3, r2
 8000bec:	4a69      	ldr	r2, [pc, #420]	@ (8000d94 <StartGameTask+0x1ec>)
 8000bee:	1898      	adds	r0, r3, r2
 8000bf0:	7bfb      	ldrb	r3, [r7, #15]
 8000bf2:	3301      	adds	r3, #1
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4968      	ldr	r1, [pc, #416]	@ (8000d98 <StartGameTask+0x1f0>)
 8000bf8:	f007 fc1e 	bl	8008438 <siprintf>
		jugadores[i].golpes= 0;
 8000bfc:	7bfa      	ldrb	r2, [r7, #15]
 8000bfe:	4965      	ldr	r1, [pc, #404]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c00:	4613      	mov	r3, r2
 8000c02:	011b      	lsls	r3, r3, #4
 8000c04:	4413      	add	r3, r2
 8000c06:	440b      	add	r3, r1
 8000c08:	3310      	adds	r3, #16
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=0;i<NUM_JUGADORES;i++){
 8000c0e:	7bfb      	ldrb	r3, [r7, #15]
 8000c10:	3301      	adds	r3, #1
 8000c12:	73fb      	strb	r3, [r7, #15]
 8000c14:	7bfb      	ldrb	r3, [r7, #15]
 8000c16:	2b03      	cmp	r3, #3
 8000c18:	d9d8      	bls.n	8000bcc <StartGameTask+0x24>
	}
	TurnoLEDS(jugadores[jugador_actual]);
 8000c1a:	4b5c      	ldr	r3, [pc, #368]	@ (8000d8c <StartGameTask+0x1e4>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	4619      	mov	r1, r3
 8000c20:	4a5c      	ldr	r2, [pc, #368]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c22:	460b      	mov	r3, r1
 8000c24:	011b      	lsls	r3, r3, #4
 8000c26:	440b      	add	r3, r1
 8000c28:	4413      	add	r3, r2
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4610      	mov	r0, r2
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	4611      	mov	r1, r2
 8000c32:	689c      	ldr	r4, [r3, #8]
 8000c34:	4622      	mov	r2, r4
 8000c36:	68dd      	ldr	r5, [r3, #12]
 8000c38:	462c      	mov	r4, r5
 8000c3a:	7c1b      	ldrb	r3, [r3, #16]
 8000c3c:	f88d 3000 	strb.w	r3, [sp]
 8000c40:	4623      	mov	r3, r4
 8000c42:	f000 f8b7 	bl	8000db4 <TurnoLEDS>

  /* Infinite loop */
  for(;;)
  {
	  //leemos cola a ver si hay algun mensaje nuevo
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000c46:	4b55      	ldr	r3, [pc, #340]	@ (8000d9c <StartGameTask+0x1f4>)
 8000c48:	6818      	ldr	r0, [r3, #0]
 8000c4a:	f107 010e 	add.w	r1, r7, #14
 8000c4e:	2300      	movs	r3, #0
 8000c50:	2200      	movs	r2, #0
 8000c52:	f004 fb13 	bl	800527c <osMessageQueueGet>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d166      	bne.n	8000d2a <StartGameTask+0x182>
	  {
		  switch (evento_recibido)
 8000c5c:	7bbb      	ldrb	r3, [r7, #14]
 8000c5e:	2b01      	cmp	r3, #1
 8000c60:	d002      	beq.n	8000c68 <StartGameTask+0xc0>
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d053      	beq.n	8000d0e <StartGameTask+0x166>
 8000c66:	e060      	b.n	8000d2a <StartGameTask+0x182>
		  {
		    case Event_GOLPE:
		    	jugadores[jugador_actual].golpes++;
 8000c68:	4b48      	ldr	r3, [pc, #288]	@ (8000d8c <StartGameTask+0x1e4>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4949      	ldr	r1, [pc, #292]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c70:	4613      	mov	r3, r2
 8000c72:	011b      	lsls	r3, r3, #4
 8000c74:	4413      	add	r3, r2
 8000c76:	440b      	add	r3, r1
 8000c78:	3310      	adds	r3, #16
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	b2d8      	uxtb	r0, r3
 8000c80:	4944      	ldr	r1, [pc, #272]	@ (8000d94 <StartGameTask+0x1ec>)
 8000c82:	4613      	mov	r3, r2
 8000c84:	011b      	lsls	r3, r3, #4
 8000c86:	4413      	add	r3, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	3310      	adds	r3, #16
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	701a      	strb	r2, [r3, #0]
		    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000c90:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c94:	4842      	ldr	r0, [pc, #264]	@ (8000da0 <StartGameTask+0x1f8>)
 8000c96:	f001 fcb0 	bl	80025fa <HAL_GPIO_TogglePin>

		    	if(jugadores[jugador_actual].golpes == 10)
 8000c9a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d8c <StartGameTask+0x1e4>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4a3c      	ldr	r2, [pc, #240]	@ (8000d94 <StartGameTask+0x1ec>)
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	011b      	lsls	r3, r3, #4
 8000ca6:	440b      	add	r3, r1
 8000ca8:	4413      	add	r3, r2
 8000caa:	3310      	adds	r3, #16
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b0a      	cmp	r3, #10
 8000cb0:	d13a      	bne.n	8000d28 <StartGameTask+0x180>
		    	{
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cb8:	4839      	ldr	r0, [pc, #228]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cba:	f001 fc85 	bl	80025c8 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cc4:	4836      	ldr	r0, [pc, #216]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cc6:	f001 fc7f 	bl	80025c8 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cd0:	4833      	ldr	r0, [pc, #204]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cd2:	f001 fc79 	bl	80025c8 <HAL_GPIO_WritePin>
		    		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cdc:	4830      	ldr	r0, [pc, #192]	@ (8000da0 <StartGameTask+0x1f8>)
 8000cde:	f001 fc73 	bl	80025c8 <HAL_GPIO_WritePin>

		    		//Mensaje fin de partida
		    		LCD1602_clear();
 8000ce2:	f000 fbbd 	bl	8001460 <LCD1602_clear>
		    		LCD1602_print("!!! GAME OVER !!!");
 8000ce6:	482f      	ldr	r0, [pc, #188]	@ (8000da4 <StartGameTask+0x1fc>)
 8000ce8:	f000 fb66 	bl	80013b8 <LCD1602_print>
		    		LCD1602_2ndLine();
 8000cec:	f000 fbb0 	bl	8001450 <LCD1602_2ndLine>
		    		LCD1602_print("Jugador ");
 8000cf0:	482d      	ldr	r0, [pc, #180]	@ (8000da8 <StartGameTask+0x200>)
 8000cf2:	f000 fb61 	bl	80013b8 <LCD1602_print>
		    		LCD1602_print(jugadores[jugador_actual].nombre);
 8000cf6:	4b25      	ldr	r3, [pc, #148]	@ (8000d8c <StartGameTask+0x1e4>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	011b      	lsls	r3, r3, #4
 8000d00:	4413      	add	r3, r2
 8000d02:	4a24      	ldr	r2, [pc, #144]	@ (8000d94 <StartGameTask+0x1ec>)
 8000d04:	4413      	add	r3, r2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 fb56 	bl	80013b8 <LCD1602_print>

		    	}
		    	break;
 8000d0c:	e00c      	b.n	8000d28 <StartGameTask+0x180>
		    case Event_IR_DETECTED:
		    	 // Visualizaci√≥n en LCD

		    	                LCD1602_clear();
 8000d0e:	f000 fba7 	bl	8001460 <LCD1602_clear>
		    	                LCD1602_1stLine();
 8000d12:	f000 fb95 	bl	8001440 <LCD1602_1stLine>
		    	                LCD1602_print("JUGADOR CAIDO!!");
 8000d16:	4825      	ldr	r0, [pc, #148]	@ (8000dac <StartGameTask+0x204>)
 8000d18:	f000 fb4e 	bl	80013b8 <LCD1602_print>
		    	                LCD1602_2ndLine();
 8000d1c:	f000 fb98 	bl	8001450 <LCD1602_2ndLine>
		    	                LCD1602_print("Vuelva al inicio");
 8000d20:	4823      	ldr	r0, [pc, #140]	@ (8000db0 <StartGameTask+0x208>)
 8000d22:	f000 fb49 	bl	80013b8 <LCD1602_print>
		    	                break;
 8000d26:	e000      	b.n	8000d2a <StartGameTask+0x182>
		    	break;
 8000d28:	bf00      	nop

		  }
	  }
	  //chequeamos el tiempo
	  if(temp_turno==0)
 8000d2a:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <StartGameTask+0x1e8>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d125      	bne.n	8000d80 <StartGameTask+0x1d8>
	  {
		  jugador_actual++;
 8000d34:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	b2da      	uxtb	r2, r3
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d3e:	701a      	strb	r2, [r3, #0]
		  if(jugador_actual>(NUM_JUGADORES-1)){jugador_actual=0;}
 8000d40:	4b12      	ldr	r3, [pc, #72]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b03      	cmp	r3, #3
 8000d46:	d902      	bls.n	8000d4e <StartGameTask+0x1a6>
 8000d48:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]

		  //actualizamos LED
		  TurnoLEDS(jugadores[jugador_actual]);
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d8c <StartGameTask+0x1e4>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4619      	mov	r1, r3
 8000d54:	4a0f      	ldr	r2, [pc, #60]	@ (8000d94 <StartGameTask+0x1ec>)
 8000d56:	460b      	mov	r3, r1
 8000d58:	011b      	lsls	r3, r3, #4
 8000d5a:	440b      	add	r3, r1
 8000d5c:	4413      	add	r3, r2
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4610      	mov	r0, r2
 8000d62:	685a      	ldr	r2, [r3, #4]
 8000d64:	4611      	mov	r1, r2
 8000d66:	689c      	ldr	r4, [r3, #8]
 8000d68:	4622      	mov	r2, r4
 8000d6a:	68dd      	ldr	r5, [r3, #12]
 8000d6c:	462c      	mov	r4, r5
 8000d6e:	7c1b      	ldrb	r3, [r3, #16]
 8000d70:	f88d 3000 	strb.w	r3, [sp]
 8000d74:	4623      	mov	r3, r4
 8000d76:	f000 f81d 	bl	8000db4 <TurnoLEDS>

		  //reiniciamos el reloj
		  temp_turno=45;
 8000d7a:	4b05      	ldr	r3, [pc, #20]	@ (8000d90 <StartGameTask+0x1e8>)
 8000d7c:	222d      	movs	r2, #45	@ 0x2d
 8000d7e:	701a      	strb	r2, [r3, #0]
	  }

    osDelay(100);
 8000d80:	2064      	movs	r0, #100	@ 0x64
 8000d82:	f004 f8b8 	bl	8004ef6 <osDelay>
	  if(osMessageQueueGet(ColaEventoHandle, &evento_recibido, NULL, 0) == osOK)
 8000d86:	e75e      	b.n	8000c46 <StartGameTask+0x9e>
 8000d88:	20000148 	.word	0x20000148
 8000d8c:	20000081 	.word	0x20000081
 8000d90:	20000080 	.word	0x20000080
 8000d94:	20000084 	.word	0x20000084
 8000d98:	08008e4c 	.word	0x08008e4c
 8000d9c:	200001e4 	.word	0x200001e4
 8000da0:	40020c00 	.word	0x40020c00
 8000da4:	08008e50 	.word	0x08008e50
 8000da8:	08008e64 	.word	0x08008e64
 8000dac:	08008e70 	.word	0x08008e70
 8000db0:	08008e80 	.word	0x08008e80

08000db4 <TurnoLEDS>:
  }
}

  void TurnoLEDS(Jugador jugador){
 8000db4:	b084      	sub	sp, #16
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	f107 0c08 	add.w	ip, r7, #8
 8000dbe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);//limpiamos los leds
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000dc8:	4819      	ldr	r0, [pc, #100]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000dca:	f001 fbfd 	bl	80025c8 <HAL_GPIO_WritePin>

  	switch (jugador.id){
 8000dce:	7dfb      	ldrb	r3, [r7, #23]
 8000dd0:	3b01      	subs	r3, #1
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d826      	bhi.n	8000e24 <TurnoLEDS+0x70>
 8000dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <TurnoLEDS+0x28>)
 8000dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000dfb 	.word	0x08000dfb
 8000de4:	08000e09 	.word	0x08000e09
 8000de8:	08000e17 	.word	0x08000e17
  	case 1:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000df2:	480f      	ldr	r0, [pc, #60]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000df4:	f001 fbe8 	bl	80025c8 <HAL_GPIO_WritePin>
  		break;
 8000df8:	e014      	b.n	8000e24 <TurnoLEDS+0x70>
  	case 2:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e00:	480b      	ldr	r0, [pc, #44]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000e02:	f001 fbe1 	bl	80025c8 <HAL_GPIO_WritePin>
  		break;
 8000e06:	e00d      	b.n	8000e24 <TurnoLEDS+0x70>
  	case 3:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e0e:	4808      	ldr	r0, [pc, #32]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000e10:	f001 fbda 	bl	80025c8 <HAL_GPIO_WritePin>
  		break;
 8000e14:	e006      	b.n	8000e24 <TurnoLEDS+0x70>
  	case 4:
  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e1c:	4804      	ldr	r0, [pc, #16]	@ (8000e30 <TurnoLEDS+0x7c>)
 8000e1e:	f001 fbd3 	bl	80025c8 <HAL_GPIO_WritePin>
  		break;
 8000e22:	bf00      	nop



  	}
  }
 8000e24:	bf00      	nop
 8000e26:	46bd      	mov	sp, r7
 8000e28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e2c:	b004      	add	sp, #16
 8000e2e:	4770      	bx	lr
 8000e30:	40020c00 	.word	0x40020c00

08000e34 <Temp_Tick_Turno>:

  void Temp_Tick_Turno(void){
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
	  if (temp_turno>0)
 8000e38:	4b08      	ldr	r3, [pc, #32]	@ (8000e5c <Temp_Tick_Turno+0x28>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d006      	beq.n	8000e50 <Temp_Tick_Turno+0x1c>
	  {
		  temp_turno--;
 8000e42:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <Temp_Tick_Turno+0x28>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	3b01      	subs	r3, #1
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	4b03      	ldr	r3, [pc, #12]	@ (8000e5c <Temp_Tick_Turno+0x28>)
 8000e4e:	701a      	strb	r2, [r3, #0]
	  }
  }
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000080 	.word	0x20000080

08000e60 <StartFPGA_COM_Task>:

extern SPI_HandleTypeDef hspi1;
//8 bits altos para eje x, 8 bits bajos para eje y
uint16_t datos_joystick;
void StartFPGA_COM_Task(void *argument)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFPGA_COM_Task */
	const uint32_t servo_update_period = 20;//20ms para actualizar el estado del servo
 8000e68:	2314      	movs	r3, #20
 8000e6a:	60fb      	str	r3, [r7, #12]
	uint32_t tickstart;//para iniciar la cuenta
  /* Infinite loop */
  for(;;)
  {
	  tickstart = osKernelGetTickCount();
 8000e6c:	f003 ff9c 	bl	8004da8 <osKernelGetTickCount>
 8000e70:	4603      	mov	r3, r0
 8000e72:	60bb      	str	r3, [r7, #8]

	  //simulamos dato para probar
	  datos_joystick = 0xAAAA;
 8000e74:	4b0d      	ldr	r3, [pc, #52]	@ (8000eac <StartFPGA_COM_Task+0x4c>)
 8000e76:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000e7a:	801a      	strh	r2, [r3, #0]

	  //Transmision por el SPI con CS manual (activo a nivel bajp)
	  //ACTIVAMOS LA COMUNICACION
	  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	2110      	movs	r1, #16
 8000e80:	480b      	ldr	r0, [pc, #44]	@ (8000eb0 <StartFPGA_COM_Task+0x50>)
 8000e82:	f001 fba1 	bl	80025c8 <HAL_GPIO_WritePin>
	  //TRANSMITIMOS EL DATO
	  //size 1 (un paquete de 16 bits), timeout de 10ms
	  HAL_SPI_Transmit(&hspi1, (uint8_t*)&datos_joystick, 1, 10);
 8000e86:	230a      	movs	r3, #10
 8000e88:	2201      	movs	r2, #1
 8000e8a:	4908      	ldr	r1, [pc, #32]	@ (8000eac <StartFPGA_COM_Task+0x4c>)
 8000e8c:	4809      	ldr	r0, [pc, #36]	@ (8000eb4 <StartFPGA_COM_Task+0x54>)
 8000e8e:	f002 f93a 	bl	8003106 <HAL_SPI_Transmit>

	  //DESACTIVAMOS LA COMUNICACION
	  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000e92:	2201      	movs	r2, #1
 8000e94:	2110      	movs	r1, #16
 8000e96:	4806      	ldr	r0, [pc, #24]	@ (8000eb0 <StartFPGA_COM_Task+0x50>)
 8000e98:	f001 fb96 	bl	80025c8 <HAL_GPIO_WritePin>
	  //hago que se repita cuando pasen los 20ms de actualizacion
      osDelayUntil(tickstart + servo_update_period);
 8000e9c:	68ba      	ldr	r2, [r7, #8]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f004 f842 	bl	8004f2c <osDelayUntil>
  {
 8000ea8:	bf00      	nop
 8000eaa:	e7df      	b.n	8000e6c <StartFPGA_COM_Task+0xc>
 8000eac:	200000c8 	.word	0x200000c8
 8000eb0:	40020000 	.word	0x40020000
 8000eb4:	200000f0 	.word	0x200000f0

08000eb8 <LCD1602_EnablePulse>:

//***** Functions definitions *****//
//Private functions
//1) Enable EN pulse
static void LCD1602_EnablePulse(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef0 <LCD1602_EnablePulse+0x38>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ef4 <LCD1602_EnablePulse+0x3c>)
 8000ec2:	8811      	ldrh	r1, [r2, #0]
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 fb7e 	bl	80025c8 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8000ecc:	230a      	movs	r3, #10
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f000 f97a 	bl	80011c8 <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8000ed4:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <LCD1602_EnablePulse+0x38>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a06      	ldr	r2, [pc, #24]	@ (8000ef4 <LCD1602_EnablePulse+0x3c>)
 8000eda:	8811      	ldrh	r1, [r2, #0]
 8000edc:	2200      	movs	r2, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f001 fb72 	bl	80025c8 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8000ee4:	203c      	movs	r0, #60	@ 0x3c
 8000ee6:	f000 f96f 	bl	80011c8 <LCD1602_TIM_MicorSecDelay>
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200000cc 	.word	0x200000cc
 8000ef4:	200000d2 	.word	0x200000d2

08000ef8 <LCD1602_RS>:
//2) RS control
static void LCD1602_RS(bool state)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d008      	beq.n	8000f1a <LCD1602_RS+0x22>
 8000f08:	4b0a      	ldr	r3, [pc, #40]	@ (8000f34 <LCD1602_RS+0x3c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <LCD1602_RS+0x40>)
 8000f0e:	8811      	ldrh	r1, [r2, #0]
 8000f10:	2201      	movs	r2, #1
 8000f12:	4618      	mov	r0, r3
 8000f14:	f001 fb58 	bl	80025c8 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
}
 8000f18:	e007      	b.n	8000f2a <LCD1602_RS+0x32>
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8000f1a:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <LCD1602_RS+0x3c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a06      	ldr	r2, [pc, #24]	@ (8000f38 <LCD1602_RS+0x40>)
 8000f20:	8811      	ldrh	r1, [r2, #0]
 8000f22:	2200      	movs	r2, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f001 fb4f 	bl	80025c8 <HAL_GPIO_WritePin>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200000cc 	.word	0x200000cc
 8000f38:	200000d0 	.word	0x200000d0

08000f3c <LCD1602_write>:

//3) Write Parallel interface
static void LCD1602_write(uint8_t byte)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	f003 030f 	and.w	r3, r3, #15
 8000f4c:	73fb      	strb	r3, [r7, #15]
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	091b      	lsrs	r3, r3, #4
 8000f52:	73bb      	strb	r3, [r7, #14]
	 
	if(mode_8_4_I2C == 1)		//8bits mode
 8000f54:	4b61      	ldr	r3, [pc, #388]	@ (80010dc <LCD1602_write+0x1a0>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d15a      	bne.n	8001012 <LCD1602_write+0xd6>
	{
		//write data to output pins
		//LSB data
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8000f5c:	4b60      	ldr	r3, [pc, #384]	@ (80010e0 <LCD1602_write+0x1a4>)
 8000f5e:	6818      	ldr	r0, [r3, #0]
 8000f60:	4b60      	ldr	r3, [pc, #384]	@ (80010e4 <LCD1602_write+0x1a8>)
 8000f62:	8819      	ldrh	r1, [r3, #0]
 8000f64:	7bfb      	ldrb	r3, [r7, #15]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	f001 fb2b 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8000f72:	4b5b      	ldr	r3, [pc, #364]	@ (80010e0 <LCD1602_write+0x1a4>)
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	4b5c      	ldr	r3, [pc, #368]	@ (80010e8 <LCD1602_write+0x1ac>)
 8000f78:	8819      	ldrh	r1, [r3, #0]
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	f003 0302 	and.w	r3, r3, #2
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	f001 fb20 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8000f88:	4b55      	ldr	r3, [pc, #340]	@ (80010e0 <LCD1602_write+0x1a4>)
 8000f8a:	6818      	ldr	r0, [r3, #0]
 8000f8c:	4b57      	ldr	r3, [pc, #348]	@ (80010ec <LCD1602_write+0x1b0>)
 8000f8e:	8819      	ldrh	r1, [r3, #0]
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	f001 fb15 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8000f9e:	4b50      	ldr	r3, [pc, #320]	@ (80010e0 <LCD1602_write+0x1a4>)
 8000fa0:	6818      	ldr	r0, [r3, #0]
 8000fa2:	4b53      	ldr	r3, [pc, #332]	@ (80010f0 <LCD1602_write+0x1b4>)
 8000fa4:	8819      	ldrh	r1, [r3, #0]
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	f003 0308 	and.w	r3, r3, #8
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	f001 fb0a 	bl	80025c8 <HAL_GPIO_WritePin>
		//MSB data
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8000fb4:	4b4f      	ldr	r3, [pc, #316]	@ (80010f4 <LCD1602_write+0x1b8>)
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	4b4f      	ldr	r3, [pc, #316]	@ (80010f8 <LCD1602_write+0x1bc>)
 8000fba:	8819      	ldrh	r1, [r3, #0]
 8000fbc:	7bbb      	ldrb	r3, [r7, #14]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	461a      	mov	r2, r3
 8000fc6:	f001 faff 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8000fca:	4b4a      	ldr	r3, [pc, #296]	@ (80010f4 <LCD1602_write+0x1b8>)
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	4b4b      	ldr	r3, [pc, #300]	@ (80010fc <LCD1602_write+0x1c0>)
 8000fd0:	8819      	ldrh	r1, [r3, #0]
 8000fd2:	7bbb      	ldrb	r3, [r7, #14]
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	461a      	mov	r2, r3
 8000fdc:	f001 faf4 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8000fe0:	4b44      	ldr	r3, [pc, #272]	@ (80010f4 <LCD1602_write+0x1b8>)
 8000fe2:	6818      	ldr	r0, [r3, #0]
 8000fe4:	4b46      	ldr	r3, [pc, #280]	@ (8001100 <LCD1602_write+0x1c4>)
 8000fe6:	8819      	ldrh	r1, [r3, #0]
 8000fe8:	7bbb      	ldrb	r3, [r7, #14]
 8000fea:	f003 0304 	and.w	r3, r3, #4
 8000fee:	b2db      	uxtb	r3, r3
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f001 fae9 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8000ff6:	4b3f      	ldr	r3, [pc, #252]	@ (80010f4 <LCD1602_write+0x1b8>)
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	4b42      	ldr	r3, [pc, #264]	@ (8001104 <LCD1602_write+0x1c8>)
 8000ffc:	8819      	ldrh	r1, [r3, #0]
 8000ffe:	7bbb      	ldrb	r3, [r7, #14]
 8001000:	f003 0308 	and.w	r3, r3, #8
 8001004:	b2db      	uxtb	r3, r3
 8001006:	461a      	mov	r2, r3
 8001008:	f001 fade 	bl	80025c8 <HAL_GPIO_WritePin>
		//Write the Enable pulse
		LCD1602_EnablePulse();
 800100c:	f7ff ff54 	bl	8000eb8 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
		//Write the Enable pulse
		LCD1602_EnablePulse();
	}
}
 8001010:	e05f      	b.n	80010d2 <LCD1602_write+0x196>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8001012:	4b32      	ldr	r3, [pc, #200]	@ (80010dc <LCD1602_write+0x1a0>)
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b02      	cmp	r3, #2
 8001018:	d15b      	bne.n	80010d2 <LCD1602_write+0x196>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 800101a:	4b36      	ldr	r3, [pc, #216]	@ (80010f4 <LCD1602_write+0x1b8>)
 800101c:	6818      	ldr	r0, [r3, #0]
 800101e:	4b36      	ldr	r3, [pc, #216]	@ (80010f8 <LCD1602_write+0x1bc>)
 8001020:	8819      	ldrh	r1, [r3, #0]
 8001022:	7bbb      	ldrb	r3, [r7, #14]
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	b2db      	uxtb	r3, r3
 800102a:	461a      	mov	r2, r3
 800102c:	f001 facc 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001030:	4b30      	ldr	r3, [pc, #192]	@ (80010f4 <LCD1602_write+0x1b8>)
 8001032:	6818      	ldr	r0, [r3, #0]
 8001034:	4b31      	ldr	r3, [pc, #196]	@ (80010fc <LCD1602_write+0x1c0>)
 8001036:	8819      	ldrh	r1, [r3, #0]
 8001038:	7bbb      	ldrb	r3, [r7, #14]
 800103a:	f003 0302 	and.w	r3, r3, #2
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	f001 fac1 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001046:	4b2b      	ldr	r3, [pc, #172]	@ (80010f4 <LCD1602_write+0x1b8>)
 8001048:	6818      	ldr	r0, [r3, #0]
 800104a:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <LCD1602_write+0x1c4>)
 800104c:	8819      	ldrh	r1, [r3, #0]
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	b2db      	uxtb	r3, r3
 8001056:	461a      	mov	r2, r3
 8001058:	f001 fab6 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 800105c:	4b25      	ldr	r3, [pc, #148]	@ (80010f4 <LCD1602_write+0x1b8>)
 800105e:	6818      	ldr	r0, [r3, #0]
 8001060:	4b28      	ldr	r3, [pc, #160]	@ (8001104 <LCD1602_write+0x1c8>)
 8001062:	8819      	ldrh	r1, [r3, #0]
 8001064:	7bbb      	ldrb	r3, [r7, #14]
 8001066:	f003 0308 	and.w	r3, r3, #8
 800106a:	b2db      	uxtb	r3, r3
 800106c:	461a      	mov	r2, r3
 800106e:	f001 faab 	bl	80025c8 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8001072:	f7ff ff21 	bl	8000eb8 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001076:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <LCD1602_write+0x1b8>)
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	4b1f      	ldr	r3, [pc, #124]	@ (80010f8 <LCD1602_write+0x1bc>)
 800107c:	8819      	ldrh	r1, [r3, #0]
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	f003 0301 	and.w	r3, r3, #1
 8001084:	b2db      	uxtb	r3, r3
 8001086:	461a      	mov	r2, r3
 8001088:	f001 fa9e 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800108c:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <LCD1602_write+0x1b8>)
 800108e:	6818      	ldr	r0, [r3, #0]
 8001090:	4b1a      	ldr	r3, [pc, #104]	@ (80010fc <LCD1602_write+0x1c0>)
 8001092:	8819      	ldrh	r1, [r3, #0]
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	b2db      	uxtb	r3, r3
 800109c:	461a      	mov	r2, r3
 800109e:	f001 fa93 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 80010a2:	4b14      	ldr	r3, [pc, #80]	@ (80010f4 <LCD1602_write+0x1b8>)
 80010a4:	6818      	ldr	r0, [r3, #0]
 80010a6:	4b16      	ldr	r3, [pc, #88]	@ (8001100 <LCD1602_write+0x1c4>)
 80010a8:	8819      	ldrh	r1, [r3, #0]
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	461a      	mov	r2, r3
 80010b4:	f001 fa88 	bl	80025c8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80010b8:	4b0e      	ldr	r3, [pc, #56]	@ (80010f4 <LCD1602_write+0x1b8>)
 80010ba:	6818      	ldr	r0, [r3, #0]
 80010bc:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <LCD1602_write+0x1c8>)
 80010be:	8819      	ldrh	r1, [r3, #0]
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	f001 fa7d 	bl	80025c8 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 80010ce:	f7ff fef3 	bl	8000eb8 <LCD1602_EnablePulse>
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000000 	.word	0x20000000
 80010e0:	200000d4 	.word	0x200000d4
 80010e4:	200000d8 	.word	0x200000d8
 80010e8:	200000da 	.word	0x200000da
 80010ec:	200000dc 	.word	0x200000dc
 80010f0:	200000de 	.word	0x200000de
 80010f4:	200000e0 	.word	0x200000e0
 80010f8:	200000e4 	.word	0x200000e4
 80010fc:	200000e6 	.word	0x200000e6
 8001100:	200000e8 	.word	0x200000e8
 8001104:	200000ea 	.word	0x200000ea

08001108 <LCD1602_TIM_Config>:
//4) Microsecond delay functions
static void LCD1602_TIM_Config(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b088      	sub	sp, #32
 800110c:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef myCLKtypeDef;
	uint32_t clockSpeed;
	uint32_t flashLatencyVar;
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 800110e:	1d3a      	adds	r2, r7, #4
 8001110:	f107 0308 	add.w	r3, r7, #8
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f001 ff3a 	bl	8002f90 <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d103      	bne.n	800112a <LCD1602_TIM_Config+0x22>
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 8001122:	f001 ff0d 	bl	8002f40 <HAL_RCC_GetPCLK1Freq>
 8001126:	61f8      	str	r0, [r7, #28]
 8001128:	e004      	b.n	8001134 <LCD1602_TIM_Config+0x2c>
	}
	else
	{
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 800112a:	f001 ff09 	bl	8002f40 <HAL_RCC_GetPCLK1Freq>
 800112e:	4603      	mov	r3, r0
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	61fb      	str	r3, [r7, #28]
	}
	clockSpeed *= 0.000001;
 8001134:	69f8      	ldr	r0, [r7, #28]
 8001136:	f7ff fb07 	bl	8000748 <__aeabi_ui2d>
 800113a:	a321      	add	r3, pc, #132	@ (adr r3, 80011c0 <LCD1602_TIM_Config+0xb8>)
 800113c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001140:	f7ff f896 	bl	8000270 <__aeabi_dmul>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	4610      	mov	r0, r2
 800114a:	4619      	mov	r1, r3
 800114c:	f7ff fb76 	bl	800083c <__aeabi_d2uiz>
 8001150:	4603      	mov	r3, r0
 8001152:	61fb      	str	r3, [r7, #28]
	
	//Enable clock for TIM2 timer
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001154:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <LCD1602_TIM_Config+0xb0>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001158:	4a17      	ldr	r2, [pc, #92]	@ (80011b8 <LCD1602_TIM_Config+0xb0>)
 800115a:	f043 0302 	orr.w	r3, r3, #2
 800115e:	6413      	str	r3, [r2, #64]	@ 0x40
	//Set the mode to Count up
	TIM3->CR1 &= ~(0x0010);
 8001160:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a15      	ldr	r2, [pc, #84]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 8001166:	f023 0310 	bic.w	r3, r3, #16
 800116a:	6013      	str	r3, [r2, #0]
	//Enable Update Event
	TIM3->CR1 &= ~(0x0001);
 800116c:	4b13      	ldr	r3, [pc, #76]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a12      	ldr	r2, [pc, #72]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 8001172:	f023 0301 	bic.w	r3, r3, #1
 8001176:	6013      	str	r3, [r2, #0]
	//Update request source 
	TIM3->CR1 &= ~(1UL << 2);
 8001178:	4b10      	ldr	r3, [pc, #64]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0f      	ldr	r2, [pc, #60]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 800117e:	f023 0304 	bic.w	r3, r3, #4
 8001182:	6013      	str	r3, [r2, #0]
	// Set bit 3 High to enable One-Pulse mode
	TIM3->CR1 |= (1UL << 3);				  
 8001184:	4b0d      	ldr	r3, [pc, #52]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a0c      	ldr	r2, [pc, #48]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 800118a:	f043 0308 	orr.w	r3, r3, #8
 800118e:	6013      	str	r3, [r2, #0]
	//Set the Prescalar
	TIM3->PSC = clockSpeed-1;
 8001190:	4a0a      	ldr	r2, [pc, #40]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	3b01      	subs	r3, #1
 8001196:	6293      	str	r3, [r2, #40]	@ 0x28
	//Set and Auto-Reload Value to delay the timer 1 sec
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001198:	4b08      	ldr	r3, [pc, #32]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 800119a:	2209      	movs	r2, #9
 800119c:	62da      	str	r2, [r3, #44]	@ 0x2c
	//Event generation handling to reset the counter
	TIM3->EGR = 1; 					//Update generate auto
 800119e:	4b07      	ldr	r3, [pc, #28]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 80011a0:	2201      	movs	r2, #1
 80011a2:	615a      	str	r2, [r3, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 80011a6:	691b      	ldr	r3, [r3, #16]
 80011a8:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <LCD1602_TIM_Config+0xb4>)
 80011aa:	f023 0301 	bic.w	r3, r3, #1
 80011ae:	6113      	str	r3, [r2, #16]
}
 80011b0:	bf00      	nop
 80011b2:	3720      	adds	r7, #32
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40023800 	.word	0x40023800
 80011bc:	40000400 	.word	0x40000400
 80011c0:	a0b5ed8d 	.word	0xa0b5ed8d
 80011c4:	3eb0c6f7 	.word	0x3eb0c6f7

080011c8 <LCD1602_TIM_MicorSecDelay>:
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
	TIM3->ARR = uSecDelay-1;
 80011d0:	4a0e      	ldr	r2, [pc, #56]	@ (800120c <LCD1602_TIM_MicorSecDelay+0x44>)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 80011d8:	4b0c      	ldr	r3, [pc, #48]	@ (800120c <LCD1602_TIM_MicorSecDelay+0x44>)
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	4a0b      	ldr	r2, [pc, #44]	@ (800120c <LCD1602_TIM_MicorSecDelay+0x44>)
 80011de:	f023 0301 	bic.w	r3, r3, #1
 80011e2:	6113      	str	r3, [r2, #16]
	TIM3->CR1 |= 1UL;
 80011e4:	4b09      	ldr	r3, [pc, #36]	@ (800120c <LCD1602_TIM_MicorSecDelay+0x44>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a08      	ldr	r2, [pc, #32]	@ (800120c <LCD1602_TIM_MicorSecDelay+0x44>)
 80011ea:	f043 0301 	orr.w	r3, r3, #1
 80011ee:	6013      	str	r3, [r2, #0]
	while((TIM3->SR&0x0001) != 1);
 80011f0:	bf00      	nop
 80011f2:	4b06      	ldr	r3, [pc, #24]	@ (800120c <LCD1602_TIM_MicorSecDelay+0x44>)
 80011f4:	691b      	ldr	r3, [r3, #16]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d1f9      	bne.n	80011f2 <LCD1602_TIM_MicorSecDelay+0x2a>
}
 80011fe:	bf00      	nop
 8001200:	bf00      	nop
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	40000400 	.word	0x40000400

08001210 <LCD1602_writeCommand>:
//5) Write command
static void LCD1602_writeCommand(uint8_t command)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
	//Set RS to 0
	LCD1602_RS(false);
 800121a:	2000      	movs	r0, #0
 800121c:	f7ff fe6c 	bl	8000ef8 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(command);
 8001220:	79fb      	ldrb	r3, [r7, #7]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff fe8a 	bl	8000f3c <LCD1602_write>
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <LCD1602_writeData>:
//6) Write 8 bits data
static void LCD1602_writeData(uint8_t data)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	//Set RS to 1
	LCD1602_RS(true);
 800123a:	2001      	movs	r0, #1
 800123c:	f7ff fe5c 	bl	8000ef8 <LCD1602_RS>
	//Call low level write parallel function
	LCD1602_write(data);
 8001240:	79fb      	ldrb	r3, [r7, #7]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fe7a 	bl	8000f3c <LCD1602_write>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <LCD1602_write4bitCommand>:
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	uint8_t LSB_nibble = nibble&0xF;
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f003 030f 	and.w	r3, r3, #15
 8001260:	73fb      	strb	r3, [r7, #15]
	//Set RS to 0
	LCD1602_RS(false);
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff fe48 	bl	8000ef8 <LCD1602_RS>
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001268:	4b18      	ldr	r3, [pc, #96]	@ (80012cc <LCD1602_write4bitCommand+0x7c>)
 800126a:	6818      	ldr	r0, [r3, #0]
 800126c:	4b18      	ldr	r3, [pc, #96]	@ (80012d0 <LCD1602_write4bitCommand+0x80>)
 800126e:	8819      	ldrh	r1, [r3, #0]
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	f003 0301 	and.w	r3, r3, #1
 8001276:	b2db      	uxtb	r3, r3
 8001278:	461a      	mov	r2, r3
 800127a:	f001 f9a5 	bl	80025c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800127e:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <LCD1602_write4bitCommand+0x7c>)
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <LCD1602_write4bitCommand+0x84>)
 8001284:	8819      	ldrh	r1, [r3, #0]
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	b2db      	uxtb	r3, r3
 800128e:	461a      	mov	r2, r3
 8001290:	f001 f99a 	bl	80025c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001294:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <LCD1602_write4bitCommand+0x7c>)
 8001296:	6818      	ldr	r0, [r3, #0]
 8001298:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <LCD1602_write4bitCommand+0x88>)
 800129a:	8819      	ldrh	r1, [r3, #0]
 800129c:	7bfb      	ldrb	r3, [r7, #15]
 800129e:	f003 0304 	and.w	r3, r3, #4
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	461a      	mov	r2, r3
 80012a6:	f001 f98f 	bl	80025c8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80012aa:	4b08      	ldr	r3, [pc, #32]	@ (80012cc <LCD1602_write4bitCommand+0x7c>)
 80012ac:	6818      	ldr	r0, [r3, #0]
 80012ae:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <LCD1602_write4bitCommand+0x8c>)
 80012b0:	8819      	ldrh	r1, [r3, #0]
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	f003 0308 	and.w	r3, r3, #8
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	461a      	mov	r2, r3
 80012bc:	f001 f984 	bl	80025c8 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
 80012c0:	f7ff fdfa 	bl	8000eb8 <LCD1602_EnablePulse>
}
 80012c4:	bf00      	nop
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	200000e0 	.word	0x200000e0
 80012d0:	200000e4 	.word	0x200000e4
 80012d4:	200000e6 	.word	0x200000e6
 80012d8:	200000e8 	.word	0x200000e8
 80012dc:	200000ea 	.word	0x200000ea

080012e0 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	60f8      	str	r0, [r7, #12]
 80012e8:	607b      	str	r3, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	817b      	strh	r3, [r7, #10]
 80012ee:	4613      	mov	r3, r2
 80012f0:	813b      	strh	r3, [r7, #8]
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 80012f2:	4a27      	ldr	r2, [pc, #156]	@ (8001390 <LCD1602_Begin4BIT+0xb0>)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6013      	str	r3, [r2, #0]
	PIN_RS = RS;
 80012f8:	4a26      	ldr	r2, [pc, #152]	@ (8001394 <LCD1602_Begin4BIT+0xb4>)
 80012fa:	897b      	ldrh	r3, [r7, #10]
 80012fc:	8013      	strh	r3, [r2, #0]
	PIN_E = E;
 80012fe:	4a26      	ldr	r2, [pc, #152]	@ (8001398 <LCD1602_Begin4BIT+0xb8>)
 8001300:	893b      	ldrh	r3, [r7, #8]
 8001302:	8013      	strh	r3, [r2, #0]
	PORT_MSB = PORT_MSBs4to7;
 8001304:	4a25      	ldr	r2, [pc, #148]	@ (800139c <LCD1602_Begin4BIT+0xbc>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 800130a:	4a25      	ldr	r2, [pc, #148]	@ (80013a0 <LCD1602_Begin4BIT+0xc0>)
 800130c:	8b3b      	ldrh	r3, [r7, #24]
 800130e:	8013      	strh	r3, [r2, #0]
	D5_PIN = D5;
 8001310:	4a24      	ldr	r2, [pc, #144]	@ (80013a4 <LCD1602_Begin4BIT+0xc4>)
 8001312:	8bbb      	ldrh	r3, [r7, #28]
 8001314:	8013      	strh	r3, [r2, #0]
	D6_PIN = D6;
 8001316:	4a24      	ldr	r2, [pc, #144]	@ (80013a8 <LCD1602_Begin4BIT+0xc8>)
 8001318:	8c3b      	ldrh	r3, [r7, #32]
 800131a:	8013      	strh	r3, [r2, #0]
	D7_PIN = D7;
 800131c:	4a23      	ldr	r2, [pc, #140]	@ (80013ac <LCD1602_Begin4BIT+0xcc>)
 800131e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001320:	8013      	strh	r3, [r2, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 8001322:	f7ff fef1 	bl	8001108 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 8001326:	4b22      	ldr	r3, [pc, #136]	@ (80013b0 <LCD1602_Begin4BIT+0xd0>)
 8001328:	2202      	movs	r2, #2
 800132a:	701a      	strb	r2, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 800132c:	4b21      	ldr	r3, [pc, #132]	@ (80013b4 <LCD1602_Begin4BIT+0xd4>)
 800132e:	2228      	movs	r2, #40	@ 0x28
 8001330:	701a      	strb	r2, [r3, #0]
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 8001332:	2014      	movs	r0, #20
 8001334:	f000 fdfc 	bl	8001f30 <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 8001338:	2003      	movs	r0, #3
 800133a:	f7ff ff89 	bl	8001250 <LCD1602_write4bitCommand>
	HAL_Delay(5);
 800133e:	2005      	movs	r0, #5
 8001340:	f000 fdf6 	bl	8001f30 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001344:	2003      	movs	r0, #3
 8001346:	f7ff ff83 	bl	8001250 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800134a:	2001      	movs	r0, #1
 800134c:	f000 fdf0 	bl	8001f30 <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8001350:	2003      	movs	r0, #3
 8001352:	f7ff ff7d 	bl	8001250 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001356:	2001      	movs	r0, #1
 8001358:	f000 fdea 	bl	8001f30 <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 800135c:	2002      	movs	r0, #2
 800135e:	f7ff ff77 	bl	8001250 <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8001362:	2001      	movs	r0, #1
 8001364:	f000 fde4 	bl	8001f30 <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 8001368:	200f      	movs	r0, #15
 800136a:	f7ff ff51 	bl	8001210 <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800136e:	2001      	movs	r0, #1
 8001370:	f7ff ff4e 	bl	8001210 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001374:	2003      	movs	r0, #3
 8001376:	f000 fddb 	bl	8001f30 <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 800137a:	2028      	movs	r0, #40	@ 0x28
 800137c:	f7ff ff48 	bl	8001210 <LCD1602_writeCommand>
	HAL_Delay(3);
 8001380:	2003      	movs	r0, #3
 8001382:	f000 fdd5 	bl	8001f30 <HAL_Delay>
}
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200000cc 	.word	0x200000cc
 8001394:	200000d0 	.word	0x200000d0
 8001398:	200000d2 	.word	0x200000d2
 800139c:	200000e0 	.word	0x200000e0
 80013a0:	200000e4 	.word	0x200000e4
 80013a4:	200000e6 	.word	0x200000e6
 80013a8:	200000e8 	.word	0x200000e8
 80013ac:	200000ea 	.word	0x200000ea
 80013b0:	20000000 	.word	0x20000000
 80013b4:	20000002 	.word	0x20000002

080013b8 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	73fb      	strb	r3, [r7, #15]
 80013c4:	e009      	b.n	80013da <LCD1602_print+0x22>
	{
		LCD1602_writeData((uint8_t)string[i]);
 80013c6:	7bfb      	ldrb	r3, [r7, #15]
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	4413      	add	r3, r2
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ff2e 	bl	8001230 <LCD1602_writeData>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	3301      	adds	r3, #1
 80013d8:	73fb      	strb	r3, [r7, #15]
 80013da:	7bfb      	ldrb	r3, [r7, #15]
 80013dc:	2b0f      	cmp	r3, #15
 80013de:	d805      	bhi.n	80013ec <LCD1602_print+0x34>
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	4413      	add	r3, r2
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1ec      	bne.n	80013c6 <LCD1602_print+0xe>
	}
}
 80013ec:	bf00      	nop
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <LCD1602_setCursor>:
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	460a      	mov	r2, r1
 80013fe:	71fb      	strb	r3, [r7, #7]
 8001400:	4613      	mov	r3, r2
 8001402:	71bb      	strb	r3, [r7, #6]
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 8001404:	79bb      	ldrb	r3, [r7, #6]
 8001406:	3b01      	subs	r3, #1
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f003 030f 	and.w	r3, r3, #15
 800140e:	73fb      	strb	r3, [r7, #15]
	if(row==1)
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d108      	bne.n	8001428 <LCD1602_setCursor+0x34>
	{
		maskData |= (0x80);
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800141c:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fef5 	bl	8001210 <LCD1602_writeCommand>
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
	}
}	
 8001426:	e007      	b.n	8001438 <LCD1602_setCursor+0x44>
		maskData |= (0xc0);
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 800142e:	73fb      	strb	r3, [r7, #15]
		LCD1602_writeCommand(maskData);
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff feec 	bl	8001210 <LCD1602_writeCommand>
}	
 8001438:	bf00      	nop
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <LCD1602_1stLine>:
void LCD1602_1stLine(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	LCD1602_setCursor(1,1);
 8001444:	2101      	movs	r1, #1
 8001446:	2001      	movs	r0, #1
 8001448:	f7ff ffd4 	bl	80013f4 <LCD1602_setCursor>
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <LCD1602_2ndLine>:
void LCD1602_2ndLine(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
	LCD1602_setCursor(2,1);
 8001454:	2101      	movs	r1, #1
 8001456:	2002      	movs	r0, #2
 8001458:	f7ff ffcc 	bl	80013f4 <LCD1602_setCursor>
}
 800145c:	bf00      	nop
 800145e:	bd80      	pop	{r7, pc}

08001460 <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 8001464:	2001      	movs	r0, #1
 8001466:	f7ff fed3 	bl	8001210 <LCD1602_writeCommand>
	HAL_Delay(3);
 800146a:	2003      	movs	r0, #3
 800146c:	f000 fd60 	bl	8001f30 <HAL_Delay>
}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}

08001474 <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	DisplayControl &= ~(0x01);
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <LCD1602_noBlink+0x20>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	f023 0301 	bic.w	r3, r3, #1
 8001480:	b2da      	uxtb	r2, r3
 8001482:	4b04      	ldr	r3, [pc, #16]	@ (8001494 <LCD1602_noBlink+0x20>)
 8001484:	701a      	strb	r2, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 8001486:	4b03      	ldr	r3, [pc, #12]	@ (8001494 <LCD1602_noBlink+0x20>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fec0 	bl	8001210 <LCD1602_writeCommand>
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20000001 	.word	0x20000001

08001498 <HAL_GPIO_EXTI_Callback>:
//extern osSemaphoreId_t SemBinGolpeHandle;
extern osMessageQueueId_t ColaEventoHandle;
//extern osSemaphoreId_t SemBinIRHandle;//Sem√°foro para el sensor IR
extern osEventFlagsId_t InputEventsHandle; // Importamos el handle

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	80fb      	strh	r3, [r7, #6]

	static uint32_t last_ir_time = 0; // Variable est√°tica para recordar el tiempo desde la ultima interrupcion
	    uint32_t current_time = HAL_GetTick();
 80014a2:	f000 fd39 	bl	8001f18 <HAL_GetTick>
 80014a6:	60f8      	str	r0, [r7, #12]

	if(GPIO_Pin == GPIO_PIN_0)
 80014a8:	88fb      	ldrh	r3, [r7, #6]
 80014aa:	2b01      	cmp	r3, #1
 80014ac:	d105      	bne.n	80014ba <HAL_GPIO_EXTI_Callback+0x22>
		//osSemaphoreRelease(SemBinGolpeHandle);


		/*PRUEBA CON FLAGS*/
		// Enviamos la se√±al (Flag) directamente
		        osEventFlagsSet(InputEventsHandle, FLAG_GOLPE);
 80014ae:	4b11      	ldr	r3, [pc, #68]	@ (80014f4 <HAL_GPIO_EXTI_Callback+0x5c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2101      	movs	r1, #1
 80014b4:	4618      	mov	r0, r3
 80014b6:	f003 fd67 	bl	8004f88 <osEventFlagsSet>
	}
	if (GPIO_Pin == IR1_SENSOR_Pin)
 80014ba:	88fb      	ldrh	r3, [r7, #6]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d114      	bne.n	80014ea <HAL_GPIO_EXTI_Callback+0x52>
		/*PRUEBA CON FLAGS*/
		/* ANTIRREBOTE POR HARDWARE/SOFTWARE EN LA ISR:
		           Si han pasado menos de 500ms desde el √∫ltimo disparo, IGNORAMOS la interrupci√≥n.
		           Esto evita inundar la cola y cumple con no hacer polling en la tarea.
		        */
		        if ((current_time - last_ir_time) > 500)
 80014c0:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <HAL_GPIO_EXTI_Callback+0x60>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80014cc:	d90d      	bls.n	80014ea <HAL_GPIO_EXTI_Callback+0x52>
		        {
		            // Solo si ha pasado el tiempo de seguridad, avisamos a la tarea
		            osEventFlagsSet(InputEventsHandle, FLAG_IR);
 80014ce:	4b09      	ldr	r3, [pc, #36]	@ (80014f4 <HAL_GPIO_EXTI_Callback+0x5c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2102      	movs	r1, #2
 80014d4:	4618      	mov	r0, r3
 80014d6:	f003 fd57 	bl	8004f88 <osEventFlagsSet>
		            last_ir_time = current_time;
 80014da:	4a07      	ldr	r2, [pc, #28]	@ (80014f8 <HAL_GPIO_EXTI_Callback+0x60>)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	6013      	str	r3, [r2, #0]

		            // Debug LED (Opcional)
		            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80014e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014e4:	4805      	ldr	r0, [pc, #20]	@ (80014fc <HAL_GPIO_EXTI_Callback+0x64>)
 80014e6:	f001 f888 	bl	80025fa <HAL_GPIO_TogglePin>
		        }
	    }
}
 80014ea:	bf00      	nop
 80014ec:	3710      	adds	r7, #16
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200001e8 	.word	0x200001e8
 80014f8:	200000ec 	.word	0x200000ec
 80014fc:	40020c00 	.word	0x40020c00

08001500 <Start_Input_Task>:
// ASUMIMOS:
// 1. Existe 'SemBinIRHandle' (creado en main.c)
// 2. La ISR de GPIOC_PIN_1 libera 'SemBinIRHandle'.

void Start_Input_Task(void *argument)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]

	uint32_t flags_recibidos;

	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001508:	2006      	movs	r0, #6
 800150a:	f000 fe09 	bl	8002120 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800150e:	2007      	movs	r0, #7
 8001510:	f000 fe06 	bl	8002120 <HAL_NVIC_EnableIRQ>

    EventoJuego mensaje_evento;
    // Timeout peque√±o para evitar bloqueo infinito y ceder CPU a otras tareas
    const uint32_t check_timeout = 10;
 8001514:	230a      	movs	r3, #10
 8001516:	617b      	str	r3, [r7, #20]
    for(;;)
    {
    	/*PRUEBA CON FLAGS*/
    	// La tarea se BLOQUEA (Dorme) aqu√≠ indefinidamente hasta que
    	// ocurra ALGUNO (osFlagsWaitAny) de los eventos.
    	        flags_recibidos = osEventFlagsWait(InputEventsHandle,
 8001518:	4b1f      	ldr	r3, [pc, #124]	@ (8001598 <Start_Input_Task+0x98>)
 800151a:	6818      	ldr	r0, [r3, #0]
 800151c:	f04f 33ff 	mov.w	r3, #4294967295
 8001520:	2200      	movs	r2, #0
 8001522:	2103      	movs	r1, #3
 8001524:	f003 fd72 	bl	800500c <osEventFlagsWait>
 8001528:	6138      	str	r0, [r7, #16]
    	                                           osFlagsWaitAny,
    	                                           osWaitForever);
        // ----------------------------------------------------
        // 1. MANEJO DE EVENTO GOLPE (GPIOA, PIN_0)
        // ----------------------------------------------------
        if (flags_recibidos & FLAG_GOLPE)
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	2b00      	cmp	r3, #0
 8001532:	d01e      	beq.n	8001572 <Start_Input_Task+0x72>
        {
            // Retardo para el anti-rebote (despu√©s de despertar)
            osDelay(50);
 8001534:	2032      	movs	r0, #50	@ 0x32
 8001536:	f003 fcde 	bl	8004ef6 <osDelay>

            // Confirmamos que la se√±al sigue activa (Golpe)
            if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 800153a:	2101      	movs	r1, #1
 800153c:	4817      	ldr	r0, [pc, #92]	@ (800159c <Start_Input_Task+0x9c>)
 800153e:	f001 f82b 	bl	8002598 <HAL_GPIO_ReadPin>
 8001542:	4603      	mov	r3, r0
 8001544:	2b01      	cmp	r3, #1
 8001546:	d114      	bne.n	8001572 <Start_Input_Task+0x72>
            {
                mensaje_evento = Event_GOLPE;
 8001548:	2301      	movs	r3, #1
 800154a:	73fb      	strb	r3, [r7, #15]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 800154c:	4b14      	ldr	r3, [pc, #80]	@ (80015a0 <Start_Input_Task+0xa0>)
 800154e:	6818      	ldr	r0, [r3, #0]
 8001550:	f107 010f 	add.w	r1, r7, #15
 8001554:	2300      	movs	r3, #0
 8001556:	2200      	movs	r2, #0
 8001558:	f003 fe30 	bl	80051bc <osMessageQueuePut>

                // L√≥gica LCD si fuera necesaria para el golpe

                // Esperamos a que se libere el pulsador
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 800155c:	e002      	b.n	8001564 <Start_Input_Task+0x64>
                    osDelay(10);
 800155e:	200a      	movs	r0, #10
 8001560:	f003 fcc9 	bl	8004ef6 <osDelay>
                while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET){
 8001564:	2101      	movs	r1, #1
 8001566:	480d      	ldr	r0, [pc, #52]	@ (800159c <Start_Input_Task+0x9c>)
 8001568:	f001 f816 	bl	8002598 <HAL_GPIO_ReadPin>
 800156c:	4603      	mov	r3, r0
 800156e:	2b01      	cmp	r3, #1
 8001570:	d0f5      	beq.n	800155e <Start_Input_Task+0x5e>
        }

        // ----------------------------------------------------
        // 2. MANEJO DE EVENTO IR (GPIOC, PIN_1)
        // ----------------------------------------------------
        if (flags_recibidos & FLAG_IR)
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	f003 0302 	and.w	r3, r3, #2
 8001578:	2b00      	cmp	r3, #0
 800157a:	d0cd      	beq.n	8001518 <Start_Input_Task+0x18>
        {
            //el antirebote ya lo habiamos metido en la gestion de la interrupcion


                mensaje_evento = Event_IR_DETECTED;
 800157c:	2302      	movs	r3, #2
 800157e:	73fb      	strb	r3, [r7, #15]
                osMessageQueuePut(ColaEventoHandle, &mensaje_evento, 0, 0);
 8001580:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <Start_Input_Task+0xa0>)
 8001582:	6818      	ldr	r0, [r3, #0]
 8001584:	f107 010f 	add.w	r1, r7, #15
 8001588:	2300      	movs	r3, #0
 800158a:	2200      	movs	r2, #0
 800158c:	f003 fe16 	bl	80051bc <osMessageQueuePut>
                osDelay(100);
 8001590:	2064      	movs	r0, #100	@ 0x64
 8001592:	f003 fcb0 	bl	8004ef6 <osDelay>
    	        flags_recibidos = osEventFlagsWait(InputEventsHandle,
 8001596:	e7bf      	b.n	8001518 <Start_Input_Task+0x18>
 8001598:	200001e8 	.word	0x200001e8
 800159c:	40020000 	.word	0x40020000
 80015a0:	200001e4 	.word	0x200001e4

080015a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015aa:	f000 fc7f 	bl	8001eac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ae:	f000 f869 	bl	8001684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b2:	f000 f981 	bl	80018b8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80015b6:	f000 f907 	bl	80017c8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80015ba:	f000 f953 	bl	8001864 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80015be:	f000 f8cb 	bl	8001758 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  // INICIALIZACI√ìN DEL LCD
    LCD1602_Begin4BIT(GPIOE, RS_Pin, E_Pin, GPIOD, D4_Pin, D5_Pin, D6_Pin, D7_Pin);
 80015c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80015c6:	9303      	str	r3, [sp, #12]
 80015c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015cc:	9302      	str	r3, [sp, #8]
 80015ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015d2:	9301      	str	r3, [sp, #4]
 80015d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	4b1b      	ldr	r3, [pc, #108]	@ (8001648 <main+0xa4>)
 80015dc:	2202      	movs	r2, #2
 80015de:	2101      	movs	r1, #1
 80015e0:	481a      	ldr	r0, [pc, #104]	@ (800164c <main+0xa8>)
 80015e2:	f7ff fe7d 	bl	80012e0 <LCD1602_Begin4BIT>

    // Imprimimos el mensaje en pantalla
    LCD1602_print("  El MINOTAURO");
 80015e6:	481a      	ldr	r0, [pc, #104]	@ (8001650 <main+0xac>)
 80015e8:	f7ff fee6 	bl	80013b8 <LCD1602_print>
    LCD1602_2ndLine();
 80015ec:	f7ff ff30 	bl	8001450 <LCD1602_2ndLine>
    LCD1602_print("    A jugar");
 80015f0:	4818      	ldr	r0, [pc, #96]	@ (8001654 <main+0xb0>)
 80015f2:	f7ff fee1 	bl	80013b8 <LCD1602_print>
    LCD1602_noBlink();
 80015f6:	f7ff ff3d 	bl	8001474 <LCD1602_noBlink>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015fa:	f003 fb8b 	bl	8004d14 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ColaEvento */
  ColaEventoHandle = osMessageQueueNew (16, sizeof(uint8_t), &ColaEvento_attributes);
 80015fe:	4a16      	ldr	r2, [pc, #88]	@ (8001658 <main+0xb4>)
 8001600:	2101      	movs	r1, #1
 8001602:	2010      	movs	r0, #16
 8001604:	f003 fd67 	bl	80050d6 <osMessageQueueNew>
 8001608:	4603      	mov	r3, r0
 800160a:	4a14      	ldr	r2, [pc, #80]	@ (800165c <main+0xb8>)
 800160c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 800160e:	4a14      	ldr	r2, [pc, #80]	@ (8001660 <main+0xbc>)
 8001610:	2100      	movs	r1, #0
 8001612:	4814      	ldr	r0, [pc, #80]	@ (8001664 <main+0xc0>)
 8001614:	f003 fbdd 	bl	8004dd2 <osThreadNew>
 8001618:	4603      	mov	r3, r0
 800161a:	4a13      	ldr	r2, [pc, #76]	@ (8001668 <main+0xc4>)
 800161c:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(Start_Input_Task, NULL, &Input_Task_attributes);
 800161e:	4a13      	ldr	r2, [pc, #76]	@ (800166c <main+0xc8>)
 8001620:	2100      	movs	r1, #0
 8001622:	4813      	ldr	r0, [pc, #76]	@ (8001670 <main+0xcc>)
 8001624:	f003 fbd5 	bl	8004dd2 <osThreadNew>
 8001628:	4603      	mov	r3, r0
 800162a:	4a12      	ldr	r2, [pc, #72]	@ (8001674 <main+0xd0>)
 800162c:	6013      	str	r3, [r2, #0]

  /* creation of FPGA_COM_Task */
  FPGA_COM_TaskHandle = osThreadNew(StartFPGA_COM_Task, NULL, &FPGA_COM_Task_attributes);
 800162e:	4a12      	ldr	r2, [pc, #72]	@ (8001678 <main+0xd4>)
 8001630:	2100      	movs	r1, #0
 8001632:	4812      	ldr	r0, [pc, #72]	@ (800167c <main+0xd8>)
 8001634:	f003 fbcd 	bl	8004dd2 <osThreadNew>
 8001638:	4603      	mov	r3, r0
 800163a:	4a11      	ldr	r2, [pc, #68]	@ (8001680 <main+0xdc>)
 800163c:	6013      	str	r3, [r2, #0]
  /* add events, ... */

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800163e:	f003 fb8d 	bl	8004d5c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001642:	bf00      	nop
 8001644:	e7fd      	b.n	8001642 <main+0x9e>
 8001646:	bf00      	nop
 8001648:	40020c00 	.word	0x40020c00
 800164c:	40021000 	.word	0x40021000
 8001650:	08008ed4 	.word	0x08008ed4
 8001654:	08008ee4 	.word	0x08008ee4
 8001658:	08008f74 	.word	0x08008f74
 800165c:	200001e4 	.word	0x200001e4
 8001660:	08008f08 	.word	0x08008f08
 8001664:	08000ba9 	.word	0x08000ba9
 8001668:	200001d8 	.word	0x200001d8
 800166c:	08008f2c 	.word	0x08008f2c
 8001670:	08001501 	.word	0x08001501
 8001674:	200001dc 	.word	0x200001dc
 8001678:	08008f50 	.word	0x08008f50
 800167c:	08000e61 	.word	0x08000e61
 8001680:	200001e0 	.word	0x200001e0

08001684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b094      	sub	sp, #80	@ 0x50
 8001688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800168a:	f107 0320 	add.w	r3, r7, #32
 800168e:	2230      	movs	r2, #48	@ 0x30
 8001690:	2100      	movs	r1, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f006 fef2 	bl	800847c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001698:	f107 030c 	add.w	r3, r7, #12
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a8:	2300      	movs	r3, #0
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	4b28      	ldr	r3, [pc, #160]	@ (8001750 <SystemClock_Config+0xcc>)
 80016ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016b0:	4a27      	ldr	r2, [pc, #156]	@ (8001750 <SystemClock_Config+0xcc>)
 80016b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016b8:	4b25      	ldr	r3, [pc, #148]	@ (8001750 <SystemClock_Config+0xcc>)
 80016ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016c4:	2300      	movs	r3, #0
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	4b22      	ldr	r3, [pc, #136]	@ (8001754 <SystemClock_Config+0xd0>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a21      	ldr	r2, [pc, #132]	@ (8001754 <SystemClock_Config+0xd0>)
 80016ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001754 <SystemClock_Config+0xd0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e0:	2301      	movs	r3, #1
 80016e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ea:	2302      	movs	r3, #2
 80016ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80016f4:	2308      	movs	r3, #8
 80016f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80016f8:	23a8      	movs	r3, #168	@ 0xa8
 80016fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016fc:	2302      	movs	r3, #2
 80016fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001700:	2307      	movs	r3, #7
 8001702:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001704:	f107 0320 	add.w	r3, r7, #32
 8001708:	4618      	mov	r0, r3
 800170a:	f000 ffa9 	bl	8002660 <HAL_RCC_OscConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001714:	f000 f9a4 	bl	8001a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001718:	230f      	movs	r3, #15
 800171a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800171c:	2302      	movs	r3, #2
 800171e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001724:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001728:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800172a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800172e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001730:	f107 030c 	add.w	r3, r7, #12
 8001734:	2102      	movs	r1, #2
 8001736:	4618      	mov	r0, r3
 8001738:	f001 fa0a 	bl	8002b50 <HAL_RCC_ClockConfig>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001742:	f000 f98d 	bl	8001a60 <Error_Handler>
  }
}
 8001746:	bf00      	nop
 8001748:	3750      	adds	r7, #80	@ 0x50
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800
 8001754:	40007000 	.word	0x40007000

08001758 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800175c:	4b18      	ldr	r3, [pc, #96]	@ (80017c0 <MX_SPI1_Init+0x68>)
 800175e:	4a19      	ldr	r2, [pc, #100]	@ (80017c4 <MX_SPI1_Init+0x6c>)
 8001760:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001762:	4b17      	ldr	r3, [pc, #92]	@ (80017c0 <MX_SPI1_Init+0x68>)
 8001764:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001768:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <MX_SPI1_Init+0x68>)
 800176c:	2200      	movs	r2, #0
 800176e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001770:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <MX_SPI1_Init+0x68>)
 8001772:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001776:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001778:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <MX_SPI1_Init+0x68>)
 800177a:	2200      	movs	r2, #0
 800177c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800177e:	4b10      	ldr	r3, [pc, #64]	@ (80017c0 <MX_SPI1_Init+0x68>)
 8001780:	2200      	movs	r2, #0
 8001782:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001784:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_SPI1_Init+0x68>)
 8001786:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800178a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_SPI1_Init+0x68>)
 800178e:	2228      	movs	r2, #40	@ 0x28
 8001790:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_SPI1_Init+0x68>)
 8001794:	2200      	movs	r2, #0
 8001796:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001798:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <MX_SPI1_Init+0x68>)
 800179a:	2200      	movs	r2, #0
 800179c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <MX_SPI1_Init+0x68>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_SPI1_Init+0x68>)
 80017a6:	220a      	movs	r2, #10
 80017a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MX_SPI1_Init+0x68>)
 80017ac:	f001 fc22 	bl	8002ff4 <HAL_SPI_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80017b6:	f000 f953 	bl	8001a60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200000f0 	.word	0x200000f0
 80017c4:	40013000 	.word	0x40013000

080017c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	2200      	movs	r2, #0
 80017d4:	601a      	str	r2, [r3, #0]
 80017d6:	605a      	str	r2, [r3, #4]
 80017d8:	609a      	str	r2, [r3, #8]
 80017da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017dc:	463b      	mov	r3, r7
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
 80017e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001860 <MX_TIM2_Init+0x98>)
 80017e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 80017ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <MX_TIM2_Init+0x98>)
 80017ee:	f241 0267 	movw	r2, #4199	@ 0x1067
 80017f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001860 <MX_TIM2_Init+0x98>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80017fa:	4b19      	ldr	r3, [pc, #100]	@ (8001860 <MX_TIM2_Init+0x98>)
 80017fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001800:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <MX_TIM2_Init+0x98>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <MX_TIM2_Init+0x98>)
 800180a:	2280      	movs	r2, #128	@ 0x80
 800180c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800180e:	4814      	ldr	r0, [pc, #80]	@ (8001860 <MX_TIM2_Init+0x98>)
 8001810:	f001 fe9a 	bl	8003548 <HAL_TIM_Base_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800181a:	f000 f921 	bl	8001a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800181e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001822:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001824:	f107 0308 	add.w	r3, r7, #8
 8001828:	4619      	mov	r1, r3
 800182a:	480d      	ldr	r0, [pc, #52]	@ (8001860 <MX_TIM2_Init+0x98>)
 800182c:	f002 f83c 	bl	80038a8 <HAL_TIM_ConfigClockSource>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001836:	f000 f913 	bl	8001a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001842:	463b      	mov	r3, r7
 8001844:	4619      	mov	r1, r3
 8001846:	4806      	ldr	r0, [pc, #24]	@ (8001860 <MX_TIM2_Init+0x98>)
 8001848:	f002 fa5e 	bl	8003d08 <HAL_TIMEx_MasterConfigSynchronization>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001852:	f000 f905 	bl	8001a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001856:	bf00      	nop
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000148 	.word	0x20000148

08001864 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <MX_USART2_UART_Init+0x50>)
 800186c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001874:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800188a:	220c      	movs	r2, #12
 800188c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188e:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001896:	2200      	movs	r2, #0
 8001898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800189c:	f002 fac4 	bl	8003e28 <HAL_UART_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018a6:	f000 f8db 	bl	8001a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000190 	.word	0x20000190
 80018b4:	40004400 	.word	0x40004400

080018b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
 80018d2:	4b52      	ldr	r3, [pc, #328]	@ (8001a1c <MX_GPIO_Init+0x164>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	4a51      	ldr	r2, [pc, #324]	@ (8001a1c <MX_GPIO_Init+0x164>)
 80018d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018de:	4b4f      	ldr	r3, [pc, #316]	@ (8001a1c <MX_GPIO_Init+0x164>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b4b      	ldr	r3, [pc, #300]	@ (8001a1c <MX_GPIO_Init+0x164>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	4a4a      	ldr	r2, [pc, #296]	@ (8001a1c <MX_GPIO_Init+0x164>)
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018fa:	4b48      	ldr	r3, [pc, #288]	@ (8001a1c <MX_GPIO_Init+0x164>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fe:	f003 0304 	and.w	r3, r3, #4
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	4b44      	ldr	r3, [pc, #272]	@ (8001a1c <MX_GPIO_Init+0x164>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	4a43      	ldr	r2, [pc, #268]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	6313      	str	r3, [r2, #48]	@ 0x30
 8001916:	4b41      	ldr	r3, [pc, #260]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191a:	f003 0301 	and.w	r3, r3, #1
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
 8001926:	4b3d      	ldr	r3, [pc, #244]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	4a3c      	ldr	r2, [pc, #240]	@ (8001a1c <MX_GPIO_Init+0x164>)
 800192c:	f043 0308 	orr.w	r3, r3, #8
 8001930:	6313      	str	r3, [r2, #48]	@ 0x30
 8001932:	4b3a      	ldr	r3, [pc, #232]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001936:	f003 0308 	and.w	r3, r3, #8
 800193a:	607b      	str	r3, [r7, #4]
 800193c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	603b      	str	r3, [r7, #0]
 8001942:	4b36      	ldr	r3, [pc, #216]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	4a35      	ldr	r2, [pc, #212]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001948:	f043 0310 	orr.w	r3, r3, #16
 800194c:	6313      	str	r3, [r2, #48]	@ 0x30
 800194e:	4b33      	ldr	r3, [pc, #204]	@ (8001a1c <MX_GPIO_Init+0x164>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	603b      	str	r3, [r7, #0]
 8001958:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800195a:	2200      	movs	r2, #0
 800195c:	2110      	movs	r1, #16
 800195e:	4830      	ldr	r0, [pc, #192]	@ (8001a20 <MX_GPIO_Init+0x168>)
 8001960:	f000 fe32 	bl	80025c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001964:	2200      	movs	r2, #0
 8001966:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800196a:	482e      	ldr	r0, [pc, #184]	@ (8001a24 <MX_GPIO_Init+0x16c>)
 800196c:	f000 fe2c 	bl	80025c8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RS_Pin|E_Pin, GPIO_PIN_RESET);
 8001970:	2200      	movs	r2, #0
 8001972:	2103      	movs	r1, #3
 8001974:	482c      	ldr	r0, [pc, #176]	@ (8001a28 <MX_GPIO_Init+0x170>)
 8001976:	f000 fe27 	bl	80025c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IR1_SENSOR_Pin */
  GPIO_InitStruct.Pin = IR1_SENSOR_Pin;
 800197a:	2302      	movs	r3, #2
 800197c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800197e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001982:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IR1_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001988:	f107 0314 	add.w	r3, r7, #20
 800198c:	4619      	mov	r1, r3
 800198e:	4827      	ldr	r0, [pc, #156]	@ (8001a2c <MX_GPIO_Init+0x174>)
 8001990:	f000 fc66 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001994:	2301      	movs	r3, #1
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001998:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800199c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	4619      	mov	r1, r3
 80019a8:	481d      	ldr	r0, [pc, #116]	@ (8001a20 <MX_GPIO_Init+0x168>)
 80019aa:	f000 fc59 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80019ae:	2310      	movs	r3, #16
 80019b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80019be:	f107 0314 	add.w	r3, r7, #20
 80019c2:	4619      	mov	r1, r3
 80019c4:	4816      	ldr	r0, [pc, #88]	@ (8001a20 <MX_GPIO_Init+0x168>)
 80019c6:	f000 fc4b 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80019ca:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80019ce:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d0:	2301      	movs	r3, #1
 80019d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	4619      	mov	r1, r3
 80019e2:	4810      	ldr	r0, [pc, #64]	@ (8001a24 <MX_GPIO_Init+0x16c>)
 80019e4:	f000 fc3c 	bl	8002260 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 80019e8:	2303      	movs	r3, #3
 80019ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	4619      	mov	r1, r3
 80019fe:	480a      	ldr	r0, [pc, #40]	@ (8001a28 <MX_GPIO_Init+0x170>)
 8001a00:	f000 fc2e 	bl	8002260 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001a04:	2200      	movs	r2, #0
 8001a06:	2105      	movs	r1, #5
 8001a08:	2006      	movs	r0, #6
 8001a0a:	f000 fb6d 	bl	80020e8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a0e:	2006      	movs	r0, #6
 8001a10:	f000 fb86 	bl	8002120 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a14:	bf00      	nop
 8001a16:	3728      	adds	r7, #40	@ 0x28
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40020000 	.word	0x40020000
 8001a24:	40020c00 	.word	0x40020c00
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	40020800 	.word	0x40020800

08001a30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a07      	ldr	r2, [pc, #28]	@ (8001a5c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d101      	bne.n	8001a46 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001a42:	f000 fa55 	bl	8001ef0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2)//esta interrupcion se ejecuta cada segundo
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a4e:	d101      	bne.n	8001a54 <HAL_TIM_PeriodElapsedCallback+0x24>
  {
	  Temp_Tick_Turno();
 8001a50:	f7ff f9f0 	bl	8000e34 <Temp_Tick_Turno>
  }

  /* USER CODE END Callback 1 */
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	40001000 	.word	0x40001000

08001a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a64:	b672      	cpsid	i
}
 8001a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a68:	bf00      	nop
 8001a6a:	e7fd      	b.n	8001a68 <Error_Handler+0x8>

08001a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	607b      	str	r3, [r7, #4]
 8001a76:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <HAL_MspInit+0x54>)
 8001a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7a:	4a11      	ldr	r2, [pc, #68]	@ (8001ac0 <HAL_MspInit+0x54>)
 8001a7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a82:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac0 <HAL_MspInit+0x54>)
 8001a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a8a:	607b      	str	r3, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	603b      	str	r3, [r7, #0]
 8001a92:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac0 <HAL_MspInit+0x54>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a96:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac0 <HAL_MspInit+0x54>)
 8001a98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9e:	4b08      	ldr	r3, [pc, #32]	@ (8001ac0 <HAL_MspInit+0x54>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa6:	603b      	str	r3, [r7, #0]
 8001aa8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001aaa:	2200      	movs	r2, #0
 8001aac:	210f      	movs	r1, #15
 8001aae:	f06f 0001 	mvn.w	r0, #1
 8001ab2:	f000 fb19 	bl	80020e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800

08001ac4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	@ 0x28
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a19      	ldr	r2, [pc, #100]	@ (8001b48 <HAL_SPI_MspInit+0x84>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d12b      	bne.n	8001b3e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	613b      	str	r3, [r7, #16]
 8001aea:	4b18      	ldr	r3, [pc, #96]	@ (8001b4c <HAL_SPI_MspInit+0x88>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	4a17      	ldr	r2, [pc, #92]	@ (8001b4c <HAL_SPI_MspInit+0x88>)
 8001af0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001af6:	4b15      	ldr	r3, [pc, #84]	@ (8001b4c <HAL_SPI_MspInit+0x88>)
 8001af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001afe:	613b      	str	r3, [r7, #16]
 8001b00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <HAL_SPI_MspInit+0x88>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	4a10      	ldr	r2, [pc, #64]	@ (8001b4c <HAL_SPI_MspInit+0x88>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b12:	4b0e      	ldr	r3, [pc, #56]	@ (8001b4c <HAL_SPI_MspInit+0x88>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001b1e:	23a0      	movs	r3, #160	@ 0xa0
 8001b20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b22:	2302      	movs	r3, #2
 8001b24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b2e:	2305      	movs	r3, #5
 8001b30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b32:	f107 0314 	add.w	r3, r7, #20
 8001b36:	4619      	mov	r1, r3
 8001b38:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <HAL_SPI_MspInit+0x8c>)
 8001b3a:	f000 fb91 	bl	8002260 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b3e:	bf00      	nop
 8001b40:	3728      	adds	r7, #40	@ 0x28
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40013000 	.word	0x40013000
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	40020000 	.word	0x40020000

08001b54 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b64:	d115      	bne.n	8001b92 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <HAL_TIM_Base_MspInit+0x48>)
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8001b9c <HAL_TIM_Base_MspInit+0x48>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b76:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <HAL_TIM_Base_MspInit+0x48>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2105      	movs	r1, #5
 8001b86:	201c      	movs	r0, #28
 8001b88:	f000 faae 	bl	80020e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b8c:	201c      	movs	r0, #28
 8001b8e:	f000 fac7 	bl	8002120 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001b92:	bf00      	nop
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40023800 	.word	0x40023800

08001ba0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0314 	add.w	r3, r7, #20
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8001c34 <HAL_UART_MspInit+0x94>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d133      	bne.n	8001c2a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c38 <HAL_UART_MspInit+0x98>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bca:	4a1b      	ldr	r2, [pc, #108]	@ (8001c38 <HAL_UART_MspInit+0x98>)
 8001bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bd2:	4b19      	ldr	r3, [pc, #100]	@ (8001c38 <HAL_UART_MspInit+0x98>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bda:	613b      	str	r3, [r7, #16]
 8001bdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b15      	ldr	r3, [pc, #84]	@ (8001c38 <HAL_UART_MspInit+0x98>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be6:	4a14      	ldr	r2, [pc, #80]	@ (8001c38 <HAL_UART_MspInit+0x98>)
 8001be8:	f043 0301 	orr.w	r3, r3, #1
 8001bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bee:	4b12      	ldr	r3, [pc, #72]	@ (8001c38 <HAL_UART_MspInit+0x98>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	f003 0301 	and.w	r3, r3, #1
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bfa:	230c      	movs	r3, #12
 8001bfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c06:	2303      	movs	r3, #3
 8001c08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c0a:	2307      	movs	r3, #7
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	4809      	ldr	r0, [pc, #36]	@ (8001c3c <HAL_UART_MspInit+0x9c>)
 8001c16:	f000 fb23 	bl	8002260 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2105      	movs	r1, #5
 8001c1e:	2026      	movs	r0, #38	@ 0x26
 8001c20:	f000 fa62 	bl	80020e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c24:	2026      	movs	r0, #38	@ 0x26
 8001c26:	f000 fa7b 	bl	8002120 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c2a:	bf00      	nop
 8001c2c:	3728      	adds	r7, #40	@ 0x28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004400 	.word	0x40004400
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40020000 	.word	0x40020000

08001c40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b08e      	sub	sp, #56	@ 0x38
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	4b33      	ldr	r3, [pc, #204]	@ (8001d24 <HAL_InitTick+0xe4>)
 8001c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c58:	4a32      	ldr	r2, [pc, #200]	@ (8001d24 <HAL_InitTick+0xe4>)
 8001c5a:	f043 0310 	orr.w	r3, r3, #16
 8001c5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c60:	4b30      	ldr	r3, [pc, #192]	@ (8001d24 <HAL_InitTick+0xe4>)
 8001c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c64:	f003 0310 	and.w	r3, r3, #16
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c6c:	f107 0210 	add.w	r2, r7, #16
 8001c70:	f107 0314 	add.w	r3, r7, #20
 8001c74:	4611      	mov	r1, r2
 8001c76:	4618      	mov	r0, r3
 8001c78:	f001 f98a 	bl	8002f90 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c7c:	6a3b      	ldr	r3, [r7, #32]
 8001c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d103      	bne.n	8001c8e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c86:	f001 f95b 	bl	8002f40 <HAL_RCC_GetPCLK1Freq>
 8001c8a:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c8c:	e004      	b.n	8001c98 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c8e:	f001 f957 	bl	8002f40 <HAL_RCC_GetPCLK1Freq>
 8001c92:	4603      	mov	r3, r0
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c9a:	4a23      	ldr	r2, [pc, #140]	@ (8001d28 <HAL_InitTick+0xe8>)
 8001c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca0:	0c9b      	lsrs	r3, r3, #18
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001ca6:	4b21      	ldr	r3, [pc, #132]	@ (8001d2c <HAL_InitTick+0xec>)
 8001ca8:	4a21      	ldr	r2, [pc, #132]	@ (8001d30 <HAL_InitTick+0xf0>)
 8001caa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001cac:	4b1f      	ldr	r3, [pc, #124]	@ (8001d2c <HAL_InitTick+0xec>)
 8001cae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001cb2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8001d2c <HAL_InitTick+0xec>)
 8001cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001cba:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <HAL_InitTick+0xec>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d2c <HAL_InitTick+0xec>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc6:	4b19      	ldr	r3, [pc, #100]	@ (8001d2c <HAL_InitTick+0xec>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001ccc:	4817      	ldr	r0, [pc, #92]	@ (8001d2c <HAL_InitTick+0xec>)
 8001cce:	f001 fc3b 	bl	8003548 <HAL_TIM_Base_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001cd8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d11b      	bne.n	8001d18 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001ce0:	4812      	ldr	r0, [pc, #72]	@ (8001d2c <HAL_InitTick+0xec>)
 8001ce2:	f001 fc81 	bl	80035e8 <HAL_TIM_Base_Start_IT>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001cec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d111      	bne.n	8001d18 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cf4:	2036      	movs	r0, #54	@ 0x36
 8001cf6:	f000 fa13 	bl	8002120 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	2b0f      	cmp	r3, #15
 8001cfe:	d808      	bhi.n	8001d12 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001d00:	2200      	movs	r2, #0
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	2036      	movs	r0, #54	@ 0x36
 8001d06:	f000 f9ef 	bl	80020e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <HAL_InitTick+0xf4>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6013      	str	r3, [r2, #0]
 8001d10:	e002      	b.n	8001d18 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001d18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3738      	adds	r7, #56	@ 0x38
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40023800 	.word	0x40023800
 8001d28:	431bde83 	.word	0x431bde83
 8001d2c:	200001ec 	.word	0x200001ec
 8001d30:	40001000 	.word	0x40001000
 8001d34:	20000008 	.word	0x20000008

08001d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <NMI_Handler+0x4>

08001d40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <HardFault_Handler+0x4>

08001d48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <MemManage_Handler+0x4>

08001d50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <BusFault_Handler+0x4>

08001d58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d5c:	bf00      	nop
 8001d5e:	e7fd      	b.n	8001d5c <UsageFault_Handler+0x4>

08001d60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001d72:	2001      	movs	r0, #1
 8001d74:	f000 fc5c 	bl	8002630 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(IR1_SENSOR_Pin);
 8001d80:	2002      	movs	r0, #2
 8001d82:	f000 fc55 	bl	8002630 <HAL_GPIO_EXTI_IRQHandler>
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d90:	4802      	ldr	r0, [pc, #8]	@ (8001d9c <TIM2_IRQHandler+0x10>)
 8001d92:	f001 fc99 	bl	80036c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000148 	.word	0x20000148

08001da0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001da4:	4802      	ldr	r0, [pc, #8]	@ (8001db0 <USART2_IRQHandler+0x10>)
 8001da6:	f002 f88f 	bl	8003ec8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000190 	.word	0x20000190

08001db4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001db8:	4802      	ldr	r0, [pc, #8]	@ (8001dc4 <TIM6_DAC_IRQHandler+0x10>)
 8001dba:	f001 fc85 	bl	80036c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200001ec 	.word	0x200001ec

08001dc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dd0:	4a14      	ldr	r2, [pc, #80]	@ (8001e24 <_sbrk+0x5c>)
 8001dd2:	4b15      	ldr	r3, [pc, #84]	@ (8001e28 <_sbrk+0x60>)
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ddc:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <_sbrk+0x64>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d102      	bne.n	8001dea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001de4:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <_sbrk+0x64>)
 8001de6:	4a12      	ldr	r2, [pc, #72]	@ (8001e30 <_sbrk+0x68>)
 8001de8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dea:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <_sbrk+0x64>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d207      	bcs.n	8001e08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df8:	f006 fba6 	bl	8008548 <__errno>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	220c      	movs	r2, #12
 8001e00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	e009      	b.n	8001e1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e08:	4b08      	ldr	r3, [pc, #32]	@ (8001e2c <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e0e:	4b07      	ldr	r3, [pc, #28]	@ (8001e2c <_sbrk+0x64>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	4a05      	ldr	r2, [pc, #20]	@ (8001e2c <_sbrk+0x64>)
 8001e18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3718      	adds	r7, #24
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20020000 	.word	0x20020000
 8001e28:	00000400 	.word	0x00000400
 8001e2c:	20000234 	.word	0x20000234
 8001e30:	20004d70 	.word	0x20004d70

08001e34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e38:	4b06      	ldr	r3, [pc, #24]	@ (8001e54 <SystemInit+0x20>)
 8001e3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e3e:	4a05      	ldr	r2, [pc, #20]	@ (8001e54 <SystemInit+0x20>)
 8001e40:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e44:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e48:	bf00      	nop
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e90 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e5c:	f7ff ffea 	bl	8001e34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e60:	480c      	ldr	r0, [pc, #48]	@ (8001e94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e62:	490d      	ldr	r1, [pc, #52]	@ (8001e98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e64:	4a0d      	ldr	r2, [pc, #52]	@ (8001e9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e68:	e002      	b.n	8001e70 <LoopCopyDataInit>

08001e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e6e:	3304      	adds	r3, #4

08001e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e74:	d3f9      	bcc.n	8001e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e76:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e78:	4c0a      	ldr	r4, [pc, #40]	@ (8001ea4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e7c:	e001      	b.n	8001e82 <LoopFillZerobss>

08001e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e80:	3204      	adds	r2, #4

08001e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e84:	d3fb      	bcc.n	8001e7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e86:	f006 fb65 	bl	8008554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e8a:	f7ff fb8b 	bl	80015a4 <main>
  bx  lr    
 8001e8e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e98:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001e9c:	08008fe8 	.word	0x08008fe8
  ldr r2, =_sbss
 8001ea0:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ea4:	20004d6c 	.word	0x20004d6c

08001ea8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea8:	e7fe      	b.n	8001ea8 <ADC_IRQHandler>
	...

08001eac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8001eec <HAL_Init+0x40>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0d      	ldr	r2, [pc, #52]	@ (8001eec <HAL_Init+0x40>)
 8001eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <HAL_Init+0x40>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <HAL_Init+0x40>)
 8001ec2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ec6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec8:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <HAL_Init+0x40>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a07      	ldr	r2, [pc, #28]	@ (8001eec <HAL_Init+0x40>)
 8001ece:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed4:	2003      	movs	r0, #3
 8001ed6:	f000 f8fc 	bl	80020d2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eda:	200f      	movs	r0, #15
 8001edc:	f7ff feb0 	bl	8001c40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ee0:	f7ff fdc4 	bl	8001a6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40023c00 	.word	0x40023c00

08001ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <HAL_IncTick+0x20>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_IncTick+0x24>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4413      	add	r3, r2
 8001f00:	4a04      	ldr	r2, [pc, #16]	@ (8001f14 <HAL_IncTick+0x24>)
 8001f02:	6013      	str	r3, [r2, #0]
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	2000000c 	.word	0x2000000c
 8001f14:	20000238 	.word	0x20000238

08001f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f1c:	4b03      	ldr	r3, [pc, #12]	@ (8001f2c <HAL_GetTick+0x14>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	20000238 	.word	0x20000238

08001f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f38:	f7ff ffee 	bl	8001f18 <HAL_GetTick>
 8001f3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f48:	d005      	beq.n	8001f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <HAL_Delay+0x44>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4413      	add	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f56:	bf00      	nop
 8001f58:	f7ff ffde 	bl	8001f18 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d8f7      	bhi.n	8001f58 <HAL_Delay+0x28>
  {
  }
}
 8001f68:	bf00      	nop
 8001f6a:	bf00      	nop
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	2000000c 	.word	0x2000000c

08001f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <__NVIC_SetPriorityGrouping+0x44>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f94:	4013      	ands	r3, r2
 8001f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fa0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001faa:	4a04      	ldr	r2, [pc, #16]	@ (8001fbc <__NVIC_SetPriorityGrouping+0x44>)
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	60d3      	str	r3, [r2, #12]
}
 8001fb0:	bf00      	nop
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	e000ed00 	.word	0xe000ed00

08001fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fc4:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	0a1b      	lsrs	r3, r3, #8
 8001fca:	f003 0307 	and.w	r3, r3, #7
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	db0b      	blt.n	8002006 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	f003 021f 	and.w	r2, r3, #31
 8001ff4:	4907      	ldr	r1, [pc, #28]	@ (8002014 <__NVIC_EnableIRQ+0x38>)
 8001ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffa:	095b      	lsrs	r3, r3, #5
 8001ffc:	2001      	movs	r0, #1
 8001ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8002002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002006:	bf00      	nop
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr
 8002012:	bf00      	nop
 8002014:	e000e100 	.word	0xe000e100

08002018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	4603      	mov	r3, r0
 8002020:	6039      	str	r1, [r7, #0]
 8002022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002028:	2b00      	cmp	r3, #0
 800202a:	db0a      	blt.n	8002042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	b2da      	uxtb	r2, r3
 8002030:	490c      	ldr	r1, [pc, #48]	@ (8002064 <__NVIC_SetPriority+0x4c>)
 8002032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002036:	0112      	lsls	r2, r2, #4
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	440b      	add	r3, r1
 800203c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002040:	e00a      	b.n	8002058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	b2da      	uxtb	r2, r3
 8002046:	4908      	ldr	r1, [pc, #32]	@ (8002068 <__NVIC_SetPriority+0x50>)
 8002048:	79fb      	ldrb	r3, [r7, #7]
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	3b04      	subs	r3, #4
 8002050:	0112      	lsls	r2, r2, #4
 8002052:	b2d2      	uxtb	r2, r2
 8002054:	440b      	add	r3, r1
 8002056:	761a      	strb	r2, [r3, #24]
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000e100 	.word	0xe000e100
 8002068:	e000ed00 	.word	0xe000ed00

0800206c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800206c:	b480      	push	{r7}
 800206e:	b089      	sub	sp, #36	@ 0x24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f003 0307 	and.w	r3, r3, #7
 800207e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	f1c3 0307 	rsb	r3, r3, #7
 8002086:	2b04      	cmp	r3, #4
 8002088:	bf28      	it	cs
 800208a:	2304      	movcs	r3, #4
 800208c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	3304      	adds	r3, #4
 8002092:	2b06      	cmp	r3, #6
 8002094:	d902      	bls.n	800209c <NVIC_EncodePriority+0x30>
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	3b03      	subs	r3, #3
 800209a:	e000      	b.n	800209e <NVIC_EncodePriority+0x32>
 800209c:	2300      	movs	r3, #0
 800209e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020a0:	f04f 32ff 	mov.w	r2, #4294967295
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	fa02 f303 	lsl.w	r3, r2, r3
 80020aa:	43da      	mvns	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	401a      	ands	r2, r3
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020b4:	f04f 31ff 	mov.w	r1, #4294967295
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	fa01 f303 	lsl.w	r3, r1, r3
 80020be:	43d9      	mvns	r1, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c4:	4313      	orrs	r3, r2
         );
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3724      	adds	r7, #36	@ 0x24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b082      	sub	sp, #8
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff ff4c 	bl	8001f78 <__NVIC_SetPriorityGrouping>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020fa:	f7ff ff61 	bl	8001fc0 <__NVIC_GetPriorityGrouping>
 80020fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	68b9      	ldr	r1, [r7, #8]
 8002104:	6978      	ldr	r0, [r7, #20]
 8002106:	f7ff ffb1 	bl	800206c <NVIC_EncodePriority>
 800210a:	4602      	mov	r2, r0
 800210c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002110:	4611      	mov	r1, r2
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff ff80 	bl	8002018 <__NVIC_SetPriority>
}
 8002118:	bf00      	nop
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff ff54 	bl	8001fdc <__NVIC_EnableIRQ>
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002148:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800214a:	f7ff fee5 	bl	8001f18 <HAL_GetTick>
 800214e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002156:	b2db      	uxtb	r3, r3
 8002158:	2b02      	cmp	r3, #2
 800215a:	d008      	beq.n	800216e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2280      	movs	r2, #128	@ 0x80
 8002160:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e052      	b.n	8002214 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 0216 	bic.w	r2, r2, #22
 800217c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	695a      	ldr	r2, [r3, #20]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800218c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002192:	2b00      	cmp	r3, #0
 8002194:	d103      	bne.n	800219e <HAL_DMA_Abort+0x62>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800219a:	2b00      	cmp	r3, #0
 800219c:	d007      	beq.n	80021ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f022 0208 	bic.w	r2, r2, #8
 80021ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f022 0201 	bic.w	r2, r2, #1
 80021bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021be:	e013      	b.n	80021e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021c0:	f7ff feaa 	bl	8001f18 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d90c      	bls.n	80021e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2220      	movs	r2, #32
 80021d2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2203      	movs	r2, #3
 80021d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e015      	b.n	8002214 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d1e4      	bne.n	80021c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021fa:	223f      	movs	r2, #63	@ 0x3f
 80021fc:	409a      	lsls	r2, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002212:	2300      	movs	r3, #0
}
 8002214:	4618      	mov	r0, r3
 8002216:	3710      	adds	r7, #16
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d004      	beq.n	800223a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2280      	movs	r2, #128	@ 0x80
 8002234:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e00c      	b.n	8002254 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2205      	movs	r2, #5
 800223e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f022 0201 	bic.w	r2, r2, #1
 8002250:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002260:	b480      	push	{r7}
 8002262:	b089      	sub	sp, #36	@ 0x24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800226a:	2300      	movs	r3, #0
 800226c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
 800227a:	e16b      	b.n	8002554 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800227c:	2201      	movs	r2, #1
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	4013      	ands	r3, r2
 800228e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	429a      	cmp	r2, r3
 8002296:	f040 815a 	bne.w	800254e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d005      	beq.n	80022b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d130      	bne.n	8002314 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	2203      	movs	r2, #3
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43db      	mvns	r3, r3
 80022c4:	69ba      	ldr	r2, [r7, #24]
 80022c6:	4013      	ands	r3, r2
 80022c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	005b      	lsls	r3, r3, #1
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	69ba      	ldr	r2, [r7, #24]
 80022e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022e8:	2201      	movs	r2, #1
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	091b      	lsrs	r3, r3, #4
 80022fe:	f003 0201 	and.w	r2, r3, #1
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	4313      	orrs	r3, r2
 800230c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f003 0303 	and.w	r3, r3, #3
 800231c:	2b03      	cmp	r3, #3
 800231e:	d017      	beq.n	8002350 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	2203      	movs	r2, #3
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	2b02      	cmp	r3, #2
 800235a:	d123      	bne.n	80023a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	08da      	lsrs	r2, r3, #3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3208      	adds	r2, #8
 8002364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	f003 0307 	and.w	r3, r3, #7
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	220f      	movs	r2, #15
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	43db      	mvns	r3, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4013      	ands	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	691a      	ldr	r2, [r3, #16]
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4313      	orrs	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	08da      	lsrs	r2, r3, #3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	3208      	adds	r2, #8
 800239e:	69b9      	ldr	r1, [r7, #24]
 80023a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	2203      	movs	r2, #3
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	4013      	ands	r3, r2
 80023ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f003 0203 	and.w	r2, r3, #3
 80023c4:	69fb      	ldr	r3, [r7, #28]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	f000 80b4 	beq.w	800254e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	4b60      	ldr	r3, [pc, #384]	@ (800256c <HAL_GPIO_Init+0x30c>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ee:	4a5f      	ldr	r2, [pc, #380]	@ (800256c <HAL_GPIO_Init+0x30c>)
 80023f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023f6:	4b5d      	ldr	r3, [pc, #372]	@ (800256c <HAL_GPIO_Init+0x30c>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002402:	4a5b      	ldr	r2, [pc, #364]	@ (8002570 <HAL_GPIO_Init+0x310>)
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	089b      	lsrs	r3, r3, #2
 8002408:	3302      	adds	r3, #2
 800240a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800240e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f003 0303 	and.w	r3, r3, #3
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	220f      	movs	r2, #15
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a52      	ldr	r2, [pc, #328]	@ (8002574 <HAL_GPIO_Init+0x314>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d02b      	beq.n	8002486 <HAL_GPIO_Init+0x226>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a51      	ldr	r2, [pc, #324]	@ (8002578 <HAL_GPIO_Init+0x318>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d025      	beq.n	8002482 <HAL_GPIO_Init+0x222>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a50      	ldr	r2, [pc, #320]	@ (800257c <HAL_GPIO_Init+0x31c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d01f      	beq.n	800247e <HAL_GPIO_Init+0x21e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a4f      	ldr	r2, [pc, #316]	@ (8002580 <HAL_GPIO_Init+0x320>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d019      	beq.n	800247a <HAL_GPIO_Init+0x21a>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4a4e      	ldr	r2, [pc, #312]	@ (8002584 <HAL_GPIO_Init+0x324>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d013      	beq.n	8002476 <HAL_GPIO_Init+0x216>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4a4d      	ldr	r2, [pc, #308]	@ (8002588 <HAL_GPIO_Init+0x328>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d00d      	beq.n	8002472 <HAL_GPIO_Init+0x212>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4a4c      	ldr	r2, [pc, #304]	@ (800258c <HAL_GPIO_Init+0x32c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d007      	beq.n	800246e <HAL_GPIO_Init+0x20e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a4b      	ldr	r2, [pc, #300]	@ (8002590 <HAL_GPIO_Init+0x330>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d101      	bne.n	800246a <HAL_GPIO_Init+0x20a>
 8002466:	2307      	movs	r3, #7
 8002468:	e00e      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800246a:	2308      	movs	r3, #8
 800246c:	e00c      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800246e:	2306      	movs	r3, #6
 8002470:	e00a      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002472:	2305      	movs	r3, #5
 8002474:	e008      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002476:	2304      	movs	r3, #4
 8002478:	e006      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800247a:	2303      	movs	r3, #3
 800247c:	e004      	b.n	8002488 <HAL_GPIO_Init+0x228>
 800247e:	2302      	movs	r3, #2
 8002480:	e002      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <HAL_GPIO_Init+0x228>
 8002486:	2300      	movs	r3, #0
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	f002 0203 	and.w	r2, r2, #3
 800248e:	0092      	lsls	r2, r2, #2
 8002490:	4093      	lsls	r3, r2
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002498:	4935      	ldr	r1, [pc, #212]	@ (8002570 <HAL_GPIO_Init+0x310>)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ca:	4a32      	ldr	r2, [pc, #200]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d0:	4b30      	ldr	r3, [pc, #192]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f4:	4a27      	ldr	r2, [pc, #156]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024fa:	4b26      	ldr	r3, [pc, #152]	@ (8002594 <HAL_GPIO_Init+0x334>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800251e:	4a1d      	ldr	r2, [pc, #116]	@ (8002594 <HAL_GPIO_Init+0x334>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002524:	4b1b      	ldr	r3, [pc, #108]	@ (8002594 <HAL_GPIO_Init+0x334>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002548:	4a12      	ldr	r2, [pc, #72]	@ (8002594 <HAL_GPIO_Init+0x334>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3301      	adds	r3, #1
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b0f      	cmp	r3, #15
 8002558:	f67f ae90 	bls.w	800227c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3724      	adds	r7, #36	@ 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40013800 	.word	0x40013800
 8002574:	40020000 	.word	0x40020000
 8002578:	40020400 	.word	0x40020400
 800257c:	40020800 	.word	0x40020800
 8002580:	40020c00 	.word	0x40020c00
 8002584:	40021000 	.word	0x40021000
 8002588:	40021400 	.word	0x40021400
 800258c:	40021800 	.word	0x40021800
 8002590:	40021c00 	.word	0x40021c00
 8002594:	40013c00 	.word	0x40013c00

08002598 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	691a      	ldr	r2, [r3, #16]
 80025a8:	887b      	ldrh	r3, [r7, #2]
 80025aa:	4013      	ands	r3, r2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d002      	beq.n	80025b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025b0:	2301      	movs	r3, #1
 80025b2:	73fb      	strb	r3, [r7, #15]
 80025b4:	e001      	b.n	80025ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025b6:	2300      	movs	r3, #0
 80025b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	460b      	mov	r3, r1
 80025d2:	807b      	strh	r3, [r7, #2]
 80025d4:	4613      	mov	r3, r2
 80025d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025d8:	787b      	ldrb	r3, [r7, #1]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025de:	887a      	ldrh	r2, [r7, #2]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025e4:	e003      	b.n	80025ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025e6:	887b      	ldrh	r3, [r7, #2]
 80025e8:	041a      	lsls	r2, r3, #16
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	619a      	str	r2, [r3, #24]
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr

080025fa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b085      	sub	sp, #20
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	460b      	mov	r3, r1
 8002604:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800260c:	887a      	ldrh	r2, [r7, #2]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	4013      	ands	r3, r2
 8002612:	041a      	lsls	r2, r3, #16
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	43d9      	mvns	r1, r3
 8002618:	887b      	ldrh	r3, [r7, #2]
 800261a:	400b      	ands	r3, r1
 800261c:	431a      	orrs	r2, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	619a      	str	r2, [r3, #24]
}
 8002622:	bf00      	nop
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
	...

08002630 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800263a:	4b08      	ldr	r3, [pc, #32]	@ (800265c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800263c:	695a      	ldr	r2, [r3, #20]
 800263e:	88fb      	ldrh	r3, [r7, #6]
 8002640:	4013      	ands	r3, r2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d006      	beq.n	8002654 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002646:	4a05      	ldr	r2, [pc, #20]	@ (800265c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe ff22 	bl	8001498 <HAL_GPIO_EXTI_Callback>
  }
}
 8002654:	bf00      	nop
 8002656:	3708      	adds	r7, #8
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}
 800265c:	40013c00 	.word	0x40013c00

08002660 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e267      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0301 	and.w	r3, r3, #1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d075      	beq.n	800276a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800267e:	4b88      	ldr	r3, [pc, #544]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f003 030c 	and.w	r3, r3, #12
 8002686:	2b04      	cmp	r3, #4
 8002688:	d00c      	beq.n	80026a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800268a:	4b85      	ldr	r3, [pc, #532]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002692:	2b08      	cmp	r3, #8
 8002694:	d112      	bne.n	80026bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002696:	4b82      	ldr	r3, [pc, #520]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800269e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026a2:	d10b      	bne.n	80026bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026a4:	4b7e      	ldr	r3, [pc, #504]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d05b      	beq.n	8002768 <HAL_RCC_OscConfig+0x108>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d157      	bne.n	8002768 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e242      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026c4:	d106      	bne.n	80026d4 <HAL_RCC_OscConfig+0x74>
 80026c6:	4b76      	ldr	r3, [pc, #472]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a75      	ldr	r2, [pc, #468]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026d0:	6013      	str	r3, [r2, #0]
 80026d2:	e01d      	b.n	8002710 <HAL_RCC_OscConfig+0xb0>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026dc:	d10c      	bne.n	80026f8 <HAL_RCC_OscConfig+0x98>
 80026de:	4b70      	ldr	r3, [pc, #448]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a6f      	ldr	r2, [pc, #444]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026e8:	6013      	str	r3, [r2, #0]
 80026ea:	4b6d      	ldr	r3, [pc, #436]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a6c      	ldr	r2, [pc, #432]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f4:	6013      	str	r3, [r2, #0]
 80026f6:	e00b      	b.n	8002710 <HAL_RCC_OscConfig+0xb0>
 80026f8:	4b69      	ldr	r3, [pc, #420]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a68      	ldr	r2, [pc, #416]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80026fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002702:	6013      	str	r3, [r2, #0]
 8002704:	4b66      	ldr	r3, [pc, #408]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a65      	ldr	r2, [pc, #404]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 800270a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800270e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d013      	beq.n	8002740 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002718:	f7ff fbfe 	bl	8001f18 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002720:	f7ff fbfa 	bl	8001f18 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b64      	cmp	r3, #100	@ 0x64
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e207      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002732:	4b5b      	ldr	r3, [pc, #364]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f0      	beq.n	8002720 <HAL_RCC_OscConfig+0xc0>
 800273e:	e014      	b.n	800276a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002740:	f7ff fbea 	bl	8001f18 <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002748:	f7ff fbe6 	bl	8001f18 <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b64      	cmp	r3, #100	@ 0x64
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e1f3      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800275a:	4b51      	ldr	r3, [pc, #324]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f0      	bne.n	8002748 <HAL_RCC_OscConfig+0xe8>
 8002766:	e000      	b.n	800276a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002768:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d063      	beq.n	800283e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002776:	4b4a      	ldr	r3, [pc, #296]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f003 030c 	and.w	r3, r3, #12
 800277e:	2b00      	cmp	r3, #0
 8002780:	d00b      	beq.n	800279a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002782:	4b47      	ldr	r3, [pc, #284]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800278a:	2b08      	cmp	r3, #8
 800278c:	d11c      	bne.n	80027c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800278e:	4b44      	ldr	r3, [pc, #272]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d116      	bne.n	80027c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800279a:	4b41      	ldr	r3, [pc, #260]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d005      	beq.n	80027b2 <HAL_RCC_OscConfig+0x152>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d001      	beq.n	80027b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e1c7      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027b2:	4b3b      	ldr	r3, [pc, #236]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	00db      	lsls	r3, r3, #3
 80027c0:	4937      	ldr	r1, [pc, #220]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027c6:	e03a      	b.n	800283e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d020      	beq.n	8002812 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027d0:	4b34      	ldr	r3, [pc, #208]	@ (80028a4 <HAL_RCC_OscConfig+0x244>)
 80027d2:	2201      	movs	r2, #1
 80027d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d6:	f7ff fb9f 	bl	8001f18 <HAL_GetTick>
 80027da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027dc:	e008      	b.n	80027f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027de:	f7ff fb9b 	bl	8001f18 <HAL_GetTick>
 80027e2:	4602      	mov	r2, r0
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d901      	bls.n	80027f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	e1a8      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027f0:	4b2b      	ldr	r3, [pc, #172]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0f0      	beq.n	80027de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027fc:	4b28      	ldr	r3, [pc, #160]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	00db      	lsls	r3, r3, #3
 800280a:	4925      	ldr	r1, [pc, #148]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 800280c:	4313      	orrs	r3, r2
 800280e:	600b      	str	r3, [r1, #0]
 8002810:	e015      	b.n	800283e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002812:	4b24      	ldr	r3, [pc, #144]	@ (80028a4 <HAL_RCC_OscConfig+0x244>)
 8002814:	2200      	movs	r2, #0
 8002816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002818:	f7ff fb7e 	bl	8001f18 <HAL_GetTick>
 800281c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800281e:	e008      	b.n	8002832 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002820:	f7ff fb7a 	bl	8001f18 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	2b02      	cmp	r3, #2
 800282c:	d901      	bls.n	8002832 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e187      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002832:	4b1b      	ldr	r3, [pc, #108]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d1f0      	bne.n	8002820 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0308 	and.w	r3, r3, #8
 8002846:	2b00      	cmp	r3, #0
 8002848:	d036      	beq.n	80028b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d016      	beq.n	8002880 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002852:	4b15      	ldr	r3, [pc, #84]	@ (80028a8 <HAL_RCC_OscConfig+0x248>)
 8002854:	2201      	movs	r2, #1
 8002856:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002858:	f7ff fb5e 	bl	8001f18 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002860:	f7ff fb5a 	bl	8001f18 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e167      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002872:	4b0b      	ldr	r3, [pc, #44]	@ (80028a0 <HAL_RCC_OscConfig+0x240>)
 8002874:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002876:	f003 0302 	and.w	r3, r3, #2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d0f0      	beq.n	8002860 <HAL_RCC_OscConfig+0x200>
 800287e:	e01b      	b.n	80028b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002880:	4b09      	ldr	r3, [pc, #36]	@ (80028a8 <HAL_RCC_OscConfig+0x248>)
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002886:	f7ff fb47 	bl	8001f18 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800288c:	e00e      	b.n	80028ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800288e:	f7ff fb43 	bl	8001f18 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d907      	bls.n	80028ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e150      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
 80028a0:	40023800 	.word	0x40023800
 80028a4:	42470000 	.word	0x42470000
 80028a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ac:	4b88      	ldr	r3, [pc, #544]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80028ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1ea      	bne.n	800288e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 8097 	beq.w	80029f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028c6:	2300      	movs	r3, #0
 80028c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ca:	4b81      	ldr	r3, [pc, #516]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d10f      	bne.n	80028f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	4b7d      	ldr	r3, [pc, #500]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	4a7c      	ldr	r2, [pc, #496]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80028e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028e6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028ee:	60bb      	str	r3, [r7, #8]
 80028f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028f2:	2301      	movs	r3, #1
 80028f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f6:	4b77      	ldr	r3, [pc, #476]	@ (8002ad4 <HAL_RCC_OscConfig+0x474>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d118      	bne.n	8002934 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002902:	4b74      	ldr	r3, [pc, #464]	@ (8002ad4 <HAL_RCC_OscConfig+0x474>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a73      	ldr	r2, [pc, #460]	@ (8002ad4 <HAL_RCC_OscConfig+0x474>)
 8002908:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800290c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290e:	f7ff fb03 	bl	8001f18 <HAL_GetTick>
 8002912:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002914:	e008      	b.n	8002928 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002916:	f7ff faff 	bl	8001f18 <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e10c      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002928:	4b6a      	ldr	r3, [pc, #424]	@ (8002ad4 <HAL_RCC_OscConfig+0x474>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002930:	2b00      	cmp	r3, #0
 8002932:	d0f0      	beq.n	8002916 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	2b01      	cmp	r3, #1
 800293a:	d106      	bne.n	800294a <HAL_RCC_OscConfig+0x2ea>
 800293c:	4b64      	ldr	r3, [pc, #400]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 800293e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002940:	4a63      	ldr	r2, [pc, #396]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002942:	f043 0301 	orr.w	r3, r3, #1
 8002946:	6713      	str	r3, [r2, #112]	@ 0x70
 8002948:	e01c      	b.n	8002984 <HAL_RCC_OscConfig+0x324>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	2b05      	cmp	r3, #5
 8002950:	d10c      	bne.n	800296c <HAL_RCC_OscConfig+0x30c>
 8002952:	4b5f      	ldr	r3, [pc, #380]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002956:	4a5e      	ldr	r2, [pc, #376]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002958:	f043 0304 	orr.w	r3, r3, #4
 800295c:	6713      	str	r3, [r2, #112]	@ 0x70
 800295e:	4b5c      	ldr	r3, [pc, #368]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002962:	4a5b      	ldr	r2, [pc, #364]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	6713      	str	r3, [r2, #112]	@ 0x70
 800296a:	e00b      	b.n	8002984 <HAL_RCC_OscConfig+0x324>
 800296c:	4b58      	ldr	r3, [pc, #352]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 800296e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002970:	4a57      	ldr	r2, [pc, #348]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002972:	f023 0301 	bic.w	r3, r3, #1
 8002976:	6713      	str	r3, [r2, #112]	@ 0x70
 8002978:	4b55      	ldr	r3, [pc, #340]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 800297a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800297c:	4a54      	ldr	r2, [pc, #336]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 800297e:	f023 0304 	bic.w	r3, r3, #4
 8002982:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d015      	beq.n	80029b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800298c:	f7ff fac4 	bl	8001f18 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002992:	e00a      	b.n	80029aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002994:	f7ff fac0 	bl	8001f18 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e0cb      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029aa:	4b49      	ldr	r3, [pc, #292]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80029ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029ae:	f003 0302 	and.w	r3, r3, #2
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0ee      	beq.n	8002994 <HAL_RCC_OscConfig+0x334>
 80029b6:	e014      	b.n	80029e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029b8:	f7ff faae 	bl	8001f18 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029be:	e00a      	b.n	80029d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c0:	f7ff faaa 	bl	8001f18 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e0b5      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d6:	4b3e      	ldr	r3, [pc, #248]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80029d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1ee      	bne.n	80029c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80029e2:	7dfb      	ldrb	r3, [r7, #23]
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d105      	bne.n	80029f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029e8:	4b39      	ldr	r3, [pc, #228]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	4a38      	ldr	r2, [pc, #224]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 80029ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	f000 80a1 	beq.w	8002b40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80029fe:	4b34      	ldr	r3, [pc, #208]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f003 030c 	and.w	r3, r3, #12
 8002a06:	2b08      	cmp	r3, #8
 8002a08:	d05c      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d141      	bne.n	8002a96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a12:	4b31      	ldr	r3, [pc, #196]	@ (8002ad8 <HAL_RCC_OscConfig+0x478>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a18:	f7ff fa7e 	bl	8001f18 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a20:	f7ff fa7a 	bl	8001f18 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e087      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a32:	4b27      	ldr	r3, [pc, #156]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1f0      	bne.n	8002a20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	69da      	ldr	r2, [r3, #28]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4c:	019b      	lsls	r3, r3, #6
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a54:	085b      	lsrs	r3, r3, #1
 8002a56:	3b01      	subs	r3, #1
 8002a58:	041b      	lsls	r3, r3, #16
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a60:	061b      	lsls	r3, r3, #24
 8002a62:	491b      	ldr	r1, [pc, #108]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002a64:	4313      	orrs	r3, r2
 8002a66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a68:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad8 <HAL_RCC_OscConfig+0x478>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6e:	f7ff fa53 	bl	8001f18 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a76:	f7ff fa4f 	bl	8001f18 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e05c      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a88:	4b11      	ldr	r3, [pc, #68]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d0f0      	beq.n	8002a76 <HAL_RCC_OscConfig+0x416>
 8002a94:	e054      	b.n	8002b40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a96:	4b10      	ldr	r3, [pc, #64]	@ (8002ad8 <HAL_RCC_OscConfig+0x478>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a9c:	f7ff fa3c 	bl	8001f18 <HAL_GetTick>
 8002aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aa2:	e008      	b.n	8002ab6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa4:	f7ff fa38 	bl	8001f18 <HAL_GetTick>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d901      	bls.n	8002ab6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ab2:	2303      	movs	r3, #3
 8002ab4:	e045      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ab6:	4b06      	ldr	r3, [pc, #24]	@ (8002ad0 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d1f0      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x444>
 8002ac2:	e03d      	b.n	8002b40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d107      	bne.n	8002adc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e038      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40007000 	.word	0x40007000
 8002ad8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b4c <HAL_RCC_OscConfig+0x4ec>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	699b      	ldr	r3, [r3, #24]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d028      	beq.n	8002b3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d121      	bne.n	8002b3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d11a      	bne.n	8002b3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b06:	68fa      	ldr	r2, [r7, #12]
 8002b08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	687a      	ldr	r2, [r7, #4]
 8002b10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d111      	bne.n	8002b3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b22:	085b      	lsrs	r3, r3, #1
 8002b24:	3b01      	subs	r3, #1
 8002b26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d107      	bne.n	8002b3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d001      	beq.n	8002b40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800

08002b50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b084      	sub	sp, #16
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0cc      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b64:	4b68      	ldr	r3, [pc, #416]	@ (8002d08 <HAL_RCC_ClockConfig+0x1b8>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	683a      	ldr	r2, [r7, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d90c      	bls.n	8002b8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b72:	4b65      	ldr	r3, [pc, #404]	@ (8002d08 <HAL_RCC_ClockConfig+0x1b8>)
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	b2d2      	uxtb	r2, r2
 8002b78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7a:	4b63      	ldr	r3, [pc, #396]	@ (8002d08 <HAL_RCC_ClockConfig+0x1b8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d001      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e0b8      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d020      	beq.n	8002bda <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0304 	and.w	r3, r3, #4
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d005      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ba4:	4b59      	ldr	r3, [pc, #356]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	4a58      	ldr	r2, [pc, #352]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002baa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002bae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0308 	and.w	r3, r3, #8
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d005      	beq.n	8002bc8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bbc:	4b53      	ldr	r3, [pc, #332]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	4a52      	ldr	r2, [pc, #328]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002bc2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002bc6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bc8:	4b50      	ldr	r3, [pc, #320]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	494d      	ldr	r1, [pc, #308]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d044      	beq.n	8002c70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d107      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bee:	4b47      	ldr	r3, [pc, #284]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d119      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e07f      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d003      	beq.n	8002c0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c0a:	2b03      	cmp	r3, #3
 8002c0c:	d107      	bne.n	8002c1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c0e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d109      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e06f      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1e:	4b3b      	ldr	r3, [pc, #236]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e067      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c2e:	4b37      	ldr	r3, [pc, #220]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f023 0203 	bic.w	r2, r3, #3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	4934      	ldr	r1, [pc, #208]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c40:	f7ff f96a 	bl	8001f18 <HAL_GetTick>
 8002c44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c46:	e00a      	b.n	8002c5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c48:	f7ff f966 	bl	8001f18 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e04f      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5e:	4b2b      	ldr	r3, [pc, #172]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 020c 	and.w	r2, r3, #12
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d1eb      	bne.n	8002c48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c70:	4b25      	ldr	r3, [pc, #148]	@ (8002d08 <HAL_RCC_ClockConfig+0x1b8>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	683a      	ldr	r2, [r7, #0]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d20c      	bcs.n	8002c98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7e:	4b22      	ldr	r3, [pc, #136]	@ (8002d08 <HAL_RCC_ClockConfig+0x1b8>)
 8002c80:	683a      	ldr	r2, [r7, #0]
 8002c82:	b2d2      	uxtb	r2, r2
 8002c84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c86:	4b20      	ldr	r3, [pc, #128]	@ (8002d08 <HAL_RCC_ClockConfig+0x1b8>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0307 	and.w	r3, r3, #7
 8002c8e:	683a      	ldr	r2, [r7, #0]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d001      	beq.n	8002c98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e032      	b.n	8002cfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0304 	and.w	r3, r3, #4
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d008      	beq.n	8002cb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ca4:	4b19      	ldr	r3, [pc, #100]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	4916      	ldr	r1, [pc, #88]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d009      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cc2:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	00db      	lsls	r3, r3, #3
 8002cd0:	490e      	ldr	r1, [pc, #56]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002cd6:	f000 f821 	bl	8002d1c <HAL_RCC_GetSysClockFreq>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d0c <HAL_RCC_ClockConfig+0x1bc>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	091b      	lsrs	r3, r3, #4
 8002ce2:	f003 030f 	and.w	r3, r3, #15
 8002ce6:	490a      	ldr	r1, [pc, #40]	@ (8002d10 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce8:	5ccb      	ldrb	r3, [r1, r3]
 8002cea:	fa22 f303 	lsr.w	r3, r2, r3
 8002cee:	4a09      	ldr	r2, [pc, #36]	@ (8002d14 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002cf2:	4b09      	ldr	r3, [pc, #36]	@ (8002d18 <HAL_RCC_ClockConfig+0x1c8>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe ffa2 	bl	8001c40 <HAL_InitTick>

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40023c00 	.word	0x40023c00
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	08008f8c 	.word	0x08008f8c
 8002d14:	20000004 	.word	0x20000004
 8002d18:	20000008 	.word	0x20000008

08002d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d20:	b094      	sub	sp, #80	@ 0x50
 8002d22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d34:	4b79      	ldr	r3, [pc, #484]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	f003 030c 	and.w	r3, r3, #12
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d00d      	beq.n	8002d5c <HAL_RCC_GetSysClockFreq+0x40>
 8002d40:	2b08      	cmp	r3, #8
 8002d42:	f200 80e1 	bhi.w	8002f08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <HAL_RCC_GetSysClockFreq+0x34>
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d003      	beq.n	8002d56 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d4e:	e0db      	b.n	8002f08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d50:	4b73      	ldr	r3, [pc, #460]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d54:	e0db      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d56:	4b73      	ldr	r3, [pc, #460]	@ (8002f24 <HAL_RCC_GetSysClockFreq+0x208>)
 8002d58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d5a:	e0d8      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d66:	4b6d      	ldr	r3, [pc, #436]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d063      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d72:	4b6a      	ldr	r3, [pc, #424]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	099b      	lsrs	r3, r3, #6
 8002d78:	2200      	movs	r2, #0
 8002d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d84:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d86:	2300      	movs	r3, #0
 8002d88:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d8e:	4622      	mov	r2, r4
 8002d90:	462b      	mov	r3, r5
 8002d92:	f04f 0000 	mov.w	r0, #0
 8002d96:	f04f 0100 	mov.w	r1, #0
 8002d9a:	0159      	lsls	r1, r3, #5
 8002d9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002da0:	0150      	lsls	r0, r2, #5
 8002da2:	4602      	mov	r2, r0
 8002da4:	460b      	mov	r3, r1
 8002da6:	4621      	mov	r1, r4
 8002da8:	1a51      	subs	r1, r2, r1
 8002daa:	6139      	str	r1, [r7, #16]
 8002dac:	4629      	mov	r1, r5
 8002dae:	eb63 0301 	sbc.w	r3, r3, r1
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	f04f 0200 	mov.w	r2, #0
 8002db8:	f04f 0300 	mov.w	r3, #0
 8002dbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002dc0:	4659      	mov	r1, fp
 8002dc2:	018b      	lsls	r3, r1, #6
 8002dc4:	4651      	mov	r1, sl
 8002dc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002dca:	4651      	mov	r1, sl
 8002dcc:	018a      	lsls	r2, r1, #6
 8002dce:	4651      	mov	r1, sl
 8002dd0:	ebb2 0801 	subs.w	r8, r2, r1
 8002dd4:	4659      	mov	r1, fp
 8002dd6:	eb63 0901 	sbc.w	r9, r3, r1
 8002dda:	f04f 0200 	mov.w	r2, #0
 8002dde:	f04f 0300 	mov.w	r3, #0
 8002de2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002de6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dee:	4690      	mov	r8, r2
 8002df0:	4699      	mov	r9, r3
 8002df2:	4623      	mov	r3, r4
 8002df4:	eb18 0303 	adds.w	r3, r8, r3
 8002df8:	60bb      	str	r3, [r7, #8]
 8002dfa:	462b      	mov	r3, r5
 8002dfc:	eb49 0303 	adc.w	r3, r9, r3
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	f04f 0300 	mov.w	r3, #0
 8002e0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002e0e:	4629      	mov	r1, r5
 8002e10:	024b      	lsls	r3, r1, #9
 8002e12:	4621      	mov	r1, r4
 8002e14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e18:	4621      	mov	r1, r4
 8002e1a:	024a      	lsls	r2, r1, #9
 8002e1c:	4610      	mov	r0, r2
 8002e1e:	4619      	mov	r1, r3
 8002e20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e22:	2200      	movs	r2, #0
 8002e24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002e26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002e28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002e2c:	f7fd fd26 	bl	800087c <__aeabi_uldivmod>
 8002e30:	4602      	mov	r2, r0
 8002e32:	460b      	mov	r3, r1
 8002e34:	4613      	mov	r3, r2
 8002e36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e38:	e058      	b.n	8002eec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e3a:	4b38      	ldr	r3, [pc, #224]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	099b      	lsrs	r3, r3, #6
 8002e40:	2200      	movs	r2, #0
 8002e42:	4618      	mov	r0, r3
 8002e44:	4611      	mov	r1, r2
 8002e46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e4a:	623b      	str	r3, [r7, #32]
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e54:	4642      	mov	r2, r8
 8002e56:	464b      	mov	r3, r9
 8002e58:	f04f 0000 	mov.w	r0, #0
 8002e5c:	f04f 0100 	mov.w	r1, #0
 8002e60:	0159      	lsls	r1, r3, #5
 8002e62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e66:	0150      	lsls	r0, r2, #5
 8002e68:	4602      	mov	r2, r0
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	4641      	mov	r1, r8
 8002e6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e72:	4649      	mov	r1, r9
 8002e74:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	f04f 0300 	mov.w	r3, #0
 8002e80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e8c:	ebb2 040a 	subs.w	r4, r2, sl
 8002e90:	eb63 050b 	sbc.w	r5, r3, fp
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	f04f 0300 	mov.w	r3, #0
 8002e9c:	00eb      	lsls	r3, r5, #3
 8002e9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ea2:	00e2      	lsls	r2, r4, #3
 8002ea4:	4614      	mov	r4, r2
 8002ea6:	461d      	mov	r5, r3
 8002ea8:	4643      	mov	r3, r8
 8002eaa:	18e3      	adds	r3, r4, r3
 8002eac:	603b      	str	r3, [r7, #0]
 8002eae:	464b      	mov	r3, r9
 8002eb0:	eb45 0303 	adc.w	r3, r5, r3
 8002eb4:	607b      	str	r3, [r7, #4]
 8002eb6:	f04f 0200 	mov.w	r2, #0
 8002eba:	f04f 0300 	mov.w	r3, #0
 8002ebe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ec2:	4629      	mov	r1, r5
 8002ec4:	028b      	lsls	r3, r1, #10
 8002ec6:	4621      	mov	r1, r4
 8002ec8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ecc:	4621      	mov	r1, r4
 8002ece:	028a      	lsls	r2, r1, #10
 8002ed0:	4610      	mov	r0, r2
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	61bb      	str	r3, [r7, #24]
 8002eda:	61fa      	str	r2, [r7, #28]
 8002edc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ee0:	f7fd fccc 	bl	800087c <__aeabi_uldivmod>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	4613      	mov	r3, r2
 8002eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002eec:	4b0b      	ldr	r3, [pc, #44]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0x200>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	0c1b      	lsrs	r3, r3, #16
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002efc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002efe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f06:	e002      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f08:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0x204>)
 8002f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002f0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3750      	adds	r7, #80	@ 0x50
 8002f14:	46bd      	mov	sp, r7
 8002f16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f1a:	bf00      	nop
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	00f42400 	.word	0x00f42400
 8002f24:	007a1200 	.word	0x007a1200

08002f28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f2c:	4b03      	ldr	r3, [pc, #12]	@ (8002f3c <HAL_RCC_GetHCLKFreq+0x14>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	20000004 	.word	0x20000004

08002f40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f44:	f7ff fff0 	bl	8002f28 <HAL_RCC_GetHCLKFreq>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	4b05      	ldr	r3, [pc, #20]	@ (8002f60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	0a9b      	lsrs	r3, r3, #10
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	4903      	ldr	r1, [pc, #12]	@ (8002f64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f56:	5ccb      	ldrb	r3, [r1, r3]
 8002f58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	40023800 	.word	0x40023800
 8002f64:	08008f9c 	.word	0x08008f9c

08002f68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f6c:	f7ff ffdc 	bl	8002f28 <HAL_RCC_GetHCLKFreq>
 8002f70:	4602      	mov	r2, r0
 8002f72:	4b05      	ldr	r3, [pc, #20]	@ (8002f88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	0b5b      	lsrs	r3, r3, #13
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	4903      	ldr	r1, [pc, #12]	@ (8002f8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f7e:	5ccb      	ldrb	r3, [r1, r3]
 8002f80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	08008f9c 	.word	0x08008f9c

08002f90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	220f      	movs	r2, #15
 8002f9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002fa0:	4b12      	ldr	r3, [pc, #72]	@ (8002fec <HAL_RCC_GetClockConfig+0x5c>)
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	f003 0203 	and.w	r2, r3, #3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002fac:	4b0f      	ldr	r3, [pc, #60]	@ (8002fec <HAL_RCC_GetClockConfig+0x5c>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fec <HAL_RCC_GetClockConfig+0x5c>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002fc4:	4b09      	ldr	r3, [pc, #36]	@ (8002fec <HAL_RCC_GetClockConfig+0x5c>)
 8002fc6:	689b      	ldr	r3, [r3, #8]
 8002fc8:	08db      	lsrs	r3, r3, #3
 8002fca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002fd2:	4b07      	ldr	r3, [pc, #28]	@ (8002ff0 <HAL_RCC_GetClockConfig+0x60>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0207 	and.w	r2, r3, #7
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	601a      	str	r2, [r3, #0]
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	40023c00 	.word	0x40023c00

08002ff4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e07b      	b.n	80030fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	2b00      	cmp	r3, #0
 800300c:	d108      	bne.n	8003020 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003016:	d009      	beq.n	800302c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2200      	movs	r2, #0
 800301c:	61da      	str	r2, [r3, #28]
 800301e:	e005      	b.n	800302c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d106      	bne.n	800304c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fe fd3c 	bl	8001ac4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2202      	movs	r2, #2
 8003050:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003062:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003074:	431a      	orrs	r2, r3
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800307e:	431a      	orrs	r2, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	431a      	orrs	r2, r3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800309c:	431a      	orrs	r2, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69db      	ldr	r3, [r3, #28]
 80030a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030a6:	431a      	orrs	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b0:	ea42 0103 	orr.w	r1, r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	430a      	orrs	r2, r1
 80030c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	0c1b      	lsrs	r3, r3, #16
 80030ca:	f003 0104 	and.w	r1, r3, #4
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	f003 0210 	and.w	r2, r3, #16
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	430a      	orrs	r2, r1
 80030dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	69da      	ldr	r2, [r3, #28]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80030fc:	2300      	movs	r3, #0
}
 80030fe:	4618      	mov	r0, r3
 8003100:	3708      	adds	r7, #8
 8003102:	46bd      	mov	sp, r7
 8003104:	bd80      	pop	{r7, pc}

08003106 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003106:	b580      	push	{r7, lr}
 8003108:	b088      	sub	sp, #32
 800310a:	af00      	add	r7, sp, #0
 800310c:	60f8      	str	r0, [r7, #12]
 800310e:	60b9      	str	r1, [r7, #8]
 8003110:	603b      	str	r3, [r7, #0]
 8003112:	4613      	mov	r3, r2
 8003114:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003116:	f7fe feff 	bl	8001f18 <HAL_GetTick>
 800311a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800311c:	88fb      	ldrh	r3, [r7, #6]
 800311e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b01      	cmp	r3, #1
 800312a:	d001      	beq.n	8003130 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800312c:	2302      	movs	r3, #2
 800312e:	e12a      	b.n	8003386 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d002      	beq.n	800313c <HAL_SPI_Transmit+0x36>
 8003136:	88fb      	ldrh	r3, [r7, #6]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e122      	b.n	8003386 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <HAL_SPI_Transmit+0x48>
 800314a:	2302      	movs	r3, #2
 800314c:	e11b      	b.n	8003386 <HAL_SPI_Transmit+0x280>
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2203      	movs	r2, #3
 800315a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	68ba      	ldr	r2, [r7, #8]
 8003168:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	88fa      	ldrh	r2, [r7, #6]
 800316e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	88fa      	ldrh	r2, [r7, #6]
 8003174:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2200      	movs	r2, #0
 800317a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2200      	movs	r2, #0
 8003180:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	2200      	movs	r2, #0
 8003186:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800319c:	d10f      	bne.n	80031be <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031c8:	2b40      	cmp	r3, #64	@ 0x40
 80031ca:	d007      	beq.n	80031dc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80031e4:	d152      	bne.n	800328c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d002      	beq.n	80031f4 <HAL_SPI_Transmit+0xee>
 80031ee:	8b7b      	ldrh	r3, [r7, #26]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d145      	bne.n	8003280 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f8:	881a      	ldrh	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003204:	1c9a      	adds	r2, r3, #2
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800320e:	b29b      	uxth	r3, r3
 8003210:	3b01      	subs	r3, #1
 8003212:	b29a      	uxth	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003218:	e032      	b.n	8003280 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b02      	cmp	r3, #2
 8003226:	d112      	bne.n	800324e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322c:	881a      	ldrh	r2, [r3, #0]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003238:	1c9a      	adds	r2, r3, #2
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800324c:	e018      	b.n	8003280 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800324e:	f7fe fe63 	bl	8001f18 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d803      	bhi.n	8003266 <HAL_SPI_Transmit+0x160>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003264:	d102      	bne.n	800326c <HAL_SPI_Transmit+0x166>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d109      	bne.n	8003280 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	2201      	movs	r2, #1
 8003270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e082      	b.n	8003386 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003284:	b29b      	uxth	r3, r3
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1c7      	bne.n	800321a <HAL_SPI_Transmit+0x114>
 800328a:	e053      	b.n	8003334 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <HAL_SPI_Transmit+0x194>
 8003294:	8b7b      	ldrh	r3, [r7, #26]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d147      	bne.n	800332a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	330c      	adds	r3, #12
 80032a4:	7812      	ldrb	r2, [r2, #0]
 80032a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ac:	1c5a      	adds	r2, r3, #1
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80032c0:	e033      	b.n	800332a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d113      	bne.n	80032f8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	330c      	adds	r3, #12
 80032da:	7812      	ldrb	r2, [r2, #0]
 80032dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e2:	1c5a      	adds	r2, r3, #1
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	3b01      	subs	r3, #1
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80032f6:	e018      	b.n	800332a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032f8:	f7fe fe0e 	bl	8001f18 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	683a      	ldr	r2, [r7, #0]
 8003304:	429a      	cmp	r2, r3
 8003306:	d803      	bhi.n	8003310 <HAL_SPI_Transmit+0x20a>
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330e:	d102      	bne.n	8003316 <HAL_SPI_Transmit+0x210>
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d109      	bne.n	800332a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2200      	movs	r2, #0
 8003322:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e02d      	b.n	8003386 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1c6      	bne.n	80032c2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	6839      	ldr	r1, [r7, #0]
 8003338:	68f8      	ldr	r0, [r7, #12]
 800333a:	f000 f8b1 	bl	80034a0 <SPI_EndRxTxTransaction>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d002      	beq.n	800334a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10a      	bne.n	8003368 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003352:	2300      	movs	r3, #0
 8003354:	617b      	str	r3, [r7, #20]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	617b      	str	r3, [r7, #20]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2201      	movs	r2, #1
 800336c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003384:	2300      	movs	r3, #0
  }
}
 8003386:	4618      	mov	r0, r3
 8003388:	3720      	adds	r7, #32
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
	...

08003390 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	4613      	mov	r3, r2
 800339e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80033a0:	f7fe fdba 	bl	8001f18 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	683a      	ldr	r2, [r7, #0]
 80033ac:	4413      	add	r3, r2
 80033ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80033b0:	f7fe fdb2 	bl	8001f18 <HAL_GetTick>
 80033b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80033b6:	4b39      	ldr	r3, [pc, #228]	@ (800349c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	015b      	lsls	r3, r3, #5
 80033bc:	0d1b      	lsrs	r3, r3, #20
 80033be:	69fa      	ldr	r2, [r7, #28]
 80033c0:	fb02 f303 	mul.w	r3, r2, r3
 80033c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80033c6:	e055      	b.n	8003474 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ce:	d051      	beq.n	8003474 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033d0:	f7fe fda2 	bl	8001f18 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	69fa      	ldr	r2, [r7, #28]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d902      	bls.n	80033e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d13d      	bne.n	8003462 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	685a      	ldr	r2, [r3, #4]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80033f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033fe:	d111      	bne.n	8003424 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003408:	d004      	beq.n	8003414 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003412:	d107      	bne.n	8003424 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003422:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800342c:	d10f      	bne.n	800344e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800343c:	601a      	str	r2, [r3, #0]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800344c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2201      	movs	r2, #1
 8003452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e018      	b.n	8003494 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d102      	bne.n	800346e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003468:	2300      	movs	r3, #0
 800346a:	61fb      	str	r3, [r7, #28]
 800346c:	e002      	b.n	8003474 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	3b01      	subs	r3, #1
 8003472:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	689a      	ldr	r2, [r3, #8]
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	4013      	ands	r3, r2
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	429a      	cmp	r2, r3
 8003482:	bf0c      	ite	eq
 8003484:	2301      	moveq	r3, #1
 8003486:	2300      	movne	r3, #0
 8003488:	b2db      	uxtb	r3, r3
 800348a:	461a      	mov	r2, r3
 800348c:	79fb      	ldrb	r3, [r7, #7]
 800348e:	429a      	cmp	r2, r3
 8003490:	d19a      	bne.n	80033c8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3720      	adds	r7, #32
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20000004 	.word	0x20000004

080034a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b088      	sub	sp, #32
 80034a4:	af02      	add	r7, sp, #8
 80034a6:	60f8      	str	r0, [r7, #12]
 80034a8:	60b9      	str	r1, [r7, #8]
 80034aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	2201      	movs	r2, #1
 80034b4:	2102      	movs	r1, #2
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f7ff ff6a 	bl	8003390 <SPI_WaitFlagStateUntilTimeout>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d007      	beq.n	80034d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034c6:	f043 0220 	orr.w	r2, r3, #32
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e032      	b.n	8003538 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80034d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003540 <SPI_EndRxTxTransaction+0xa0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a1b      	ldr	r2, [pc, #108]	@ (8003544 <SPI_EndRxTxTransaction+0xa4>)
 80034d8:	fba2 2303 	umull	r2, r3, r2, r3
 80034dc:	0d5b      	lsrs	r3, r3, #21
 80034de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80034e2:	fb02 f303 	mul.w	r3, r2, r3
 80034e6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034f0:	d112      	bne.n	8003518 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	2200      	movs	r2, #0
 80034fa:	2180      	movs	r1, #128	@ 0x80
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	f7ff ff47 	bl	8003390 <SPI_WaitFlagStateUntilTimeout>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d016      	beq.n	8003536 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350c:	f043 0220 	orr.w	r2, r3, #32
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e00f      	b.n	8003538 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3b01      	subs	r3, #1
 8003522:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352e:	2b80      	cmp	r3, #128	@ 0x80
 8003530:	d0f2      	beq.n	8003518 <SPI_EndRxTxTransaction+0x78>
 8003532:	e000      	b.n	8003536 <SPI_EndRxTxTransaction+0x96>
        break;
 8003534:	bf00      	nop
  }

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	20000004 	.word	0x20000004
 8003544:	165e9f81 	.word	0x165e9f81

08003548 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b082      	sub	sp, #8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d101      	bne.n	800355a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e041      	b.n	80035de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d106      	bne.n	8003574 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f7fe faf0 	bl	8001b54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3304      	adds	r3, #4
 8003584:	4619      	mov	r1, r3
 8003586:	4610      	mov	r0, r2
 8003588:	f000 fa7e 	bl	8003a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
	...

080035e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d001      	beq.n	8003600 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e04e      	b.n	800369e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68da      	ldr	r2, [r3, #12]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f042 0201 	orr.w	r2, r2, #1
 8003616:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a23      	ldr	r2, [pc, #140]	@ (80036ac <HAL_TIM_Base_Start_IT+0xc4>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d022      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800362a:	d01d      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a1f      	ldr	r2, [pc, #124]	@ (80036b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d018      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a1e      	ldr	r2, [pc, #120]	@ (80036b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d013      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a1c      	ldr	r2, [pc, #112]	@ (80036b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d00e      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a1b      	ldr	r2, [pc, #108]	@ (80036bc <HAL_TIM_Base_Start_IT+0xd4>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d009      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a19      	ldr	r2, [pc, #100]	@ (80036c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d004      	beq.n	8003668 <HAL_TIM_Base_Start_IT+0x80>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a18      	ldr	r2, [pc, #96]	@ (80036c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d111      	bne.n	800368c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 0307 	and.w	r3, r3, #7
 8003672:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2b06      	cmp	r3, #6
 8003678:	d010      	beq.n	800369c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f042 0201 	orr.w	r2, r2, #1
 8003688:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800368a:	e007      	b.n	800369c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f042 0201 	orr.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3714      	adds	r7, #20
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40010000 	.word	0x40010000
 80036b0:	40000400 	.word	0x40000400
 80036b4:	40000800 	.word	0x40000800
 80036b8:	40000c00 	.word	0x40000c00
 80036bc:	40010400 	.word	0x40010400
 80036c0:	40014000 	.word	0x40014000
 80036c4:	40001800 	.word	0x40001800

080036c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d020      	beq.n	800372c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d01b      	beq.n	800372c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f06f 0202 	mvn.w	r2, #2
 80036fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f003 0303 	and.w	r3, r3, #3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f999 	bl	8003a4a <HAL_TIM_IC_CaptureCallback>
 8003718:	e005      	b.n	8003726 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f98b 	bl	8003a36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f99c 	bl	8003a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f003 0304 	and.w	r3, r3, #4
 8003732:	2b00      	cmp	r3, #0
 8003734:	d020      	beq.n	8003778 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d01b      	beq.n	8003778 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f06f 0204 	mvn.w	r2, #4
 8003748:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2202      	movs	r2, #2
 800374e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f973 	bl	8003a4a <HAL_TIM_IC_CaptureCallback>
 8003764:	e005      	b.n	8003772 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f965 	bl	8003a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 f976 	bl	8003a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f003 0308 	and.w	r3, r3, #8
 800377e:	2b00      	cmp	r3, #0
 8003780:	d020      	beq.n	80037c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f003 0308 	and.w	r3, r3, #8
 8003788:	2b00      	cmp	r3, #0
 800378a:	d01b      	beq.n	80037c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f06f 0208 	mvn.w	r2, #8
 8003794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2204      	movs	r2, #4
 800379a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d003      	beq.n	80037b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 f94d 	bl	8003a4a <HAL_TIM_IC_CaptureCallback>
 80037b0:	e005      	b.n	80037be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f93f 	bl	8003a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f000 f950 	bl	8003a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2200      	movs	r2, #0
 80037c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	f003 0310 	and.w	r3, r3, #16
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d020      	beq.n	8003810 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f003 0310 	and.w	r3, r3, #16
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d01b      	beq.n	8003810 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f06f 0210 	mvn.w	r2, #16
 80037e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2208      	movs	r2, #8
 80037e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f000 f927 	bl	8003a4a <HAL_TIM_IC_CaptureCallback>
 80037fc:	e005      	b.n	800380a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f919 	bl	8003a36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f000 f92a 	bl	8003a5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00c      	beq.n	8003834 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d007      	beq.n	8003834 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f06f 0201 	mvn.w	r2, #1
 800382c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fe f8fe 	bl	8001a30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00c      	beq.n	8003858 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003844:	2b00      	cmp	r3, #0
 8003846:	d007      	beq.n	8003858 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 fade 	bl	8003e14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00c      	beq.n	800387c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003868:	2b00      	cmp	r3, #0
 800386a:	d007      	beq.n	800387c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f000 f8fb 	bl	8003a72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	f003 0320 	and.w	r3, r3, #32
 8003882:	2b00      	cmp	r3, #0
 8003884:	d00c      	beq.n	80038a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f003 0320 	and.w	r3, r3, #32
 800388c:	2b00      	cmp	r3, #0
 800388e:	d007      	beq.n	80038a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f06f 0220 	mvn.w	r2, #32
 8003898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fab0 	bl	8003e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038a0:	bf00      	nop
 80038a2:	3710      	adds	r7, #16
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038b2:	2300      	movs	r3, #0
 80038b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d101      	bne.n	80038c4 <HAL_TIM_ConfigClockSource+0x1c>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e0b4      	b.n	8003a2e <HAL_TIM_ConfigClockSource+0x186>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2202      	movs	r2, #2
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68ba      	ldr	r2, [r7, #8]
 80038f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80038fc:	d03e      	beq.n	800397c <HAL_TIM_ConfigClockSource+0xd4>
 80038fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003902:	f200 8087 	bhi.w	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 8003906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800390a:	f000 8086 	beq.w	8003a1a <HAL_TIM_ConfigClockSource+0x172>
 800390e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003912:	d87f      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 8003914:	2b70      	cmp	r3, #112	@ 0x70
 8003916:	d01a      	beq.n	800394e <HAL_TIM_ConfigClockSource+0xa6>
 8003918:	2b70      	cmp	r3, #112	@ 0x70
 800391a:	d87b      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 800391c:	2b60      	cmp	r3, #96	@ 0x60
 800391e:	d050      	beq.n	80039c2 <HAL_TIM_ConfigClockSource+0x11a>
 8003920:	2b60      	cmp	r3, #96	@ 0x60
 8003922:	d877      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 8003924:	2b50      	cmp	r3, #80	@ 0x50
 8003926:	d03c      	beq.n	80039a2 <HAL_TIM_ConfigClockSource+0xfa>
 8003928:	2b50      	cmp	r3, #80	@ 0x50
 800392a:	d873      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 800392c:	2b40      	cmp	r3, #64	@ 0x40
 800392e:	d058      	beq.n	80039e2 <HAL_TIM_ConfigClockSource+0x13a>
 8003930:	2b40      	cmp	r3, #64	@ 0x40
 8003932:	d86f      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 8003934:	2b30      	cmp	r3, #48	@ 0x30
 8003936:	d064      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x15a>
 8003938:	2b30      	cmp	r3, #48	@ 0x30
 800393a:	d86b      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 800393c:	2b20      	cmp	r3, #32
 800393e:	d060      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x15a>
 8003940:	2b20      	cmp	r3, #32
 8003942:	d867      	bhi.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
 8003944:	2b00      	cmp	r3, #0
 8003946:	d05c      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x15a>
 8003948:	2b10      	cmp	r3, #16
 800394a:	d05a      	beq.n	8003a02 <HAL_TIM_ConfigClockSource+0x15a>
 800394c:	e062      	b.n	8003a14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800395e:	f000 f9b3 	bl	8003cc8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	609a      	str	r2, [r3, #8]
      break;
 800397a:	e04f      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800398c:	f000 f99c 	bl	8003cc8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689a      	ldr	r2, [r3, #8]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800399e:	609a      	str	r2, [r3, #8]
      break;
 80039a0:	e03c      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ae:	461a      	mov	r2, r3
 80039b0:	f000 f910 	bl	8003bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2150      	movs	r1, #80	@ 0x50
 80039ba:	4618      	mov	r0, r3
 80039bc:	f000 f969 	bl	8003c92 <TIM_ITRx_SetConfig>
      break;
 80039c0:	e02c      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ce:	461a      	mov	r2, r3
 80039d0:	f000 f92f 	bl	8003c32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2160      	movs	r1, #96	@ 0x60
 80039da:	4618      	mov	r0, r3
 80039dc:	f000 f959 	bl	8003c92 <TIM_ITRx_SetConfig>
      break;
 80039e0:	e01c      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ee:	461a      	mov	r2, r3
 80039f0:	f000 f8f0 	bl	8003bd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2140      	movs	r1, #64	@ 0x40
 80039fa:	4618      	mov	r0, r3
 80039fc:	f000 f949 	bl	8003c92 <TIM_ITRx_SetConfig>
      break;
 8003a00:	e00c      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4619      	mov	r1, r3
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	f000 f940 	bl	8003c92 <TIM_ITRx_SetConfig>
      break;
 8003a12:	e003      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	73fb      	strb	r3, [r7, #15]
      break;
 8003a18:	e000      	b.n	8003a1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	3710      	adds	r7, #16
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}

08003a36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a36:	b480      	push	{r7}
 8003a38:	b083      	sub	sp, #12
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a3e:	bf00      	nop
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b083      	sub	sp, #12
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003a7a:	bf00      	nop
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr
	...

08003a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a43      	ldr	r2, [pc, #268]	@ (8003ba8 <TIM_Base_SetConfig+0x120>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d013      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aa6:	d00f      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a40      	ldr	r2, [pc, #256]	@ (8003bac <TIM_Base_SetConfig+0x124>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d00b      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a3f      	ldr	r2, [pc, #252]	@ (8003bb0 <TIM_Base_SetConfig+0x128>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d007      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	4a3e      	ldr	r2, [pc, #248]	@ (8003bb4 <TIM_Base_SetConfig+0x12c>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d003      	beq.n	8003ac8 <TIM_Base_SetConfig+0x40>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	4a3d      	ldr	r2, [pc, #244]	@ (8003bb8 <TIM_Base_SetConfig+0x130>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d108      	bne.n	8003ada <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ace:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a32      	ldr	r2, [pc, #200]	@ (8003ba8 <TIM_Base_SetConfig+0x120>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d02b      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ae8:	d027      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a2f      	ldr	r2, [pc, #188]	@ (8003bac <TIM_Base_SetConfig+0x124>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d023      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	4a2e      	ldr	r2, [pc, #184]	@ (8003bb0 <TIM_Base_SetConfig+0x128>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d01f      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a2d      	ldr	r2, [pc, #180]	@ (8003bb4 <TIM_Base_SetConfig+0x12c>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d01b      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a2c      	ldr	r2, [pc, #176]	@ (8003bb8 <TIM_Base_SetConfig+0x130>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d017      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a2b      	ldr	r2, [pc, #172]	@ (8003bbc <TIM_Base_SetConfig+0x134>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d013      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a2a      	ldr	r2, [pc, #168]	@ (8003bc0 <TIM_Base_SetConfig+0x138>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d00f      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4a29      	ldr	r2, [pc, #164]	@ (8003bc4 <TIM_Base_SetConfig+0x13c>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d00b      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	4a28      	ldr	r2, [pc, #160]	@ (8003bc8 <TIM_Base_SetConfig+0x140>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d007      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4a27      	ldr	r2, [pc, #156]	@ (8003bcc <TIM_Base_SetConfig+0x144>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d003      	beq.n	8003b3a <TIM_Base_SetConfig+0xb2>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a26      	ldr	r2, [pc, #152]	@ (8003bd0 <TIM_Base_SetConfig+0x148>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d108      	bne.n	8003b4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	689a      	ldr	r2, [r3, #8]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a0e      	ldr	r2, [pc, #56]	@ (8003ba8 <TIM_Base_SetConfig+0x120>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d003      	beq.n	8003b7a <TIM_Base_SetConfig+0xf2>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a10      	ldr	r2, [pc, #64]	@ (8003bb8 <TIM_Base_SetConfig+0x130>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d103      	bne.n	8003b82 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	691a      	ldr	r2, [r3, #16]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f043 0204 	orr.w	r2, r3, #4
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2201      	movs	r2, #1
 8003b92:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	601a      	str	r2, [r3, #0]
}
 8003b9a:	bf00      	nop
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	40010000 	.word	0x40010000
 8003bac:	40000400 	.word	0x40000400
 8003bb0:	40000800 	.word	0x40000800
 8003bb4:	40000c00 	.word	0x40000c00
 8003bb8:	40010400 	.word	0x40010400
 8003bbc:	40014000 	.word	0x40014000
 8003bc0:	40014400 	.word	0x40014400
 8003bc4:	40014800 	.word	0x40014800
 8003bc8:	40001800 	.word	0x40001800
 8003bcc:	40001c00 	.word	0x40001c00
 8003bd0:	40002000 	.word	0x40002000

08003bd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b087      	sub	sp, #28
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	6a1b      	ldr	r3, [r3, #32]
 8003be4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	f023 0201 	bic.w	r2, r3, #1
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003bfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	011b      	lsls	r3, r3, #4
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	f023 030a 	bic.w	r3, r3, #10
 8003c10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	621a      	str	r2, [r3, #32]
}
 8003c26:	bf00      	nop
 8003c28:	371c      	adds	r7, #28
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b087      	sub	sp, #28
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	60f8      	str	r0, [r7, #12]
 8003c3a:	60b9      	str	r1, [r7, #8]
 8003c3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f023 0210 	bic.w	r2, r3, #16
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003c5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	031b      	lsls	r3, r3, #12
 8003c62:	693a      	ldr	r2, [r7, #16]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003c6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	621a      	str	r2, [r3, #32]
}
 8003c86:	bf00      	nop
 8003c88:	371c      	adds	r7, #28
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr

08003c92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c92:	b480      	push	{r7}
 8003c94:	b085      	sub	sp, #20
 8003c96:	af00      	add	r7, sp, #0
 8003c98:	6078      	str	r0, [r7, #4]
 8003c9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ca8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f043 0307 	orr.w	r3, r3, #7
 8003cb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	68fa      	ldr	r2, [r7, #12]
 8003cba:	609a      	str	r2, [r3, #8]
}
 8003cbc:	bf00      	nop
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b087      	sub	sp, #28
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
 8003cd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ce2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	021a      	lsls	r2, r3, #8
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	431a      	orrs	r2, r3
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	609a      	str	r2, [r3, #8]
}
 8003cfc:	bf00      	nop
 8003cfe:	371c      	adds	r7, #28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b085      	sub	sp, #20
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e05a      	b.n	8003dd6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d46:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	68fa      	ldr	r2, [r7, #12]
 8003d58:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a21      	ldr	r2, [pc, #132]	@ (8003de4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d022      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d6c:	d01d      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a1d      	ldr	r2, [pc, #116]	@ (8003de8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d018      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8003dec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d013      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a1a      	ldr	r2, [pc, #104]	@ (8003df0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d00e      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a18      	ldr	r2, [pc, #96]	@ (8003df4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d009      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a17      	ldr	r2, [pc, #92]	@ (8003df8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d004      	beq.n	8003daa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a15      	ldr	r2, [pc, #84]	@ (8003dfc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d10c      	bne.n	8003dc4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003db0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	68ba      	ldr	r2, [r7, #8]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68ba      	ldr	r2, [r7, #8]
 8003dc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3714      	adds	r7, #20
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40010000 	.word	0x40010000
 8003de8:	40000400 	.word	0x40000400
 8003dec:	40000800 	.word	0x40000800
 8003df0:	40000c00 	.word	0x40000c00
 8003df4:	40010400 	.word	0x40010400
 8003df8:	40014000 	.word	0x40014000
 8003dfc:	40001800 	.word	0x40001800

08003e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e042      	b.n	8003ec0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d106      	bne.n	8003e54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f7fd fea6 	bl	8001ba0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2224      	movs	r2, #36	@ 0x24
 8003e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e6a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 fc99 	bl	80047a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	691a      	ldr	r2, [r3, #16]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e80:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	695a      	ldr	r2, [r3, #20]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e90:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68da      	ldr	r2, [r3, #12]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ea0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3708      	adds	r7, #8
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b0ba      	sub	sp, #232	@ 0xe8
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	695b      	ldr	r3, [r3, #20]
 8003eea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003efe:	f003 030f 	and.w	r3, r3, #15
 8003f02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003f06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10f      	bne.n	8003f2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f12:	f003 0320 	and.w	r3, r3, #32
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <HAL_UART_IRQHandler+0x66>
 8003f1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f1e:	f003 0320 	and.w	r3, r3, #32
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d003      	beq.n	8003f2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 fb7e 	bl	8004628 <UART_Receive_IT>
      return;
 8003f2c:	e273      	b.n	8004416 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 80de 	beq.w	80040f4 <HAL_UART_IRQHandler+0x22c>
 8003f38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d106      	bne.n	8003f52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f48:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 80d1 	beq.w	80040f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00b      	beq.n	8003f76 <HAL_UART_IRQHandler+0xae>
 8003f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6e:	f043 0201 	orr.w	r2, r3, #1
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f7a:	f003 0304 	and.w	r3, r3, #4
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00b      	beq.n	8003f9a <HAL_UART_IRQHandler+0xd2>
 8003f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f043 0202 	orr.w	r2, r3, #2
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00b      	beq.n	8003fbe <HAL_UART_IRQHandler+0xf6>
 8003fa6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fb6:	f043 0204 	orr.w	r2, r3, #4
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fc2:	f003 0308 	and.w	r3, r3, #8
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d011      	beq.n	8003fee <HAL_UART_IRQHandler+0x126>
 8003fca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fce:	f003 0320 	and.w	r3, r3, #32
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d105      	bne.n	8003fe2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d005      	beq.n	8003fee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fe6:	f043 0208 	orr.w	r2, r3, #8
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 820a 	beq.w	800440c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ff8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ffc:	f003 0320 	and.w	r3, r3, #32
 8004000:	2b00      	cmp	r3, #0
 8004002:	d008      	beq.n	8004016 <HAL_UART_IRQHandler+0x14e>
 8004004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 fb09 	bl	8004628 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	695b      	ldr	r3, [r3, #20]
 800401c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004020:	2b40      	cmp	r3, #64	@ 0x40
 8004022:	bf0c      	ite	eq
 8004024:	2301      	moveq	r3, #1
 8004026:	2300      	movne	r3, #0
 8004028:	b2db      	uxtb	r3, r3
 800402a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b00      	cmp	r3, #0
 8004038:	d103      	bne.n	8004042 <HAL_UART_IRQHandler+0x17a>
 800403a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800403e:	2b00      	cmp	r3, #0
 8004040:	d04f      	beq.n	80040e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fa14 	bl	8004470 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004052:	2b40      	cmp	r3, #64	@ 0x40
 8004054:	d141      	bne.n	80040da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	3314      	adds	r3, #20
 800405c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004060:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004064:	e853 3f00 	ldrex	r3, [r3]
 8004068:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800406c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004070:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004074:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	3314      	adds	r3, #20
 800407e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004082:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004086:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800408e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004092:	e841 2300 	strex	r3, r2, [r1]
 8004096:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800409a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1d9      	bne.n	8004056 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d013      	beq.n	80040d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ae:	4a8a      	ldr	r2, [pc, #552]	@ (80042d8 <HAL_UART_IRQHandler+0x410>)
 80040b0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fe f8b0 	bl	800221c <HAL_DMA_Abort_IT>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d016      	beq.n	80040f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040cc:	4610      	mov	r0, r2
 80040ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040d0:	e00e      	b.n	80040f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f9b6 	bl	8004444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040d8:	e00a      	b.n	80040f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f9b2 	bl	8004444 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e0:	e006      	b.n	80040f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f9ae 	bl	8004444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040ee:	e18d      	b.n	800440c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f0:	bf00      	nop
    return;
 80040f2:	e18b      	b.n	800440c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	f040 8167 	bne.w	80043cc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004102:	f003 0310 	and.w	r3, r3, #16
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 8160 	beq.w	80043cc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800410c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004110:	f003 0310 	and.w	r3, r3, #16
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8159 	beq.w	80043cc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800411a:	2300      	movs	r3, #0
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	60bb      	str	r3, [r7, #8]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800413a:	2b40      	cmp	r3, #64	@ 0x40
 800413c:	f040 80ce 	bne.w	80042dc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800414c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 80a9 	beq.w	80042a8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800415a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800415e:	429a      	cmp	r2, r3
 8004160:	f080 80a2 	bcs.w	80042a8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800416a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004176:	f000 8088 	beq.w	800428a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	330c      	adds	r3, #12
 8004180:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004184:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004188:	e853 3f00 	ldrex	r3, [r3]
 800418c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004194:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004198:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	330c      	adds	r3, #12
 80041a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80041a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80041aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80041b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80041b6:	e841 2300 	strex	r3, r2, [r1]
 80041ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80041be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1d9      	bne.n	800417a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3314      	adds	r3, #20
 80041cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	3314      	adds	r3, #20
 80041e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041f6:	e841 2300 	strex	r3, r2, [r1]
 80041fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1e1      	bne.n	80041c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3314      	adds	r3, #20
 8004208:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004218:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	3314      	adds	r3, #20
 8004222:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004226:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004228:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800422c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004234:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e3      	bne.n	8004202 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	330c      	adds	r3, #12
 800424e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004250:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004252:	e853 3f00 	ldrex	r3, [r3]
 8004256:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004258:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800425a:	f023 0310 	bic.w	r3, r3, #16
 800425e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	330c      	adds	r3, #12
 8004268:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800426c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800426e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004270:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004272:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004274:	e841 2300 	strex	r3, r2, [r1]
 8004278:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800427a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e3      	bne.n	8004248 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004284:	4618      	mov	r0, r3
 8004286:	f7fd ff59 	bl	800213c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2202      	movs	r2, #2
 800428e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004298:	b29b      	uxth	r3, r3
 800429a:	1ad3      	subs	r3, r2, r3
 800429c:	b29b      	uxth	r3, r3
 800429e:	4619      	mov	r1, r3
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 f8d9 	bl	8004458 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80042a6:	e0b3      	b.n	8004410 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042ac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042b0:	429a      	cmp	r2, r3
 80042b2:	f040 80ad 	bne.w	8004410 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042c0:	f040 80a6 	bne.w	8004410 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042ce:	4619      	mov	r1, r3
 80042d0:	6878      	ldr	r0, [r7, #4]
 80042d2:	f000 f8c1 	bl	8004458 <HAL_UARTEx_RxEventCallback>
      return;
 80042d6:	e09b      	b.n	8004410 <HAL_UART_IRQHandler+0x548>
 80042d8:	08004537 	.word	0x08004537
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 808e 	beq.w	8004414 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80042f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 8089 	beq.w	8004414 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	330c      	adds	r3, #12
 8004308:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800430a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800430c:	e853 3f00 	ldrex	r3, [r3]
 8004310:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004314:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004318:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	330c      	adds	r3, #12
 8004322:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004326:	647a      	str	r2, [r7, #68]	@ 0x44
 8004328:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800432a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800432c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800432e:	e841 2300 	strex	r3, r2, [r1]
 8004332:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004334:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1e3      	bne.n	8004302 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3314      	adds	r3, #20
 8004340:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004344:	e853 3f00 	ldrex	r3, [r3]
 8004348:	623b      	str	r3, [r7, #32]
   return(result);
 800434a:	6a3b      	ldr	r3, [r7, #32]
 800434c:	f023 0301 	bic.w	r3, r3, #1
 8004350:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3314      	adds	r3, #20
 800435a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800435e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004360:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004362:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004366:	e841 2300 	strex	r3, r2, [r1]
 800436a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800436c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800436e:	2b00      	cmp	r3, #0
 8004370:	d1e3      	bne.n	800433a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2220      	movs	r2, #32
 8004376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	330c      	adds	r3, #12
 8004386:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	e853 3f00 	ldrex	r3, [r3]
 800438e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f023 0310 	bic.w	r3, r3, #16
 8004396:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	330c      	adds	r3, #12
 80043a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80043a4:	61fa      	str	r2, [r7, #28]
 80043a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a8:	69b9      	ldr	r1, [r7, #24]
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	e841 2300 	strex	r3, r2, [r1]
 80043b0:	617b      	str	r3, [r7, #20]
   return(result);
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1e3      	bne.n	8004380 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2202      	movs	r2, #2
 80043bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80043c2:	4619      	mov	r1, r3
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f847 	bl	8004458 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043ca:	e023      	b.n	8004414 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d009      	beq.n	80043ec <HAL_UART_IRQHandler+0x524>
 80043d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80043e4:	6878      	ldr	r0, [r7, #4]
 80043e6:	f000 f8b7 	bl	8004558 <UART_Transmit_IT>
    return;
 80043ea:	e014      	b.n	8004416 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00e      	beq.n	8004416 <HAL_UART_IRQHandler+0x54e>
 80043f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004400:	2b00      	cmp	r3, #0
 8004402:	d008      	beq.n	8004416 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f000 f8f7 	bl	80045f8 <UART_EndTransmit_IT>
    return;
 800440a:	e004      	b.n	8004416 <HAL_UART_IRQHandler+0x54e>
    return;
 800440c:	bf00      	nop
 800440e:	e002      	b.n	8004416 <HAL_UART_IRQHandler+0x54e>
      return;
 8004410:	bf00      	nop
 8004412:	e000      	b.n	8004416 <HAL_UART_IRQHandler+0x54e>
      return;
 8004414:	bf00      	nop
  }
}
 8004416:	37e8      	adds	r7, #232	@ 0xe8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800444c:	bf00      	nop
 800444e:	370c      	adds	r7, #12
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	460b      	mov	r3, r1
 8004462:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004464:	bf00      	nop
 8004466:	370c      	adds	r7, #12
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004470:	b480      	push	{r7}
 8004472:	b095      	sub	sp, #84	@ 0x54
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	330c      	adds	r3, #12
 800447e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800448a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800448e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004498:	643a      	str	r2, [r7, #64]	@ 0x40
 800449a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800449e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e5      	bne.n	8004478 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	3314      	adds	r3, #20
 80044b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f023 0301 	bic.w	r3, r3, #1
 80044c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	3314      	adds	r3, #20
 80044ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e5      	bne.n	80044ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d119      	bne.n	800451c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	330c      	adds	r3, #12
 80044ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	e853 3f00 	ldrex	r3, [r3]
 80044f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	f023 0310 	bic.w	r3, r3, #16
 80044fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	330c      	adds	r3, #12
 8004506:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004508:	61ba      	str	r2, [r7, #24]
 800450a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450c:	6979      	ldr	r1, [r7, #20]
 800450e:	69ba      	ldr	r2, [r7, #24]
 8004510:	e841 2300 	strex	r3, r2, [r1]
 8004514:	613b      	str	r3, [r7, #16]
   return(result);
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1e5      	bne.n	80044e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2220      	movs	r2, #32
 8004520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800452a:	bf00      	nop
 800452c:	3754      	adds	r7, #84	@ 0x54
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr

08004536 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b084      	sub	sp, #16
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004542:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f7ff ff7a 	bl	8004444 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004550:	bf00      	nop
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004566:	b2db      	uxtb	r3, r3
 8004568:	2b21      	cmp	r3, #33	@ 0x21
 800456a:	d13e      	bne.n	80045ea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004574:	d114      	bne.n	80045a0 <UART_Transmit_IT+0x48>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d110      	bne.n	80045a0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	881b      	ldrh	r3, [r3, #0]
 8004588:	461a      	mov	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004592:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	1c9a      	adds	r2, r3, #2
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	621a      	str	r2, [r3, #32]
 800459e:	e008      	b.n	80045b2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6a1b      	ldr	r3, [r3, #32]
 80045a4:	1c59      	adds	r1, r3, #1
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	6211      	str	r1, [r2, #32]
 80045aa:	781a      	ldrb	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	3b01      	subs	r3, #1
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	4619      	mov	r1, r3
 80045c0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10f      	bne.n	80045e6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68da      	ldr	r2, [r3, #12]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	68da      	ldr	r2, [r3, #12]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045e6:	2300      	movs	r3, #0
 80045e8:	e000      	b.n	80045ec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045ea:	2302      	movs	r3, #2
  }
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3714      	adds	r7, #20
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr

080045f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800460e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2220      	movs	r2, #32
 8004614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff feff 	bl	800441c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b08c      	sub	sp, #48	@ 0x30
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004630:	2300      	movs	r3, #0
 8004632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004634:	2300      	movs	r3, #0
 8004636:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800463e:	b2db      	uxtb	r3, r3
 8004640:	2b22      	cmp	r3, #34	@ 0x22
 8004642:	f040 80aa 	bne.w	800479a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800464e:	d115      	bne.n	800467c <UART_Receive_IT+0x54>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d111      	bne.n	800467c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	b29b      	uxth	r3, r3
 8004666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466a:	b29a      	uxth	r2, r3
 800466c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800466e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004674:	1c9a      	adds	r2, r3, #2
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	629a      	str	r2, [r3, #40]	@ 0x28
 800467a:	e024      	b.n	80046c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004680:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800468a:	d007      	beq.n	800469c <UART_Receive_IT+0x74>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10a      	bne.n	80046aa <UART_Receive_IT+0x82>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d106      	bne.n	80046aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	b2da      	uxtb	r2, r3
 80046a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a6:	701a      	strb	r2, [r3, #0]
 80046a8:	e008      	b.n	80046bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046b6:	b2da      	uxtb	r2, r3
 80046b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046ca:	b29b      	uxth	r3, r3
 80046cc:	3b01      	subs	r3, #1
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	4619      	mov	r1, r3
 80046d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d15d      	bne.n	8004796 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68da      	ldr	r2, [r3, #12]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0220 	bic.w	r2, r2, #32
 80046e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68da      	ldr	r2, [r3, #12]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0201 	bic.w	r2, r2, #1
 8004708:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800471c:	2b01      	cmp	r3, #1
 800471e:	d135      	bne.n	800478c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	330c      	adds	r3, #12
 800472c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	e853 3f00 	ldrex	r3, [r3]
 8004734:	613b      	str	r3, [r7, #16]
   return(result);
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f023 0310 	bic.w	r3, r3, #16
 800473c:	627b      	str	r3, [r7, #36]	@ 0x24
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	330c      	adds	r3, #12
 8004744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004746:	623a      	str	r2, [r7, #32]
 8004748:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800474a:	69f9      	ldr	r1, [r7, #28]
 800474c:	6a3a      	ldr	r2, [r7, #32]
 800474e:	e841 2300 	strex	r3, r2, [r1]
 8004752:	61bb      	str	r3, [r7, #24]
   return(result);
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1e5      	bne.n	8004726 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0310 	and.w	r3, r3, #16
 8004764:	2b10      	cmp	r3, #16
 8004766:	d10a      	bne.n	800477e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004768:	2300      	movs	r3, #0
 800476a:	60fb      	str	r3, [r7, #12]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004782:	4619      	mov	r1, r3
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f7ff fe67 	bl	8004458 <HAL_UARTEx_RxEventCallback>
 800478a:	e002      	b.n	8004792 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7ff fe4f 	bl	8004430 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	e002      	b.n	800479c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004796:	2300      	movs	r3, #0
 8004798:	e000      	b.n	800479c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800479a:	2302      	movs	r3, #2
  }
}
 800479c:	4618      	mov	r0, r3
 800479e:	3730      	adds	r7, #48	@ 0x30
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047a8:	b0c0      	sub	sp, #256	@ 0x100
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80047bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c0:	68d9      	ldr	r1, [r3, #12]
 80047c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	ea40 0301 	orr.w	r3, r0, r1
 80047cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80047ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	431a      	orrs	r2, r3
 80047dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	431a      	orrs	r2, r3
 80047e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80047fc:	f021 010c 	bic.w	r1, r1, #12
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800480a:	430b      	orrs	r3, r1
 800480c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800480e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800481a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800481e:	6999      	ldr	r1, [r3, #24]
 8004820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	ea40 0301 	orr.w	r3, r0, r1
 800482a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800482c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	4b8f      	ldr	r3, [pc, #572]	@ (8004a70 <UART_SetConfig+0x2cc>)
 8004834:	429a      	cmp	r2, r3
 8004836:	d005      	beq.n	8004844 <UART_SetConfig+0xa0>
 8004838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	4b8d      	ldr	r3, [pc, #564]	@ (8004a74 <UART_SetConfig+0x2d0>)
 8004840:	429a      	cmp	r2, r3
 8004842:	d104      	bne.n	800484e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004844:	f7fe fb90 	bl	8002f68 <HAL_RCC_GetPCLK2Freq>
 8004848:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800484c:	e003      	b.n	8004856 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800484e:	f7fe fb77 	bl	8002f40 <HAL_RCC_GetPCLK1Freq>
 8004852:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004860:	f040 810c 	bne.w	8004a7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004864:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004868:	2200      	movs	r2, #0
 800486a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800486e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004872:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004876:	4622      	mov	r2, r4
 8004878:	462b      	mov	r3, r5
 800487a:	1891      	adds	r1, r2, r2
 800487c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800487e:	415b      	adcs	r3, r3
 8004880:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004882:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004886:	4621      	mov	r1, r4
 8004888:	eb12 0801 	adds.w	r8, r2, r1
 800488c:	4629      	mov	r1, r5
 800488e:	eb43 0901 	adc.w	r9, r3, r1
 8004892:	f04f 0200 	mov.w	r2, #0
 8004896:	f04f 0300 	mov.w	r3, #0
 800489a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800489e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048a6:	4690      	mov	r8, r2
 80048a8:	4699      	mov	r9, r3
 80048aa:	4623      	mov	r3, r4
 80048ac:	eb18 0303 	adds.w	r3, r8, r3
 80048b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80048b4:	462b      	mov	r3, r5
 80048b6:	eb49 0303 	adc.w	r3, r9, r3
 80048ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80048be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80048ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80048ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80048d2:	460b      	mov	r3, r1
 80048d4:	18db      	adds	r3, r3, r3
 80048d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80048d8:	4613      	mov	r3, r2
 80048da:	eb42 0303 	adc.w	r3, r2, r3
 80048de:	657b      	str	r3, [r7, #84]	@ 0x54
 80048e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80048e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80048e8:	f7fb ffc8 	bl	800087c <__aeabi_uldivmod>
 80048ec:	4602      	mov	r2, r0
 80048ee:	460b      	mov	r3, r1
 80048f0:	4b61      	ldr	r3, [pc, #388]	@ (8004a78 <UART_SetConfig+0x2d4>)
 80048f2:	fba3 2302 	umull	r2, r3, r3, r2
 80048f6:	095b      	lsrs	r3, r3, #5
 80048f8:	011c      	lsls	r4, r3, #4
 80048fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80048fe:	2200      	movs	r2, #0
 8004900:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004904:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004908:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800490c:	4642      	mov	r2, r8
 800490e:	464b      	mov	r3, r9
 8004910:	1891      	adds	r1, r2, r2
 8004912:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004914:	415b      	adcs	r3, r3
 8004916:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004918:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800491c:	4641      	mov	r1, r8
 800491e:	eb12 0a01 	adds.w	sl, r2, r1
 8004922:	4649      	mov	r1, r9
 8004924:	eb43 0b01 	adc.w	fp, r3, r1
 8004928:	f04f 0200 	mov.w	r2, #0
 800492c:	f04f 0300 	mov.w	r3, #0
 8004930:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004934:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004938:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800493c:	4692      	mov	sl, r2
 800493e:	469b      	mov	fp, r3
 8004940:	4643      	mov	r3, r8
 8004942:	eb1a 0303 	adds.w	r3, sl, r3
 8004946:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800494a:	464b      	mov	r3, r9
 800494c:	eb4b 0303 	adc.w	r3, fp, r3
 8004950:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004960:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004964:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004968:	460b      	mov	r3, r1
 800496a:	18db      	adds	r3, r3, r3
 800496c:	643b      	str	r3, [r7, #64]	@ 0x40
 800496e:	4613      	mov	r3, r2
 8004970:	eb42 0303 	adc.w	r3, r2, r3
 8004974:	647b      	str	r3, [r7, #68]	@ 0x44
 8004976:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800497a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800497e:	f7fb ff7d 	bl	800087c <__aeabi_uldivmod>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	4611      	mov	r1, r2
 8004988:	4b3b      	ldr	r3, [pc, #236]	@ (8004a78 <UART_SetConfig+0x2d4>)
 800498a:	fba3 2301 	umull	r2, r3, r3, r1
 800498e:	095b      	lsrs	r3, r3, #5
 8004990:	2264      	movs	r2, #100	@ 0x64
 8004992:	fb02 f303 	mul.w	r3, r2, r3
 8004996:	1acb      	subs	r3, r1, r3
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800499e:	4b36      	ldr	r3, [pc, #216]	@ (8004a78 <UART_SetConfig+0x2d4>)
 80049a0:	fba3 2302 	umull	r2, r3, r3, r2
 80049a4:	095b      	lsrs	r3, r3, #5
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80049ac:	441c      	add	r4, r3
 80049ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049b2:	2200      	movs	r2, #0
 80049b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80049bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80049c0:	4642      	mov	r2, r8
 80049c2:	464b      	mov	r3, r9
 80049c4:	1891      	adds	r1, r2, r2
 80049c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80049c8:	415b      	adcs	r3, r3
 80049ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80049d0:	4641      	mov	r1, r8
 80049d2:	1851      	adds	r1, r2, r1
 80049d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80049d6:	4649      	mov	r1, r9
 80049d8:	414b      	adcs	r3, r1
 80049da:	637b      	str	r3, [r7, #52]	@ 0x34
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	f04f 0300 	mov.w	r3, #0
 80049e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80049e8:	4659      	mov	r1, fp
 80049ea:	00cb      	lsls	r3, r1, #3
 80049ec:	4651      	mov	r1, sl
 80049ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049f2:	4651      	mov	r1, sl
 80049f4:	00ca      	lsls	r2, r1, #3
 80049f6:	4610      	mov	r0, r2
 80049f8:	4619      	mov	r1, r3
 80049fa:	4603      	mov	r3, r0
 80049fc:	4642      	mov	r2, r8
 80049fe:	189b      	adds	r3, r3, r2
 8004a00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a04:	464b      	mov	r3, r9
 8004a06:	460a      	mov	r2, r1
 8004a08:	eb42 0303 	adc.w	r3, r2, r3
 8004a0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004a1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004a20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004a24:	460b      	mov	r3, r1
 8004a26:	18db      	adds	r3, r3, r3
 8004a28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	eb42 0303 	adc.w	r3, r2, r3
 8004a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004a36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004a3a:	f7fb ff1f 	bl	800087c <__aeabi_uldivmod>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	460b      	mov	r3, r1
 8004a42:	4b0d      	ldr	r3, [pc, #52]	@ (8004a78 <UART_SetConfig+0x2d4>)
 8004a44:	fba3 1302 	umull	r1, r3, r3, r2
 8004a48:	095b      	lsrs	r3, r3, #5
 8004a4a:	2164      	movs	r1, #100	@ 0x64
 8004a4c:	fb01 f303 	mul.w	r3, r1, r3
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	00db      	lsls	r3, r3, #3
 8004a54:	3332      	adds	r3, #50	@ 0x32
 8004a56:	4a08      	ldr	r2, [pc, #32]	@ (8004a78 <UART_SetConfig+0x2d4>)
 8004a58:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5c:	095b      	lsrs	r3, r3, #5
 8004a5e:	f003 0207 	and.w	r2, r3, #7
 8004a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4422      	add	r2, r4
 8004a6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a6c:	e106      	b.n	8004c7c <UART_SetConfig+0x4d8>
 8004a6e:	bf00      	nop
 8004a70:	40011000 	.word	0x40011000
 8004a74:	40011400 	.word	0x40011400
 8004a78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a80:	2200      	movs	r2, #0
 8004a82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004a86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004a8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004a8e:	4642      	mov	r2, r8
 8004a90:	464b      	mov	r3, r9
 8004a92:	1891      	adds	r1, r2, r2
 8004a94:	6239      	str	r1, [r7, #32]
 8004a96:	415b      	adcs	r3, r3
 8004a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a9e:	4641      	mov	r1, r8
 8004aa0:	1854      	adds	r4, r2, r1
 8004aa2:	4649      	mov	r1, r9
 8004aa4:	eb43 0501 	adc.w	r5, r3, r1
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	00eb      	lsls	r3, r5, #3
 8004ab2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ab6:	00e2      	lsls	r2, r4, #3
 8004ab8:	4614      	mov	r4, r2
 8004aba:	461d      	mov	r5, r3
 8004abc:	4643      	mov	r3, r8
 8004abe:	18e3      	adds	r3, r4, r3
 8004ac0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ac4:	464b      	mov	r3, r9
 8004ac6:	eb45 0303 	adc.w	r3, r5, r3
 8004aca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ada:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ade:	f04f 0200 	mov.w	r2, #0
 8004ae2:	f04f 0300 	mov.w	r3, #0
 8004ae6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004aea:	4629      	mov	r1, r5
 8004aec:	008b      	lsls	r3, r1, #2
 8004aee:	4621      	mov	r1, r4
 8004af0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004af4:	4621      	mov	r1, r4
 8004af6:	008a      	lsls	r2, r1, #2
 8004af8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004afc:	f7fb febe 	bl	800087c <__aeabi_uldivmod>
 8004b00:	4602      	mov	r2, r0
 8004b02:	460b      	mov	r3, r1
 8004b04:	4b60      	ldr	r3, [pc, #384]	@ (8004c88 <UART_SetConfig+0x4e4>)
 8004b06:	fba3 2302 	umull	r2, r3, r3, r2
 8004b0a:	095b      	lsrs	r3, r3, #5
 8004b0c:	011c      	lsls	r4, r3, #4
 8004b0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b12:	2200      	movs	r2, #0
 8004b14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004b18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004b1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004b20:	4642      	mov	r2, r8
 8004b22:	464b      	mov	r3, r9
 8004b24:	1891      	adds	r1, r2, r2
 8004b26:	61b9      	str	r1, [r7, #24]
 8004b28:	415b      	adcs	r3, r3
 8004b2a:	61fb      	str	r3, [r7, #28]
 8004b2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b30:	4641      	mov	r1, r8
 8004b32:	1851      	adds	r1, r2, r1
 8004b34:	6139      	str	r1, [r7, #16]
 8004b36:	4649      	mov	r1, r9
 8004b38:	414b      	adcs	r3, r1
 8004b3a:	617b      	str	r3, [r7, #20]
 8004b3c:	f04f 0200 	mov.w	r2, #0
 8004b40:	f04f 0300 	mov.w	r3, #0
 8004b44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b48:	4659      	mov	r1, fp
 8004b4a:	00cb      	lsls	r3, r1, #3
 8004b4c:	4651      	mov	r1, sl
 8004b4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b52:	4651      	mov	r1, sl
 8004b54:	00ca      	lsls	r2, r1, #3
 8004b56:	4610      	mov	r0, r2
 8004b58:	4619      	mov	r1, r3
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	4642      	mov	r2, r8
 8004b5e:	189b      	adds	r3, r3, r2
 8004b60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004b64:	464b      	mov	r3, r9
 8004b66:	460a      	mov	r2, r1
 8004b68:	eb42 0303 	adc.w	r3, r2, r3
 8004b6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004b7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004b7c:	f04f 0200 	mov.w	r2, #0
 8004b80:	f04f 0300 	mov.w	r3, #0
 8004b84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004b88:	4649      	mov	r1, r9
 8004b8a:	008b      	lsls	r3, r1, #2
 8004b8c:	4641      	mov	r1, r8
 8004b8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b92:	4641      	mov	r1, r8
 8004b94:	008a      	lsls	r2, r1, #2
 8004b96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004b9a:	f7fb fe6f 	bl	800087c <__aeabi_uldivmod>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4611      	mov	r1, r2
 8004ba4:	4b38      	ldr	r3, [pc, #224]	@ (8004c88 <UART_SetConfig+0x4e4>)
 8004ba6:	fba3 2301 	umull	r2, r3, r3, r1
 8004baa:	095b      	lsrs	r3, r3, #5
 8004bac:	2264      	movs	r2, #100	@ 0x64
 8004bae:	fb02 f303 	mul.w	r3, r2, r3
 8004bb2:	1acb      	subs	r3, r1, r3
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	3332      	adds	r3, #50	@ 0x32
 8004bb8:	4a33      	ldr	r2, [pc, #204]	@ (8004c88 <UART_SetConfig+0x4e4>)
 8004bba:	fba2 2303 	umull	r2, r3, r2, r3
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bc4:	441c      	add	r4, r3
 8004bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bca:	2200      	movs	r2, #0
 8004bcc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004bce:	677a      	str	r2, [r7, #116]	@ 0x74
 8004bd0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004bd4:	4642      	mov	r2, r8
 8004bd6:	464b      	mov	r3, r9
 8004bd8:	1891      	adds	r1, r2, r2
 8004bda:	60b9      	str	r1, [r7, #8]
 8004bdc:	415b      	adcs	r3, r3
 8004bde:	60fb      	str	r3, [r7, #12]
 8004be0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004be4:	4641      	mov	r1, r8
 8004be6:	1851      	adds	r1, r2, r1
 8004be8:	6039      	str	r1, [r7, #0]
 8004bea:	4649      	mov	r1, r9
 8004bec:	414b      	adcs	r3, r1
 8004bee:	607b      	str	r3, [r7, #4]
 8004bf0:	f04f 0200 	mov.w	r2, #0
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004bfc:	4659      	mov	r1, fp
 8004bfe:	00cb      	lsls	r3, r1, #3
 8004c00:	4651      	mov	r1, sl
 8004c02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c06:	4651      	mov	r1, sl
 8004c08:	00ca      	lsls	r2, r1, #3
 8004c0a:	4610      	mov	r0, r2
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4642      	mov	r2, r8
 8004c12:	189b      	adds	r3, r3, r2
 8004c14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004c16:	464b      	mov	r3, r9
 8004c18:	460a      	mov	r2, r1
 8004c1a:	eb42 0303 	adc.w	r3, r2, r3
 8004c1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	663b      	str	r3, [r7, #96]	@ 0x60
 8004c2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004c38:	4649      	mov	r1, r9
 8004c3a:	008b      	lsls	r3, r1, #2
 8004c3c:	4641      	mov	r1, r8
 8004c3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c42:	4641      	mov	r1, r8
 8004c44:	008a      	lsls	r2, r1, #2
 8004c46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004c4a:	f7fb fe17 	bl	800087c <__aeabi_uldivmod>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	460b      	mov	r3, r1
 8004c52:	4b0d      	ldr	r3, [pc, #52]	@ (8004c88 <UART_SetConfig+0x4e4>)
 8004c54:	fba3 1302 	umull	r1, r3, r3, r2
 8004c58:	095b      	lsrs	r3, r3, #5
 8004c5a:	2164      	movs	r1, #100	@ 0x64
 8004c5c:	fb01 f303 	mul.w	r3, r1, r3
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	3332      	adds	r3, #50	@ 0x32
 8004c66:	4a08      	ldr	r2, [pc, #32]	@ (8004c88 <UART_SetConfig+0x4e4>)
 8004c68:	fba2 2303 	umull	r2, r3, r2, r3
 8004c6c:	095b      	lsrs	r3, r3, #5
 8004c6e:	f003 020f 	and.w	r2, r3, #15
 8004c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4422      	add	r2, r4
 8004c7a:	609a      	str	r2, [r3, #8]
}
 8004c7c:	bf00      	nop
 8004c7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004c82:	46bd      	mov	sp, r7
 8004c84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c88:	51eb851f 	.word	0x51eb851f

08004c8c <__NVIC_SetPriority>:
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b083      	sub	sp, #12
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	4603      	mov	r3, r0
 8004c94:	6039      	str	r1, [r7, #0]
 8004c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	db0a      	blt.n	8004cb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	b2da      	uxtb	r2, r3
 8004ca4:	490c      	ldr	r1, [pc, #48]	@ (8004cd8 <__NVIC_SetPriority+0x4c>)
 8004ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004caa:	0112      	lsls	r2, r2, #4
 8004cac:	b2d2      	uxtb	r2, r2
 8004cae:	440b      	add	r3, r1
 8004cb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004cb4:	e00a      	b.n	8004ccc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	b2da      	uxtb	r2, r3
 8004cba:	4908      	ldr	r1, [pc, #32]	@ (8004cdc <__NVIC_SetPriority+0x50>)
 8004cbc:	79fb      	ldrb	r3, [r7, #7]
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	3b04      	subs	r3, #4
 8004cc4:	0112      	lsls	r2, r2, #4
 8004cc6:	b2d2      	uxtb	r2, r2
 8004cc8:	440b      	add	r3, r1
 8004cca:	761a      	strb	r2, [r3, #24]
}
 8004ccc:	bf00      	nop
 8004cce:	370c      	adds	r7, #12
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr
 8004cd8:	e000e100 	.word	0xe000e100
 8004cdc:	e000ed00 	.word	0xe000ed00

08004ce0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004ce4:	4b05      	ldr	r3, [pc, #20]	@ (8004cfc <SysTick_Handler+0x1c>)
 8004ce6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004ce8:	f002 faf4 	bl	80072d4 <xTaskGetSchedulerState>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d001      	beq.n	8004cf6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004cf2:	f003 f921 	bl	8007f38 <xPortSysTickHandler>
  }
}
 8004cf6:	bf00      	nop
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	e000e010 	.word	0xe000e010

08004d00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004d00:	b580      	push	{r7, lr}
 8004d02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004d04:	2100      	movs	r1, #0
 8004d06:	f06f 0004 	mvn.w	r0, #4
 8004d0a:	f7ff ffbf 	bl	8004c8c <__NVIC_SetPriority>
#endif
}
 8004d0e:	bf00      	nop
 8004d10:	bd80      	pop	{r7, pc}
	...

08004d14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004d14:	b480      	push	{r7}
 8004d16:	b083      	sub	sp, #12
 8004d18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d1a:	f3ef 8305 	mrs	r3, IPSR
 8004d1e:	603b      	str	r3, [r7, #0]
  return(result);
 8004d20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004d26:	f06f 0305 	mvn.w	r3, #5
 8004d2a:	607b      	str	r3, [r7, #4]
 8004d2c:	e00c      	b.n	8004d48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004d58 <osKernelInitialize+0x44>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d105      	bne.n	8004d42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004d36:	4b08      	ldr	r3, [pc, #32]	@ (8004d58 <osKernelInitialize+0x44>)
 8004d38:	2201      	movs	r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	607b      	str	r3, [r7, #4]
 8004d40:	e002      	b.n	8004d48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004d42:	f04f 33ff 	mov.w	r3, #4294967295
 8004d46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d48:	687b      	ldr	r3, [r7, #4]
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	370c      	adds	r7, #12
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	2000023c 	.word	0x2000023c

08004d5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d62:	f3ef 8305 	mrs	r3, IPSR
 8004d66:	603b      	str	r3, [r7, #0]
  return(result);
 8004d68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004d6e:	f06f 0305 	mvn.w	r3, #5
 8004d72:	607b      	str	r3, [r7, #4]
 8004d74:	e010      	b.n	8004d98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004d76:	4b0b      	ldr	r3, [pc, #44]	@ (8004da4 <osKernelStart+0x48>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d109      	bne.n	8004d92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004d7e:	f7ff ffbf 	bl	8004d00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004d82:	4b08      	ldr	r3, [pc, #32]	@ (8004da4 <osKernelStart+0x48>)
 8004d84:	2202      	movs	r2, #2
 8004d86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004d88:	f001 fd8c 	bl	80068a4 <vTaskStartScheduler>
      stat = osOK;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	607b      	str	r3, [r7, #4]
 8004d90:	e002      	b.n	8004d98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004d92:	f04f 33ff 	mov.w	r3, #4294967295
 8004d96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004d98:	687b      	ldr	r3, [r7, #4]
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3708      	adds	r7, #8
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	2000023c 	.word	0x2000023c

08004da8 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004dae:	f3ef 8305 	mrs	r3, IPSR
 8004db2:	603b      	str	r3, [r7, #0]
  return(result);
 8004db4:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8004dba:	f001 fe9f 	bl	8006afc <xTaskGetTickCountFromISR>
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	e002      	b.n	8004dc8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8004dc2:	f001 fe8b 	bl	8006adc <xTaskGetTickCount>
 8004dc6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8004dc8:	687b      	ldr	r3, [r7, #4]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3708      	adds	r7, #8
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b08e      	sub	sp, #56	@ 0x38
 8004dd6:	af04      	add	r7, sp, #16
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004de2:	f3ef 8305 	mrs	r3, IPSR
 8004de6:	617b      	str	r3, [r7, #20]
  return(result);
 8004de8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d17e      	bne.n	8004eec <osThreadNew+0x11a>
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d07b      	beq.n	8004eec <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004df4:	2380      	movs	r3, #128	@ 0x80
 8004df6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004df8:	2318      	movs	r3, #24
 8004dfa:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004e00:	f04f 33ff 	mov.w	r3, #4294967295
 8004e04:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d045      	beq.n	8004e98 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d002      	beq.n	8004e1a <osThreadNew+0x48>
        name = attr->name;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d002      	beq.n	8004e28 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d008      	beq.n	8004e40 <osThreadNew+0x6e>
 8004e2e:	69fb      	ldr	r3, [r7, #28]
 8004e30:	2b38      	cmp	r3, #56	@ 0x38
 8004e32:	d805      	bhi.n	8004e40 <osThreadNew+0x6e>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	f003 0301 	and.w	r3, r3, #1
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <osThreadNew+0x72>
        return (NULL);
 8004e40:	2300      	movs	r3, #0
 8004e42:	e054      	b.n	8004eee <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	695b      	ldr	r3, [r3, #20]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d003      	beq.n	8004e54 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	089b      	lsrs	r3, r3, #2
 8004e52:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00e      	beq.n	8004e7a <osThreadNew+0xa8>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	2ba7      	cmp	r3, #167	@ 0xa7
 8004e62:	d90a      	bls.n	8004e7a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d006      	beq.n	8004e7a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d002      	beq.n	8004e7a <osThreadNew+0xa8>
        mem = 1;
 8004e74:	2301      	movs	r3, #1
 8004e76:	61bb      	str	r3, [r7, #24]
 8004e78:	e010      	b.n	8004e9c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10c      	bne.n	8004e9c <osThreadNew+0xca>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d108      	bne.n	8004e9c <osThreadNew+0xca>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d104      	bne.n	8004e9c <osThreadNew+0xca>
          mem = 0;
 8004e92:	2300      	movs	r3, #0
 8004e94:	61bb      	str	r3, [r7, #24]
 8004e96:	e001      	b.n	8004e9c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d110      	bne.n	8004ec4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004eaa:	9202      	str	r2, [sp, #8]
 8004eac:	9301      	str	r3, [sp, #4]
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	6a3a      	ldr	r2, [r7, #32]
 8004eb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f001 fa7f 	bl	80063bc <xTaskCreateStatic>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	613b      	str	r3, [r7, #16]
 8004ec2:	e013      	b.n	8004eec <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d110      	bne.n	8004eec <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	b29a      	uxth	r2, r3
 8004ece:	f107 0310 	add.w	r3, r7, #16
 8004ed2:	9301      	str	r3, [sp, #4]
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	9300      	str	r3, [sp, #0]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f001 facd 	bl	800647c <xTaskCreate>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d001      	beq.n	8004eec <osThreadNew+0x11a>
            hTask = NULL;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004eec:	693b      	ldr	r3, [r7, #16]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3728      	adds	r7, #40	@ 0x28
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}

08004ef6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ef6:	b580      	push	{r7, lr}
 8004ef8:	b084      	sub	sp, #16
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004efe:	f3ef 8305 	mrs	r3, IPSR
 8004f02:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f04:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <osDelay+0x1c>
    stat = osErrorISR;
 8004f0a:	f06f 0305 	mvn.w	r3, #5
 8004f0e:	60fb      	str	r3, [r7, #12]
 8004f10:	e007      	b.n	8004f22 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f001 fc8b 	bl	8006838 <vTaskDelay>
    }
  }

  return (stat);
 8004f22:	68fb      	ldr	r3, [r7, #12]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b086      	sub	sp, #24
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f34:	f3ef 8305 	mrs	r3, IPSR
 8004f38:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d003      	beq.n	8004f48 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8004f40:	f06f 0305 	mvn.w	r3, #5
 8004f44:	617b      	str	r3, [r7, #20]
 8004f46:	e019      	b.n	8004f7c <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8004f4c:	f001 fdc6 	bl	8006adc <xTaskGetTickCount>
 8004f50:	4603      	mov	r3, r0
 8004f52:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d009      	beq.n	8004f76 <osDelayUntil+0x4a>
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	db06      	blt.n	8004f76 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8004f68:	f107 0308 	add.w	r3, r7, #8
 8004f6c:	6939      	ldr	r1, [r7, #16]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f001 fbe2 	bl	8006738 <vTaskDelayUntil>
 8004f74:	e002      	b.n	8004f7c <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8004f76:	f06f 0303 	mvn.w	r3, #3
 8004f7a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004f7c:	697b      	ldr	r3, [r7, #20]
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3718      	adds	r7, #24
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
	...

08004f88 <osEventFlagsSet>:
  }

  return ((osEventFlagsId_t)hEventGroup);
}

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b086      	sub	sp, #24
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d003      	beq.n	8004fa4 <osEventFlagsSet+0x1c>
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004fa2:	d303      	bcc.n	8004fac <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8004fa4:	f06f 0303 	mvn.w	r3, #3
 8004fa8:	617b      	str	r3, [r7, #20]
 8004faa:	e028      	b.n	8004ffe <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fac:	f3ef 8305 	mrs	r3, IPSR
 8004fb0:	60fb      	str	r3, [r7, #12]
  return(result);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d01d      	beq.n	8004ff4 <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8004fbc:	f107 0308 	add.w	r3, r7, #8
 8004fc0:	461a      	mov	r2, r3
 8004fc2:	6839      	ldr	r1, [r7, #0]
 8004fc4:	6938      	ldr	r0, [r7, #16]
 8004fc6:	f000 fb79 	bl	80056bc <xEventGroupSetBitsFromISR>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d103      	bne.n	8004fd8 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8004fd0:	f06f 0302 	mvn.w	r3, #2
 8004fd4:	617b      	str	r3, [r7, #20]
 8004fd6:	e012      	b.n	8004ffe <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00d      	beq.n	8004ffe <osEventFlagsSet+0x76>
 8004fe2:	4b09      	ldr	r3, [pc, #36]	@ (8005008 <osEventFlagsSet+0x80>)
 8004fe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	e004      	b.n	8004ffe <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8004ff4:	6839      	ldr	r1, [r7, #0]
 8004ff6:	6938      	ldr	r0, [r7, #16]
 8004ff8:	f000 faa4 	bl	8005544 <xEventGroupSetBits>
 8004ffc:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8004ffe:	697b      	ldr	r3, [r7, #20]
}
 8005000:	4618      	mov	r0, r3
 8005002:	3718      	adds	r7, #24
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	e000ed04 	.word	0xe000ed04

0800500c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800500c:	b580      	push	{r7, lr}
 800500e:	b08c      	sub	sp, #48	@ 0x30
 8005010:	af02      	add	r7, sp, #8
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
 8005018:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <osEventFlagsWait+0x20>
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800502a:	d303      	bcc.n	8005034 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 800502c:	f06f 0303 	mvn.w	r3, #3
 8005030:	61fb      	str	r3, [r7, #28]
 8005032:	e04b      	b.n	80050cc <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005034:	f3ef 8305 	mrs	r3, IPSR
 8005038:	617b      	str	r3, [r7, #20]
  return(result);
 800503a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800503c:	2b00      	cmp	r3, #0
 800503e:	d003      	beq.n	8005048 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 8005040:	f06f 0305 	mvn.w	r3, #5
 8005044:	61fb      	str	r3, [r7, #28]
 8005046:	e041      	b.n	80050cc <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	2b00      	cmp	r3, #0
 8005050:	d002      	beq.n	8005058 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 8005052:	2301      	movs	r3, #1
 8005054:	627b      	str	r3, [r7, #36]	@ 0x24
 8005056:	e001      	b.n	800505c <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 8005058:	2300      	movs	r3, #0
 800505a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d002      	beq.n	800506c <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 8005066:	2300      	movs	r3, #0
 8005068:	623b      	str	r3, [r7, #32]
 800506a:	e001      	b.n	8005070 <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 800506c:	2301      	movs	r3, #1
 800506e:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	6a3a      	ldr	r2, [r7, #32]
 8005078:	68b9      	ldr	r1, [r7, #8]
 800507a:	69b8      	ldr	r0, [r7, #24]
 800507c:	f000 f990 	bl	80053a0 <xEventGroupWaitBits>
 8005080:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f003 0301 	and.w	r3, r3, #1
 8005088:	2b00      	cmp	r3, #0
 800508a:	d010      	beq.n	80050ae <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	69fb      	ldr	r3, [r7, #28]
 8005090:	4013      	ands	r3, r2
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	429a      	cmp	r2, r3
 8005096:	d019      	beq.n	80050cc <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d003      	beq.n	80050a6 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 800509e:	f06f 0301 	mvn.w	r3, #1
 80050a2:	61fb      	str	r3, [r7, #28]
 80050a4:	e012      	b.n	80050cc <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80050a6:	f06f 0302 	mvn.w	r3, #2
 80050aa:	61fb      	str	r3, [r7, #28]
 80050ac:	e00e      	b.n	80050cc <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	4013      	ands	r3, r2
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d109      	bne.n	80050cc <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 80050be:	f06f 0301 	mvn.w	r3, #1
 80050c2:	61fb      	str	r3, [r7, #28]
 80050c4:	e002      	b.n	80050cc <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80050c6:	f06f 0302 	mvn.w	r3, #2
 80050ca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80050cc:	69fb      	ldr	r3, [r7, #28]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3728      	adds	r7, #40	@ 0x28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b08a      	sub	sp, #40	@ 0x28
 80050da:	af02      	add	r7, sp, #8
 80050dc:	60f8      	str	r0, [r7, #12]
 80050de:	60b9      	str	r1, [r7, #8]
 80050e0:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80050e2:	2300      	movs	r3, #0
 80050e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050e6:	f3ef 8305 	mrs	r3, IPSR
 80050ea:	613b      	str	r3, [r7, #16]
  return(result);
 80050ec:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d15f      	bne.n	80051b2 <osMessageQueueNew+0xdc>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d05c      	beq.n	80051b2 <osMessageQueueNew+0xdc>
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d059      	beq.n	80051b2 <osMessageQueueNew+0xdc>
    mem = -1;
 80050fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005102:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d029      	beq.n	800515e <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d012      	beq.n	8005138 <osMessageQueueNew+0x62>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	2b4f      	cmp	r3, #79	@ 0x4f
 8005118:	d90e      	bls.n	8005138 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00a      	beq.n	8005138 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	695a      	ldr	r2, [r3, #20]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	68b9      	ldr	r1, [r7, #8]
 800512a:	fb01 f303 	mul.w	r3, r1, r3
 800512e:	429a      	cmp	r2, r3
 8005130:	d302      	bcc.n	8005138 <osMessageQueueNew+0x62>
        mem = 1;
 8005132:	2301      	movs	r3, #1
 8005134:	61bb      	str	r3, [r7, #24]
 8005136:	e014      	b.n	8005162 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d110      	bne.n	8005162 <osMessageQueueNew+0x8c>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d10c      	bne.n	8005162 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800514c:	2b00      	cmp	r3, #0
 800514e:	d108      	bne.n	8005162 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d104      	bne.n	8005162 <osMessageQueueNew+0x8c>
          mem = 0;
 8005158:	2300      	movs	r3, #0
 800515a:	61bb      	str	r3, [r7, #24]
 800515c:	e001      	b.n	8005162 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800515e:	2300      	movs	r3, #0
 8005160:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	2b01      	cmp	r3, #1
 8005166:	d10b      	bne.n	8005180 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	691a      	ldr	r2, [r3, #16]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	2100      	movs	r1, #0
 8005172:	9100      	str	r1, [sp, #0]
 8005174:	68b9      	ldr	r1, [r7, #8]
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 fbd2 	bl	8005920 <xQueueGenericCreateStatic>
 800517c:	61f8      	str	r0, [r7, #28]
 800517e:	e008      	b.n	8005192 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d105      	bne.n	8005192 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005186:	2200      	movs	r2, #0
 8005188:	68b9      	ldr	r1, [r7, #8]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 fc45 	bl	8005a1a <xQueueGenericCreate>
 8005190:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d00c      	beq.n	80051b2 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d003      	beq.n	80051a6 <osMessageQueueNew+0xd0>
        name = attr->name;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	e001      	b.n	80051aa <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80051aa:	6979      	ldr	r1, [r7, #20]
 80051ac:	69f8      	ldr	r0, [r7, #28]
 80051ae:	f001 f8a7 	bl	8006300 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80051b2:	69fb      	ldr	r3, [r7, #28]
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3720      	adds	r7, #32
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}

080051bc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80051bc:	b580      	push	{r7, lr}
 80051be:	b088      	sub	sp, #32
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	603b      	str	r3, [r7, #0]
 80051c8:	4613      	mov	r3, r2
 80051ca:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80051d0:	2300      	movs	r3, #0
 80051d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051d4:	f3ef 8305 	mrs	r3, IPSR
 80051d8:	617b      	str	r3, [r7, #20]
  return(result);
 80051da:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d028      	beq.n	8005232 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80051e0:	69bb      	ldr	r3, [r7, #24]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d005      	beq.n	80051f2 <osMessageQueuePut+0x36>
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d002      	beq.n	80051f2 <osMessageQueuePut+0x36>
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d003      	beq.n	80051fa <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80051f2:	f06f 0303 	mvn.w	r3, #3
 80051f6:	61fb      	str	r3, [r7, #28]
 80051f8:	e038      	b.n	800526c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80051fa:	2300      	movs	r3, #0
 80051fc:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80051fe:	f107 0210 	add.w	r2, r7, #16
 8005202:	2300      	movs	r3, #0
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	69b8      	ldr	r0, [r7, #24]
 8005208:	f000 fd68 	bl	8005cdc <xQueueGenericSendFromISR>
 800520c:	4603      	mov	r3, r0
 800520e:	2b01      	cmp	r3, #1
 8005210:	d003      	beq.n	800521a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005212:	f06f 0302 	mvn.w	r3, #2
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	e028      	b.n	800526c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d025      	beq.n	800526c <osMessageQueuePut+0xb0>
 8005220:	4b15      	ldr	r3, [pc, #84]	@ (8005278 <osMessageQueuePut+0xbc>)
 8005222:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005226:	601a      	str	r2, [r3, #0]
 8005228:	f3bf 8f4f 	dsb	sy
 800522c:	f3bf 8f6f 	isb	sy
 8005230:	e01c      	b.n	800526c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005232:	69bb      	ldr	r3, [r7, #24]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <osMessageQueuePut+0x82>
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d103      	bne.n	8005246 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800523e:	f06f 0303 	mvn.w	r3, #3
 8005242:	61fb      	str	r3, [r7, #28]
 8005244:	e012      	b.n	800526c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005246:	2300      	movs	r3, #0
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	68b9      	ldr	r1, [r7, #8]
 800524c:	69b8      	ldr	r0, [r7, #24]
 800524e:	f000 fc43 	bl	8005ad8 <xQueueGenericSend>
 8005252:	4603      	mov	r3, r0
 8005254:	2b01      	cmp	r3, #1
 8005256:	d009      	beq.n	800526c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800525e:	f06f 0301 	mvn.w	r3, #1
 8005262:	61fb      	str	r3, [r7, #28]
 8005264:	e002      	b.n	800526c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005266:	f06f 0302 	mvn.w	r3, #2
 800526a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800526c:	69fb      	ldr	r3, [r7, #28]
}
 800526e:	4618      	mov	r0, r3
 8005270:	3720      	adds	r7, #32
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	e000ed04 	.word	0xe000ed04

0800527c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800527c:	b580      	push	{r7, lr}
 800527e:	b088      	sub	sp, #32
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800528e:	2300      	movs	r3, #0
 8005290:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005292:	f3ef 8305 	mrs	r3, IPSR
 8005296:	617b      	str	r3, [r7, #20]
  return(result);
 8005298:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800529a:	2b00      	cmp	r3, #0
 800529c:	d028      	beq.n	80052f0 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <osMessageQueueGet+0x34>
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <osMessageQueueGet+0x34>
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80052b0:	f06f 0303 	mvn.w	r3, #3
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	e037      	b.n	8005328 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80052b8:	2300      	movs	r3, #0
 80052ba:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80052bc:	f107 0310 	add.w	r3, r7, #16
 80052c0:	461a      	mov	r2, r3
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	69b8      	ldr	r0, [r7, #24]
 80052c6:	f000 fe89 	bl	8005fdc <xQueueReceiveFromISR>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d003      	beq.n	80052d8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80052d0:	f06f 0302 	mvn.w	r3, #2
 80052d4:	61fb      	str	r3, [r7, #28]
 80052d6:	e027      	b.n	8005328 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d024      	beq.n	8005328 <osMessageQueueGet+0xac>
 80052de:	4b15      	ldr	r3, [pc, #84]	@ (8005334 <osMessageQueueGet+0xb8>)
 80052e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	f3bf 8f4f 	dsb	sy
 80052ea:	f3bf 8f6f 	isb	sy
 80052ee:	e01b      	b.n	8005328 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80052f0:	69bb      	ldr	r3, [r7, #24]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <osMessageQueueGet+0x80>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d103      	bne.n	8005304 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80052fc:	f06f 0303 	mvn.w	r3, #3
 8005300:	61fb      	str	r3, [r7, #28]
 8005302:	e011      	b.n	8005328 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005304:	683a      	ldr	r2, [r7, #0]
 8005306:	68b9      	ldr	r1, [r7, #8]
 8005308:	69b8      	ldr	r0, [r7, #24]
 800530a:	f000 fd85 	bl	8005e18 <xQueueReceive>
 800530e:	4603      	mov	r3, r0
 8005310:	2b01      	cmp	r3, #1
 8005312:	d009      	beq.n	8005328 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d003      	beq.n	8005322 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800531a:	f06f 0301 	mvn.w	r3, #1
 800531e:	61fb      	str	r3, [r7, #28]
 8005320:	e002      	b.n	8005328 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005322:	f06f 0302 	mvn.w	r3, #2
 8005326:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005328:	69fb      	ldr	r3, [r7, #28]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3720      	adds	r7, #32
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	e000ed04 	.word	0xe000ed04

08005338 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4a07      	ldr	r2, [pc, #28]	@ (8005364 <vApplicationGetIdleTaskMemory+0x2c>)
 8005348:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	4a06      	ldr	r2, [pc, #24]	@ (8005368 <vApplicationGetIdleTaskMemory+0x30>)
 800534e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2280      	movs	r2, #128	@ 0x80
 8005354:	601a      	str	r2, [r3, #0]
}
 8005356:	bf00      	nop
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	20000240 	.word	0x20000240
 8005368:	200002e8 	.word	0x200002e8

0800536c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	4a07      	ldr	r2, [pc, #28]	@ (8005398 <vApplicationGetTimerTaskMemory+0x2c>)
 800537c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	4a06      	ldr	r2, [pc, #24]	@ (800539c <vApplicationGetTimerTaskMemory+0x30>)
 8005382:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800538a:	601a      	str	r2, [r3, #0]
}
 800538c:	bf00      	nop
 800538e:	3714      	adds	r7, #20
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	200004e8 	.word	0x200004e8
 800539c:	20000590 	.word	0x20000590

080053a0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b090      	sub	sp, #64	@ 0x40
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
 80053ac:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80053b2:	2300      	movs	r3, #0
 80053b4:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80053b6:	2300      	movs	r3, #0
 80053b8:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d10b      	bne.n	80053d8 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80053c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c4:	f383 8811 	msr	BASEPRI, r3
 80053c8:	f3bf 8f6f 	isb	sy
 80053cc:	f3bf 8f4f 	dsb	sy
 80053d0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80053d2:	bf00      	nop
 80053d4:	bf00      	nop
 80053d6:	e7fd      	b.n	80053d4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053de:	d30b      	bcc.n	80053f8 <xEventGroupWaitBits+0x58>
	__asm volatile
 80053e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e4:	f383 8811 	msr	BASEPRI, r3
 80053e8:	f3bf 8f6f 	isb	sy
 80053ec:	f3bf 8f4f 	dsb	sy
 80053f0:	61fb      	str	r3, [r7, #28]
}
 80053f2:	bf00      	nop
 80053f4:	bf00      	nop
 80053f6:	e7fd      	b.n	80053f4 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d10b      	bne.n	8005416 <xEventGroupWaitBits+0x76>
	__asm volatile
 80053fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005402:	f383 8811 	msr	BASEPRI, r3
 8005406:	f3bf 8f6f 	isb	sy
 800540a:	f3bf 8f4f 	dsb	sy
 800540e:	61bb      	str	r3, [r7, #24]
}
 8005410:	bf00      	nop
 8005412:	bf00      	nop
 8005414:	e7fd      	b.n	8005412 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005416:	f001 ff5d 	bl	80072d4 <xTaskGetSchedulerState>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d102      	bne.n	8005426 <xEventGroupWaitBits+0x86>
 8005420:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <xEventGroupWaitBits+0x8a>
 8005426:	2301      	movs	r3, #1
 8005428:	e000      	b.n	800542c <xEventGroupWaitBits+0x8c>
 800542a:	2300      	movs	r3, #0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10b      	bne.n	8005448 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	617b      	str	r3, [r7, #20]
}
 8005442:	bf00      	nop
 8005444:	bf00      	nop
 8005446:	e7fd      	b.n	8005444 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8005448:	f001 fa9c 	bl	8006984 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800544c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	68b9      	ldr	r1, [r7, #8]
 8005456:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005458:	f000 f90d 	bl	8005676 <prvTestWaitCondition>
 800545c:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 800545e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00e      	beq.n	8005482 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8005464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005466:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8005468:	2300      	movs	r3, #0
 800546a:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d028      	beq.n	80054c4 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	43db      	mvns	r3, r3
 800547a:	401a      	ands	r2, r3
 800547c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	e020      	b.n	80054c4 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8005482:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005484:	2b00      	cmp	r3, #0
 8005486:	d104      	bne.n	8005492 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8005488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800548a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 800548c:	2301      	movs	r3, #1
 800548e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005490:	e018      	b.n	80054c4 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8005498:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800549a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800549e:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80054a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054ac:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80054ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b0:	1d18      	adds	r0, r3, #4
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b6:	4313      	orrs	r3, r2
 80054b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054ba:	4619      	mov	r1, r3
 80054bc:	f001 fc76 	bl	8006dac <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 80054c0:	2300      	movs	r3, #0
 80054c2:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 80054c4:	f001 fa6c 	bl	80069a0 <xTaskResumeAll>
 80054c8:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 80054ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d031      	beq.n	8005534 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 80054d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d107      	bne.n	80054e6 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 80054d6:	4b1a      	ldr	r3, [pc, #104]	@ (8005540 <xEventGroupWaitBits+0x1a0>)
 80054d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 80054e6:	f001 ff83 	bl	80073f0 <uxTaskResetEventItemValue>
 80054ea:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 80054ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d11a      	bne.n	800552c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 80054f6:	f002 fc8f 	bl	8007e18 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80054fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	68b9      	ldr	r1, [r7, #8]
 8005504:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005506:	f000 f8b6 	bl	8005676 <prvTestWaitCondition>
 800550a:	4603      	mov	r3, r0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d009      	beq.n	8005524 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d006      	beq.n	8005524 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8005516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	43db      	mvns	r3, r3
 800551e:	401a      	ands	r2, r3
 8005520:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005522:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8005524:	2301      	movs	r3, #1
 8005526:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8005528:	f002 fca8 	bl	8007e7c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800552c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800552e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005532:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8005534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005536:	4618      	mov	r0, r3
 8005538:	3740      	adds	r7, #64	@ 0x40
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
 800553e:	bf00      	nop
 8005540:	e000ed04 	.word	0xe000ed04

08005544 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b08e      	sub	sp, #56	@ 0x38
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 800554e:	2300      	movs	r3, #0
 8005550:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8005556:	2300      	movs	r3, #0
 8005558:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10b      	bne.n	8005578 <xEventGroupSetBits+0x34>
	__asm volatile
 8005560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	613b      	str	r3, [r7, #16]
}
 8005572:	bf00      	nop
 8005574:	bf00      	nop
 8005576:	e7fd      	b.n	8005574 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800557e:	d30b      	bcc.n	8005598 <xEventGroupSetBits+0x54>
	__asm volatile
 8005580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005584:	f383 8811 	msr	BASEPRI, r3
 8005588:	f3bf 8f6f 	isb	sy
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	60fb      	str	r3, [r7, #12]
}
 8005592:	bf00      	nop
 8005594:	bf00      	nop
 8005596:	e7fd      	b.n	8005594 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8005598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559a:	3304      	adds	r3, #4
 800559c:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	3308      	adds	r3, #8
 80055a2:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 80055a4:	f001 f9ee 	bl	8006984 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 80055a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 80055ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	431a      	orrs	r2, r3
 80055b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055b8:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 80055ba:	e03c      	b.n	8005636 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 80055bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80055c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80055c8:	2300      	movs	r3, #0
 80055ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80055d2:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80055da:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d108      	bne.n	80055f8 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80055e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	4013      	ands	r3, r2
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00b      	beq.n	800560a <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 80055f2:	2301      	movs	r3, #1
 80055f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055f6:	e008      	b.n	800560a <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	4013      	ands	r3, r2
 8005600:	69ba      	ldr	r2, [r7, #24]
 8005602:	429a      	cmp	r2, r3
 8005604:	d101      	bne.n	800560a <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8005606:	2301      	movs	r3, #1
 8005608:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 800560a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560c:	2b00      	cmp	r3, #0
 800560e:	d010      	beq.n	8005632 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d003      	beq.n	8005622 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 800561a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	4313      	orrs	r3, r2
 8005620:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800562a:	4619      	mov	r1, r3
 800562c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800562e:	f001 fc8b 	bl	8006f48 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8005636:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	429a      	cmp	r2, r3
 800563c:	d1be      	bne.n	80055bc <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 800563e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005644:	43db      	mvns	r3, r3
 8005646:	401a      	ands	r2, r3
 8005648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564a:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800564c:	f001 f9a8 	bl	80069a0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8005650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005652:	681b      	ldr	r3, [r3, #0]
}
 8005654:	4618      	mov	r0, r3
 8005656:	3738      	adds	r7, #56	@ 0x38
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8005666:	6839      	ldr	r1, [r7, #0]
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f7ff ff6b 	bl	8005544 <xEventGroupSetBits>
}
 800566e:	bf00      	nop
 8005670:	3708      	adds	r7, #8
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}

08005676 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8005676:	b480      	push	{r7}
 8005678:	b087      	sub	sp, #28
 800567a:	af00      	add	r7, sp, #0
 800567c:	60f8      	str	r0, [r7, #12]
 800567e:	60b9      	str	r1, [r7, #8]
 8005680:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8005682:	2300      	movs	r3, #0
 8005684:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d107      	bne.n	800569c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4013      	ands	r3, r2
 8005692:	2b00      	cmp	r3, #0
 8005694:	d00a      	beq.n	80056ac <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8005696:	2301      	movs	r3, #1
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	e007      	b.n	80056ac <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	4013      	ands	r3, r2
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d101      	bne.n	80056ac <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80056a8:	2301      	movs	r3, #1
 80056aa:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80056ac:	697b      	ldr	r3, [r7, #20]
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	371c      	adds	r7, #28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
	...

080056bc <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	68f9      	ldr	r1, [r7, #12]
 80056ce:	4804      	ldr	r0, [pc, #16]	@ (80056e0 <xEventGroupSetBitsFromISR+0x24>)
 80056d0:	f002 fa54 	bl	8007b7c <xTimerPendFunctionCallFromISR>
 80056d4:	6178      	str	r0, [r7, #20]

		return xReturn;
 80056d6:	697b      	ldr	r3, [r7, #20]
	}
 80056d8:	4618      	mov	r0, r3
 80056da:	3718      	adds	r7, #24
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	0800565d 	.word	0x0800565d

080056e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f103 0208 	add.w	r2, r3, #8
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	f04f 32ff 	mov.w	r2, #4294967295
 80056fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f103 0208 	add.w	r2, r3, #8
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f103 0208 	add.w	r2, r3, #8
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2200      	movs	r2, #0
 8005730:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005732:	bf00      	nop
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr

0800573e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800573e:	b480      	push	{r7}
 8005740:	b085      	sub	sp, #20
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
 8005746:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	683a      	ldr	r2, [r7, #0]
 8005762:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	683a      	ldr	r2, [r7, #0]
 8005768:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	687a      	ldr	r2, [r7, #4]
 800576e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	1c5a      	adds	r2, r3, #1
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	601a      	str	r2, [r3, #0]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800579c:	d103      	bne.n	80057a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	60fb      	str	r3, [r7, #12]
 80057a4:	e00c      	b.n	80057c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3308      	adds	r3, #8
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	e002      	b.n	80057b4 <vListInsert+0x2e>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	60fb      	str	r3, [r7, #12]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	68ba      	ldr	r2, [r7, #8]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d2f6      	bcs.n	80057ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	683a      	ldr	r2, [r7, #0]
 80057ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	683a      	ldr	r2, [r7, #0]
 80057da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	1c5a      	adds	r2, r3, #1
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	601a      	str	r2, [r3, #0]
}
 80057ec:	bf00      	nop
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	6892      	ldr	r2, [r2, #8]
 800580e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	6852      	ldr	r2, [r2, #4]
 8005818:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	429a      	cmp	r2, r3
 8005822:	d103      	bne.n	800582c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	1e5a      	subs	r2, r3, #1
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3714      	adds	r7, #20
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
 8005854:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10b      	bne.n	8005878 <xQueueGenericReset+0x2c>
	__asm volatile
 8005860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	60bb      	str	r3, [r7, #8]
}
 8005872:	bf00      	nop
 8005874:	bf00      	nop
 8005876:	e7fd      	b.n	8005874 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005878:	f002 face 	bl	8007e18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005884:	68f9      	ldr	r1, [r7, #12]
 8005886:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005888:	fb01 f303 	mul.w	r3, r1, r3
 800588c:	441a      	add	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a8:	3b01      	subs	r3, #1
 80058aa:	68f9      	ldr	r1, [r7, #12]
 80058ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058ae:	fb01 f303 	mul.w	r3, r1, r3
 80058b2:	441a      	add	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	22ff      	movs	r2, #255	@ 0xff
 80058bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	22ff      	movs	r2, #255	@ 0xff
 80058c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d114      	bne.n	80058f8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d01a      	beq.n	800590c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	3310      	adds	r3, #16
 80058da:	4618      	mov	r0, r3
 80058dc:	f001 fad0 	bl	8006e80 <xTaskRemoveFromEventList>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d012      	beq.n	800590c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80058e6:	4b0d      	ldr	r3, [pc, #52]	@ (800591c <xQueueGenericReset+0xd0>)
 80058e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058ec:	601a      	str	r2, [r3, #0]
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	e009      	b.n	800590c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	3310      	adds	r3, #16
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7ff fef1 	bl	80056e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3324      	adds	r3, #36	@ 0x24
 8005906:	4618      	mov	r0, r3
 8005908:	f7ff feec 	bl	80056e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800590c:	f002 fab6 	bl	8007e7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005910:	2301      	movs	r3, #1
}
 8005912:	4618      	mov	r0, r3
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	e000ed04 	.word	0xe000ed04

08005920 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005920:	b580      	push	{r7, lr}
 8005922:	b08e      	sub	sp, #56	@ 0x38
 8005924:	af02      	add	r7, sp, #8
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
 800592c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10b      	bne.n	800594c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005938:	f383 8811 	msr	BASEPRI, r3
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f3bf 8f4f 	dsb	sy
 8005944:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005946:	bf00      	nop
 8005948:	bf00      	nop
 800594a:	e7fd      	b.n	8005948 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10b      	bne.n	800596a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005964:	bf00      	nop
 8005966:	bf00      	nop
 8005968:	e7fd      	b.n	8005966 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d002      	beq.n	8005976 <xQueueGenericCreateStatic+0x56>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <xQueueGenericCreateStatic+0x5a>
 8005976:	2301      	movs	r3, #1
 8005978:	e000      	b.n	800597c <xQueueGenericCreateStatic+0x5c>
 800597a:	2300      	movs	r3, #0
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10b      	bne.n	8005998 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005984:	f383 8811 	msr	BASEPRI, r3
 8005988:	f3bf 8f6f 	isb	sy
 800598c:	f3bf 8f4f 	dsb	sy
 8005990:	623b      	str	r3, [r7, #32]
}
 8005992:	bf00      	nop
 8005994:	bf00      	nop
 8005996:	e7fd      	b.n	8005994 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d102      	bne.n	80059a4 <xQueueGenericCreateStatic+0x84>
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <xQueueGenericCreateStatic+0x88>
 80059a4:	2301      	movs	r3, #1
 80059a6:	e000      	b.n	80059aa <xQueueGenericCreateStatic+0x8a>
 80059a8:	2300      	movs	r3, #0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10b      	bne.n	80059c6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80059ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b2:	f383 8811 	msr	BASEPRI, r3
 80059b6:	f3bf 8f6f 	isb	sy
 80059ba:	f3bf 8f4f 	dsb	sy
 80059be:	61fb      	str	r3, [r7, #28]
}
 80059c0:	bf00      	nop
 80059c2:	bf00      	nop
 80059c4:	e7fd      	b.n	80059c2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80059c6:	2350      	movs	r3, #80	@ 0x50
 80059c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	2b50      	cmp	r3, #80	@ 0x50
 80059ce:	d00b      	beq.n	80059e8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80059d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d4:	f383 8811 	msr	BASEPRI, r3
 80059d8:	f3bf 8f6f 	isb	sy
 80059dc:	f3bf 8f4f 	dsb	sy
 80059e0:	61bb      	str	r3, [r7, #24]
}
 80059e2:	bf00      	nop
 80059e4:	bf00      	nop
 80059e6:	e7fd      	b.n	80059e4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80059e8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80059ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00d      	beq.n	8005a10 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80059f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80059fc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	4613      	mov	r3, r2
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	68b9      	ldr	r1, [r7, #8]
 8005a0a:	68f8      	ldr	r0, [r7, #12]
 8005a0c:	f000 f840 	bl	8005a90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3730      	adds	r7, #48	@ 0x30
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b08a      	sub	sp, #40	@ 0x28
 8005a1e:	af02      	add	r7, sp, #8
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	4613      	mov	r3, r2
 8005a26:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10b      	bne.n	8005a46 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a32:	f383 8811 	msr	BASEPRI, r3
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	613b      	str	r3, [r7, #16]
}
 8005a40:	bf00      	nop
 8005a42:	bf00      	nop
 8005a44:	e7fd      	b.n	8005a42 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	68ba      	ldr	r2, [r7, #8]
 8005a4a:	fb02 f303 	mul.w	r3, r2, r3
 8005a4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	3350      	adds	r3, #80	@ 0x50
 8005a54:	4618      	mov	r0, r3
 8005a56:	f002 fb01 	bl	800805c <pvPortMalloc>
 8005a5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d011      	beq.n	8005a86 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	3350      	adds	r3, #80	@ 0x50
 8005a6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a74:	79fa      	ldrb	r2, [r7, #7]
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	9300      	str	r3, [sp, #0]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	68b9      	ldr	r1, [r7, #8]
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f000 f805 	bl	8005a90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a86:	69bb      	ldr	r3, [r7, #24]
	}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	3720      	adds	r7, #32
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	bd80      	pop	{r7, pc}

08005a90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
 8005a9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d103      	bne.n	8005aac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	601a      	str	r2, [r3, #0]
 8005aaa:	e002      	b.n	8005ab2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005abe:	2101      	movs	r1, #1
 8005ac0:	69b8      	ldr	r0, [r7, #24]
 8005ac2:	f7ff fec3 	bl	800584c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	78fa      	ldrb	r2, [r7, #3]
 8005aca:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ace:	bf00      	nop
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b08e      	sub	sp, #56	@ 0x38
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
 8005ae4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10b      	bne.n	8005b0c <xQueueGenericSend+0x34>
	__asm volatile
 8005af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af8:	f383 8811 	msr	BASEPRI, r3
 8005afc:	f3bf 8f6f 	isb	sy
 8005b00:	f3bf 8f4f 	dsb	sy
 8005b04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b06:	bf00      	nop
 8005b08:	bf00      	nop
 8005b0a:	e7fd      	b.n	8005b08 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d103      	bne.n	8005b1a <xQueueGenericSend+0x42>
 8005b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d101      	bne.n	8005b1e <xQueueGenericSend+0x46>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e000      	b.n	8005b20 <xQueueGenericSend+0x48>
 8005b1e:	2300      	movs	r3, #0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d10b      	bne.n	8005b3c <xQueueGenericSend+0x64>
	__asm volatile
 8005b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b28:	f383 8811 	msr	BASEPRI, r3
 8005b2c:	f3bf 8f6f 	isb	sy
 8005b30:	f3bf 8f4f 	dsb	sy
 8005b34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b36:	bf00      	nop
 8005b38:	bf00      	nop
 8005b3a:	e7fd      	b.n	8005b38 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d103      	bne.n	8005b4a <xQueueGenericSend+0x72>
 8005b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d101      	bne.n	8005b4e <xQueueGenericSend+0x76>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	e000      	b.n	8005b50 <xQueueGenericSend+0x78>
 8005b4e:	2300      	movs	r3, #0
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10b      	bne.n	8005b6c <xQueueGenericSend+0x94>
	__asm volatile
 8005b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b58:	f383 8811 	msr	BASEPRI, r3
 8005b5c:	f3bf 8f6f 	isb	sy
 8005b60:	f3bf 8f4f 	dsb	sy
 8005b64:	623b      	str	r3, [r7, #32]
}
 8005b66:	bf00      	nop
 8005b68:	bf00      	nop
 8005b6a:	e7fd      	b.n	8005b68 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b6c:	f001 fbb2 	bl	80072d4 <xTaskGetSchedulerState>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d102      	bne.n	8005b7c <xQueueGenericSend+0xa4>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d101      	bne.n	8005b80 <xQueueGenericSend+0xa8>
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e000      	b.n	8005b82 <xQueueGenericSend+0xaa>
 8005b80:	2300      	movs	r3, #0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10b      	bne.n	8005b9e <xQueueGenericSend+0xc6>
	__asm volatile
 8005b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	61fb      	str	r3, [r7, #28]
}
 8005b98:	bf00      	nop
 8005b9a:	bf00      	nop
 8005b9c:	e7fd      	b.n	8005b9a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b9e:	f002 f93b 	bl	8007e18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d302      	bcc.n	8005bb4 <xQueueGenericSend+0xdc>
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d129      	bne.n	8005c08 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005bb4:	683a      	ldr	r2, [r7, #0]
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005bba:	f000 fa91 	bl	80060e0 <prvCopyDataToQueue>
 8005bbe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d010      	beq.n	8005bea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bca:	3324      	adds	r3, #36	@ 0x24
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f001 f957 	bl	8006e80 <xTaskRemoveFromEventList>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d013      	beq.n	8005c00 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005bd8:	4b3f      	ldr	r3, [pc, #252]	@ (8005cd8 <xQueueGenericSend+0x200>)
 8005bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bde:	601a      	str	r2, [r3, #0]
 8005be0:	f3bf 8f4f 	dsb	sy
 8005be4:	f3bf 8f6f 	isb	sy
 8005be8:	e00a      	b.n	8005c00 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d007      	beq.n	8005c00 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005bf0:	4b39      	ldr	r3, [pc, #228]	@ (8005cd8 <xQueueGenericSend+0x200>)
 8005bf2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005c00:	f002 f93c 	bl	8007e7c <vPortExitCritical>
				return pdPASS;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e063      	b.n	8005cd0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d103      	bne.n	8005c16 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005c0e:	f002 f935 	bl	8007e7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005c12:	2300      	movs	r3, #0
 8005c14:	e05c      	b.n	8005cd0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d106      	bne.n	8005c2a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c1c:	f107 0314 	add.w	r3, r7, #20
 8005c20:	4618      	mov	r0, r3
 8005c22:	f001 f9f5 	bl	8007010 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005c26:	2301      	movs	r3, #1
 8005c28:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c2a:	f002 f927 	bl	8007e7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c2e:	f000 fea9 	bl	8006984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c32:	f002 f8f1 	bl	8007e18 <vPortEnterCritical>
 8005c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c3c:	b25b      	sxtb	r3, r3
 8005c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c42:	d103      	bne.n	8005c4c <xQueueGenericSend+0x174>
 8005c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c52:	b25b      	sxtb	r3, r3
 8005c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c58:	d103      	bne.n	8005c62 <xQueueGenericSend+0x18a>
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c62:	f002 f90b 	bl	8007e7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005c66:	1d3a      	adds	r2, r7, #4
 8005c68:	f107 0314 	add.w	r3, r7, #20
 8005c6c:	4611      	mov	r1, r2
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f001 f9e4 	bl	800703c <xTaskCheckForTimeOut>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d124      	bne.n	8005cc4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005c7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c7c:	f000 fb28 	bl	80062d0 <prvIsQueueFull>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d018      	beq.n	8005cb8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	3310      	adds	r3, #16
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	4611      	mov	r1, r2
 8005c8e:	4618      	mov	r0, r3
 8005c90:	f001 f866 	bl	8006d60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005c94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c96:	f000 fab3 	bl	8006200 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005c9a:	f000 fe81 	bl	80069a0 <xTaskResumeAll>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	f47f af7c 	bne.w	8005b9e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8005cd8 <xQueueGenericSend+0x200>)
 8005ca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	f3bf 8f4f 	dsb	sy
 8005cb2:	f3bf 8f6f 	isb	sy
 8005cb6:	e772      	b.n	8005b9e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005cb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005cba:	f000 faa1 	bl	8006200 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005cbe:	f000 fe6f 	bl	80069a0 <xTaskResumeAll>
 8005cc2:	e76c      	b.n	8005b9e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005cc4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005cc6:	f000 fa9b 	bl	8006200 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005cca:	f000 fe69 	bl	80069a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005cce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3738      	adds	r7, #56	@ 0x38
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	e000ed04 	.word	0xe000ed04

08005cdc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b090      	sub	sp, #64	@ 0x40
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d10b      	bne.n	8005d0c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d06:	bf00      	nop
 8005d08:	bf00      	nop
 8005d0a:	e7fd      	b.n	8005d08 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d103      	bne.n	8005d1a <xQueueGenericSendFromISR+0x3e>
 8005d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <xQueueGenericSendFromISR+0x42>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e000      	b.n	8005d20 <xQueueGenericSendFromISR+0x44>
 8005d1e:	2300      	movs	r3, #0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10b      	bne.n	8005d3c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d28:	f383 8811 	msr	BASEPRI, r3
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f3bf 8f4f 	dsb	sy
 8005d34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d36:	bf00      	nop
 8005d38:	bf00      	nop
 8005d3a:	e7fd      	b.n	8005d38 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d103      	bne.n	8005d4a <xQueueGenericSendFromISR+0x6e>
 8005d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d101      	bne.n	8005d4e <xQueueGenericSendFromISR+0x72>
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e000      	b.n	8005d50 <xQueueGenericSendFromISR+0x74>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10b      	bne.n	8005d6c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d58:	f383 8811 	msr	BASEPRI, r3
 8005d5c:	f3bf 8f6f 	isb	sy
 8005d60:	f3bf 8f4f 	dsb	sy
 8005d64:	623b      	str	r3, [r7, #32]
}
 8005d66:	bf00      	nop
 8005d68:	bf00      	nop
 8005d6a:	e7fd      	b.n	8005d68 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005d6c:	f002 f934 	bl	8007fd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005d70:	f3ef 8211 	mrs	r2, BASEPRI
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	61fa      	str	r2, [r7, #28]
 8005d86:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005d88:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d8a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d302      	bcc.n	8005d9e <xQueueGenericSendFromISR+0xc2>
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d12f      	bne.n	8005dfe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005da0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005da4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	68b9      	ldr	r1, [r7, #8]
 8005db2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005db4:	f000 f994 	bl	80060e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005db8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc0:	d112      	bne.n	8005de8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d016      	beq.n	8005df8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dcc:	3324      	adds	r3, #36	@ 0x24
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f001 f856 	bl	8006e80 <xTaskRemoveFromEventList>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00e      	beq.n	8005df8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d00b      	beq.n	8005df8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	e007      	b.n	8005df8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005de8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005dec:	3301      	adds	r3, #1
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	b25a      	sxtb	r2, r3
 8005df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005dfc:	e001      	b.n	8005e02 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e04:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005e0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3740      	adds	r7, #64	@ 0x40
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08c      	sub	sp, #48	@ 0x30
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005e24:	2300      	movs	r3, #0
 8005e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d10b      	bne.n	8005e4a <xQueueReceive+0x32>
	__asm volatile
 8005e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e36:	f383 8811 	msr	BASEPRI, r3
 8005e3a:	f3bf 8f6f 	isb	sy
 8005e3e:	f3bf 8f4f 	dsb	sy
 8005e42:	623b      	str	r3, [r7, #32]
}
 8005e44:	bf00      	nop
 8005e46:	bf00      	nop
 8005e48:	e7fd      	b.n	8005e46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d103      	bne.n	8005e58 <xQueueReceive+0x40>
 8005e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <xQueueReceive+0x44>
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e000      	b.n	8005e5e <xQueueReceive+0x46>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d10b      	bne.n	8005e7a <xQueueReceive+0x62>
	__asm volatile
 8005e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e66:	f383 8811 	msr	BASEPRI, r3
 8005e6a:	f3bf 8f6f 	isb	sy
 8005e6e:	f3bf 8f4f 	dsb	sy
 8005e72:	61fb      	str	r3, [r7, #28]
}
 8005e74:	bf00      	nop
 8005e76:	bf00      	nop
 8005e78:	e7fd      	b.n	8005e76 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005e7a:	f001 fa2b 	bl	80072d4 <xTaskGetSchedulerState>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d102      	bne.n	8005e8a <xQueueReceive+0x72>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <xQueueReceive+0x76>
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e000      	b.n	8005e90 <xQueueReceive+0x78>
 8005e8e:	2300      	movs	r3, #0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10b      	bne.n	8005eac <xQueueReceive+0x94>
	__asm volatile
 8005e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e98:	f383 8811 	msr	BASEPRI, r3
 8005e9c:	f3bf 8f6f 	isb	sy
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	61bb      	str	r3, [r7, #24]
}
 8005ea6:	bf00      	nop
 8005ea8:	bf00      	nop
 8005eaa:	e7fd      	b.n	8005ea8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005eac:	f001 ffb4 	bl	8007e18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005eb4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01f      	beq.n	8005efc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005ebc:	68b9      	ldr	r1, [r7, #8]
 8005ebe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ec0:	f000 f978 	bl	80061b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec6:	1e5a      	subs	r2, r3, #1
 8005ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ece:	691b      	ldr	r3, [r3, #16]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d00f      	beq.n	8005ef4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed6:	3310      	adds	r3, #16
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f000 ffd1 	bl	8006e80 <xTaskRemoveFromEventList>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d007      	beq.n	8005ef4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005ee4:	4b3c      	ldr	r3, [pc, #240]	@ (8005fd8 <xQueueReceive+0x1c0>)
 8005ee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eea:	601a      	str	r2, [r3, #0]
 8005eec:	f3bf 8f4f 	dsb	sy
 8005ef0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ef4:	f001 ffc2 	bl	8007e7c <vPortExitCritical>
				return pdPASS;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e069      	b.n	8005fd0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d103      	bne.n	8005f0a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f02:	f001 ffbb 	bl	8007e7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005f06:	2300      	movs	r3, #0
 8005f08:	e062      	b.n	8005fd0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d106      	bne.n	8005f1e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f10:	f107 0310 	add.w	r3, r7, #16
 8005f14:	4618      	mov	r0, r3
 8005f16:	f001 f87b 	bl	8007010 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f1e:	f001 ffad 	bl	8007e7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f22:	f000 fd2f 	bl	8006984 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f26:	f001 ff77 	bl	8007e18 <vPortEnterCritical>
 8005f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f30:	b25b      	sxtb	r3, r3
 8005f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f36:	d103      	bne.n	8005f40 <xQueueReceive+0x128>
 8005f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f46:	b25b      	sxtb	r3, r3
 8005f48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4c:	d103      	bne.n	8005f56 <xQueueReceive+0x13e>
 8005f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f56:	f001 ff91 	bl	8007e7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f5a:	1d3a      	adds	r2, r7, #4
 8005f5c:	f107 0310 	add.w	r3, r7, #16
 8005f60:	4611      	mov	r1, r2
 8005f62:	4618      	mov	r0, r3
 8005f64:	f001 f86a 	bl	800703c <xTaskCheckForTimeOut>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d123      	bne.n	8005fb6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f70:	f000 f998 	bl	80062a4 <prvIsQueueEmpty>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d017      	beq.n	8005faa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7c:	3324      	adds	r3, #36	@ 0x24
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	4611      	mov	r1, r2
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 feec 	bl	8006d60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f8a:	f000 f939 	bl	8006200 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f8e:	f000 fd07 	bl	80069a0 <xTaskResumeAll>
 8005f92:	4603      	mov	r3, r0
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d189      	bne.n	8005eac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005f98:	4b0f      	ldr	r3, [pc, #60]	@ (8005fd8 <xQueueReceive+0x1c0>)
 8005f9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f9e:	601a      	str	r2, [r3, #0]
 8005fa0:	f3bf 8f4f 	dsb	sy
 8005fa4:	f3bf 8f6f 	isb	sy
 8005fa8:	e780      	b.n	8005eac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005faa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fac:	f000 f928 	bl	8006200 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005fb0:	f000 fcf6 	bl	80069a0 <xTaskResumeAll>
 8005fb4:	e77a      	b.n	8005eac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005fb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fb8:	f000 f922 	bl	8006200 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005fbc:	f000 fcf0 	bl	80069a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005fc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fc2:	f000 f96f 	bl	80062a4 <prvIsQueueEmpty>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f43f af6f 	beq.w	8005eac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005fce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3730      	adds	r7, #48	@ 0x30
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}
 8005fd8:	e000ed04 	.word	0xe000ed04

08005fdc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b08e      	sub	sp, #56	@ 0x38
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	60f8      	str	r0, [r7, #12]
 8005fe4:	60b9      	str	r1, [r7, #8]
 8005fe6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10b      	bne.n	800600a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff6:	f383 8811 	msr	BASEPRI, r3
 8005ffa:	f3bf 8f6f 	isb	sy
 8005ffe:	f3bf 8f4f 	dsb	sy
 8006002:	623b      	str	r3, [r7, #32]
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	e7fd      	b.n	8006006 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d103      	bne.n	8006018 <xQueueReceiveFromISR+0x3c>
 8006010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <xQueueReceiveFromISR+0x40>
 8006018:	2301      	movs	r3, #1
 800601a:	e000      	b.n	800601e <xQueueReceiveFromISR+0x42>
 800601c:	2300      	movs	r3, #0
 800601e:	2b00      	cmp	r3, #0
 8006020:	d10b      	bne.n	800603a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006026:	f383 8811 	msr	BASEPRI, r3
 800602a:	f3bf 8f6f 	isb	sy
 800602e:	f3bf 8f4f 	dsb	sy
 8006032:	61fb      	str	r3, [r7, #28]
}
 8006034:	bf00      	nop
 8006036:	bf00      	nop
 8006038:	e7fd      	b.n	8006036 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800603a:	f001 ffcd 	bl	8007fd8 <vPortValidateInterruptPriority>
	__asm volatile
 800603e:	f3ef 8211 	mrs	r2, BASEPRI
 8006042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006046:	f383 8811 	msr	BASEPRI, r3
 800604a:	f3bf 8f6f 	isb	sy
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	61ba      	str	r2, [r7, #24]
 8006054:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006056:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006058:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800605a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800605e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006060:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006062:	2b00      	cmp	r3, #0
 8006064:	d02f      	beq.n	80060c6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800606c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006070:	68b9      	ldr	r1, [r7, #8]
 8006072:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006074:	f000 f89e 	bl	80061b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	1e5a      	subs	r2, r3, #1
 800607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006080:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006088:	d112      	bne.n	80060b0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800608a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d016      	beq.n	80060c0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006094:	3310      	adds	r3, #16
 8006096:	4618      	mov	r0, r3
 8006098:	f000 fef2 	bl	8006e80 <xTaskRemoveFromEventList>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00e      	beq.n	80060c0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d00b      	beq.n	80060c0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	601a      	str	r2, [r3, #0]
 80060ae:	e007      	b.n	80060c0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80060b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80060b4:	3301      	adds	r3, #1
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	b25a      	sxtb	r2, r3
 80060ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80060c0:	2301      	movs	r3, #1
 80060c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060c4:	e001      	b.n	80060ca <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80060c6:	2300      	movs	r3, #0
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80060ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f383 8811 	msr	BASEPRI, r3
}
 80060d4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80060d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3738      	adds	r7, #56	@ 0x38
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80060ec:	2300      	movs	r3, #0
 80060ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10d      	bne.n	800611a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d14d      	bne.n	80061a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	4618      	mov	r0, r3
 800610c:	f001 f900 	bl	8007310 <xTaskPriorityDisinherit>
 8006110:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	609a      	str	r2, [r3, #8]
 8006118:	e043      	b.n	80061a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d119      	bne.n	8006154 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6858      	ldr	r0, [r3, #4]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006128:	461a      	mov	r2, r3
 800612a:	68b9      	ldr	r1, [r7, #8]
 800612c:	f002 fa38 	bl	80085a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006138:	441a      	add	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	685a      	ldr	r2, [r3, #4]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	429a      	cmp	r2, r3
 8006148:	d32b      	bcc.n	80061a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	605a      	str	r2, [r3, #4]
 8006152:	e026      	b.n	80061a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	68d8      	ldr	r0, [r3, #12]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800615c:	461a      	mov	r2, r3
 800615e:	68b9      	ldr	r1, [r7, #8]
 8006160:	f002 fa1e 	bl	80085a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	68da      	ldr	r2, [r3, #12]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800616c:	425b      	negs	r3, r3
 800616e:	441a      	add	r2, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	68da      	ldr	r2, [r3, #12]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	429a      	cmp	r2, r3
 800617e:	d207      	bcs.n	8006190 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	689a      	ldr	r2, [r3, #8]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006188:	425b      	negs	r3, r3
 800618a:	441a      	add	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2b02      	cmp	r3, #2
 8006194:	d105      	bne.n	80061a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	3b01      	subs	r3, #1
 80061a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	1c5a      	adds	r2, r3, #1
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80061aa:	697b      	ldr	r3, [r7, #20]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d018      	beq.n	80061f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ce:	441a      	add	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68da      	ldr	r2, [r3, #12]
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d303      	bcc.n	80061e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	68d9      	ldr	r1, [r3, #12]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f0:	461a      	mov	r2, r3
 80061f2:	6838      	ldr	r0, [r7, #0]
 80061f4:	f002 f9d4 	bl	80085a0 <memcpy>
	}
}
 80061f8:	bf00      	nop
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}

08006200 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b084      	sub	sp, #16
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006208:	f001 fe06 	bl	8007e18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006212:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006214:	e011      	b.n	800623a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800621a:	2b00      	cmp	r3, #0
 800621c:	d012      	beq.n	8006244 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	3324      	adds	r3, #36	@ 0x24
 8006222:	4618      	mov	r0, r3
 8006224:	f000 fe2c 	bl	8006e80 <xTaskRemoveFromEventList>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d001      	beq.n	8006232 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800622e:	f000 ff69 	bl	8007104 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006232:	7bfb      	ldrb	r3, [r7, #15]
 8006234:	3b01      	subs	r3, #1
 8006236:	b2db      	uxtb	r3, r3
 8006238:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800623a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800623e:	2b00      	cmp	r3, #0
 8006240:	dce9      	bgt.n	8006216 <prvUnlockQueue+0x16>
 8006242:	e000      	b.n	8006246 <prvUnlockQueue+0x46>
					break;
 8006244:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	22ff      	movs	r2, #255	@ 0xff
 800624a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800624e:	f001 fe15 	bl	8007e7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006252:	f001 fde1 	bl	8007e18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800625c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800625e:	e011      	b.n	8006284 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d012      	beq.n	800628e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3310      	adds	r3, #16
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fe07 	bl	8006e80 <xTaskRemoveFromEventList>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006278:	f000 ff44 	bl	8007104 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800627c:	7bbb      	ldrb	r3, [r7, #14]
 800627e:	3b01      	subs	r3, #1
 8006280:	b2db      	uxtb	r3, r3
 8006282:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006284:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006288:	2b00      	cmp	r3, #0
 800628a:	dce9      	bgt.n	8006260 <prvUnlockQueue+0x60>
 800628c:	e000      	b.n	8006290 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800628e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	22ff      	movs	r2, #255	@ 0xff
 8006294:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006298:	f001 fdf0 	bl	8007e7c <vPortExitCritical>
}
 800629c:	bf00      	nop
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062ac:	f001 fdb4 	bl	8007e18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d102      	bne.n	80062be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80062b8:	2301      	movs	r3, #1
 80062ba:	60fb      	str	r3, [r7, #12]
 80062bc:	e001      	b.n	80062c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80062be:	2300      	movs	r3, #0
 80062c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80062c2:	f001 fddb 	bl	8007e7c <vPortExitCritical>

	return xReturn;
 80062c6:	68fb      	ldr	r3, [r7, #12]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3710      	adds	r7, #16
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062d8:	f001 fd9e 	bl	8007e18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d102      	bne.n	80062ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80062e8:	2301      	movs	r3, #1
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	e001      	b.n	80062f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80062ee:	2300      	movs	r3, #0
 80062f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80062f2:	f001 fdc3 	bl	8007e7c <vPortExitCritical>

	return xReturn;
 80062f6:	68fb      	ldr	r3, [r7, #12]
}
 80062f8:	4618      	mov	r0, r3
 80062fa:	3710      	adds	r7, #16
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006300:	b480      	push	{r7}
 8006302:	b085      	sub	sp, #20
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800630a:	2300      	movs	r3, #0
 800630c:	60fb      	str	r3, [r7, #12]
 800630e:	e014      	b.n	800633a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006310:	4a0f      	ldr	r2, [pc, #60]	@ (8006350 <vQueueAddToRegistry+0x50>)
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d10b      	bne.n	8006334 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800631c:	490c      	ldr	r1, [pc, #48]	@ (8006350 <vQueueAddToRegistry+0x50>)
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	683a      	ldr	r2, [r7, #0]
 8006322:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006326:	4a0a      	ldr	r2, [pc, #40]	@ (8006350 <vQueueAddToRegistry+0x50>)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	00db      	lsls	r3, r3, #3
 800632c:	4413      	add	r3, r2
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006332:	e006      	b.n	8006342 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	3301      	adds	r3, #1
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2b07      	cmp	r3, #7
 800633e:	d9e7      	bls.n	8006310 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006340:	bf00      	nop
 8006342:	bf00      	nop
 8006344:	3714      	adds	r7, #20
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	20000990 	.word	0x20000990

08006354 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006354:	b580      	push	{r7, lr}
 8006356:	b086      	sub	sp, #24
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006364:	f001 fd58 	bl	8007e18 <vPortEnterCritical>
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800636e:	b25b      	sxtb	r3, r3
 8006370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006374:	d103      	bne.n	800637e <vQueueWaitForMessageRestricted+0x2a>
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006384:	b25b      	sxtb	r3, r3
 8006386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638a:	d103      	bne.n	8006394 <vQueueWaitForMessageRestricted+0x40>
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006394:	f001 fd72 	bl	8007e7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800639c:	2b00      	cmp	r3, #0
 800639e:	d106      	bne.n	80063ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	3324      	adds	r3, #36	@ 0x24
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	68b9      	ldr	r1, [r7, #8]
 80063a8:	4618      	mov	r0, r3
 80063aa:	f000 fd3d 	bl	8006e28 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80063ae:	6978      	ldr	r0, [r7, #20]
 80063b0:	f7ff ff26 	bl	8006200 <prvUnlockQueue>
	}
 80063b4:	bf00      	nop
 80063b6:	3718      	adds	r7, #24
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b08e      	sub	sp, #56	@ 0x38
 80063c0:	af04      	add	r7, sp, #16
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
 80063c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80063ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d10b      	bne.n	80063e8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80063d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d4:	f383 8811 	msr	BASEPRI, r3
 80063d8:	f3bf 8f6f 	isb	sy
 80063dc:	f3bf 8f4f 	dsb	sy
 80063e0:	623b      	str	r3, [r7, #32]
}
 80063e2:	bf00      	nop
 80063e4:	bf00      	nop
 80063e6:	e7fd      	b.n	80063e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80063e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d10b      	bne.n	8006406 <xTaskCreateStatic+0x4a>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	61fb      	str	r3, [r7, #28]
}
 8006400:	bf00      	nop
 8006402:	bf00      	nop
 8006404:	e7fd      	b.n	8006402 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006406:	23a8      	movs	r3, #168	@ 0xa8
 8006408:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	2ba8      	cmp	r3, #168	@ 0xa8
 800640e:	d00b      	beq.n	8006428 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	61bb      	str	r3, [r7, #24]
}
 8006422:	bf00      	nop
 8006424:	bf00      	nop
 8006426:	e7fd      	b.n	8006424 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006428:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800642a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800642c:	2b00      	cmp	r3, #0
 800642e:	d01e      	beq.n	800646e <xTaskCreateStatic+0xb2>
 8006430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006432:	2b00      	cmp	r3, #0
 8006434:	d01b      	beq.n	800646e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006438:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800643a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800643c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800643e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006442:	2202      	movs	r2, #2
 8006444:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006448:	2300      	movs	r3, #0
 800644a:	9303      	str	r3, [sp, #12]
 800644c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644e:	9302      	str	r3, [sp, #8]
 8006450:	f107 0314 	add.w	r3, r7, #20
 8006454:	9301      	str	r3, [sp, #4]
 8006456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006458:	9300      	str	r3, [sp, #0]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	68b9      	ldr	r1, [r7, #8]
 8006460:	68f8      	ldr	r0, [r7, #12]
 8006462:	f000 f851 	bl	8006508 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006466:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006468:	f000 f8f6 	bl	8006658 <prvAddNewTaskToReadyList>
 800646c:	e001      	b.n	8006472 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800646e:	2300      	movs	r3, #0
 8006470:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006472:	697b      	ldr	r3, [r7, #20]
	}
 8006474:	4618      	mov	r0, r3
 8006476:	3728      	adds	r7, #40	@ 0x28
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800647c:	b580      	push	{r7, lr}
 800647e:	b08c      	sub	sp, #48	@ 0x30
 8006480:	af04      	add	r7, sp, #16
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	603b      	str	r3, [r7, #0]
 8006488:	4613      	mov	r3, r2
 800648a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800648c:	88fb      	ldrh	r3, [r7, #6]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	4618      	mov	r0, r3
 8006492:	f001 fde3 	bl	800805c <pvPortMalloc>
 8006496:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00e      	beq.n	80064bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800649e:	20a8      	movs	r0, #168	@ 0xa8
 80064a0:	f001 fddc 	bl	800805c <pvPortMalloc>
 80064a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80064a6:	69fb      	ldr	r3, [r7, #28]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d003      	beq.n	80064b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80064b2:	e005      	b.n	80064c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80064b4:	6978      	ldr	r0, [r7, #20]
 80064b6:	f001 fe9f 	bl	80081f8 <vPortFree>
 80064ba:	e001      	b.n	80064c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80064bc:	2300      	movs	r3, #0
 80064be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d017      	beq.n	80064f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80064ce:	88fa      	ldrh	r2, [r7, #6]
 80064d0:	2300      	movs	r3, #0
 80064d2:	9303      	str	r3, [sp, #12]
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	9302      	str	r3, [sp, #8]
 80064d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	68b9      	ldr	r1, [r7, #8]
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 f80f 	bl	8006508 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80064ea:	69f8      	ldr	r0, [r7, #28]
 80064ec:	f000 f8b4 	bl	8006658 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80064f0:	2301      	movs	r3, #1
 80064f2:	61bb      	str	r3, [r7, #24]
 80064f4:	e002      	b.n	80064fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80064f6:	f04f 33ff 	mov.w	r3, #4294967295
 80064fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80064fc:	69bb      	ldr	r3, [r7, #24]
	}
 80064fe:	4618      	mov	r0, r3
 8006500:	3720      	adds	r7, #32
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
	...

08006508 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b088      	sub	sp, #32
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	607a      	str	r2, [r7, #4]
 8006514:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006518:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	461a      	mov	r2, r3
 8006520:	21a5      	movs	r1, #165	@ 0xa5
 8006522:	f001 ffab 	bl	800847c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006528:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006530:	3b01      	subs	r3, #1
 8006532:	009b      	lsls	r3, r3, #2
 8006534:	4413      	add	r3, r2
 8006536:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	f023 0307 	bic.w	r3, r3, #7
 800653e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00b      	beq.n	8006562 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800654a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800654e:	f383 8811 	msr	BASEPRI, r3
 8006552:	f3bf 8f6f 	isb	sy
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	617b      	str	r3, [r7, #20]
}
 800655c:	bf00      	nop
 800655e:	bf00      	nop
 8006560:	e7fd      	b.n	800655e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d01f      	beq.n	80065a8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006568:	2300      	movs	r3, #0
 800656a:	61fb      	str	r3, [r7, #28]
 800656c:	e012      	b.n	8006594 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800656e:	68ba      	ldr	r2, [r7, #8]
 8006570:	69fb      	ldr	r3, [r7, #28]
 8006572:	4413      	add	r3, r2
 8006574:	7819      	ldrb	r1, [r3, #0]
 8006576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	4413      	add	r3, r2
 800657c:	3334      	adds	r3, #52	@ 0x34
 800657e:	460a      	mov	r2, r1
 8006580:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	4413      	add	r3, r2
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d006      	beq.n	800659c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	3301      	adds	r3, #1
 8006592:	61fb      	str	r3, [r7, #28]
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	2b0f      	cmp	r3, #15
 8006598:	d9e9      	bls.n	800656e <prvInitialiseNewTask+0x66>
 800659a:	e000      	b.n	800659e <prvInitialiseNewTask+0x96>
			{
				break;
 800659c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800659e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a0:	2200      	movs	r2, #0
 80065a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065a6:	e003      	b.n	80065b0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80065a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80065b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b2:	2b37      	cmp	r3, #55	@ 0x37
 80065b4:	d901      	bls.n	80065ba <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80065b6:	2337      	movs	r3, #55	@ 0x37
 80065b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80065ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80065c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80065c4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80065c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065c8:	2200      	movs	r2, #0
 80065ca:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80065cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ce:	3304      	adds	r3, #4
 80065d0:	4618      	mov	r0, r3
 80065d2:	f7ff f8a7 	bl	8005724 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80065d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d8:	3318      	adds	r3, #24
 80065da:	4618      	mov	r0, r3
 80065dc:	f7ff f8a2 	bl	8005724 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80065e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80065f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80065f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f8:	2200      	movs	r2, #0
 80065fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80065fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006600:	2200      	movs	r2, #0
 8006602:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006608:	3354      	adds	r3, #84	@ 0x54
 800660a:	224c      	movs	r2, #76	@ 0x4c
 800660c:	2100      	movs	r1, #0
 800660e:	4618      	mov	r0, r3
 8006610:	f001 ff34 	bl	800847c <memset>
 8006614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006616:	4a0d      	ldr	r2, [pc, #52]	@ (800664c <prvInitialiseNewTask+0x144>)
 8006618:	659a      	str	r2, [r3, #88]	@ 0x58
 800661a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800661c:	4a0c      	ldr	r2, [pc, #48]	@ (8006650 <prvInitialiseNewTask+0x148>)
 800661e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	4a0c      	ldr	r2, [pc, #48]	@ (8006654 <prvInitialiseNewTask+0x14c>)
 8006624:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006626:	683a      	ldr	r2, [r7, #0]
 8006628:	68f9      	ldr	r1, [r7, #12]
 800662a:	69b8      	ldr	r0, [r7, #24]
 800662c:	f001 fac6 	bl	8007bbc <pxPortInitialiseStack>
 8006630:	4602      	mov	r2, r0
 8006632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006634:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800663c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800663e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006640:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006642:	bf00      	nop
 8006644:	3720      	adds	r7, #32
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	20004c24 	.word	0x20004c24
 8006650:	20004c8c 	.word	0x20004c8c
 8006654:	20004cf4 	.word	0x20004cf4

08006658 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b082      	sub	sp, #8
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006660:	f001 fbda 	bl	8007e18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006664:	4b2d      	ldr	r3, [pc, #180]	@ (800671c <prvAddNewTaskToReadyList+0xc4>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	3301      	adds	r3, #1
 800666a:	4a2c      	ldr	r2, [pc, #176]	@ (800671c <prvAddNewTaskToReadyList+0xc4>)
 800666c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800666e:	4b2c      	ldr	r3, [pc, #176]	@ (8006720 <prvAddNewTaskToReadyList+0xc8>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d109      	bne.n	800668a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006676:	4a2a      	ldr	r2, [pc, #168]	@ (8006720 <prvAddNewTaskToReadyList+0xc8>)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800667c:	4b27      	ldr	r3, [pc, #156]	@ (800671c <prvAddNewTaskToReadyList+0xc4>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b01      	cmp	r3, #1
 8006682:	d110      	bne.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006684:	f000 fd62 	bl	800714c <prvInitialiseTaskLists>
 8006688:	e00d      	b.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800668a:	4b26      	ldr	r3, [pc, #152]	@ (8006724 <prvAddNewTaskToReadyList+0xcc>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d109      	bne.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006692:	4b23      	ldr	r3, [pc, #140]	@ (8006720 <prvAddNewTaskToReadyList+0xc8>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669c:	429a      	cmp	r2, r3
 800669e:	d802      	bhi.n	80066a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80066a0:	4a1f      	ldr	r2, [pc, #124]	@ (8006720 <prvAddNewTaskToReadyList+0xc8>)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80066a6:	4b20      	ldr	r3, [pc, #128]	@ (8006728 <prvAddNewTaskToReadyList+0xd0>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	3301      	adds	r3, #1
 80066ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006728 <prvAddNewTaskToReadyList+0xd0>)
 80066ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80066b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006728 <prvAddNewTaskToReadyList+0xd0>)
 80066b2:	681a      	ldr	r2, [r3, #0]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066bc:	4b1b      	ldr	r3, [pc, #108]	@ (800672c <prvAddNewTaskToReadyList+0xd4>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d903      	bls.n	80066cc <prvAddNewTaskToReadyList+0x74>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c8:	4a18      	ldr	r2, [pc, #96]	@ (800672c <prvAddNewTaskToReadyList+0xd4>)
 80066ca:	6013      	str	r3, [r2, #0]
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066d0:	4613      	mov	r3, r2
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4413      	add	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4a15      	ldr	r2, [pc, #84]	@ (8006730 <prvAddNewTaskToReadyList+0xd8>)
 80066da:	441a      	add	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	3304      	adds	r3, #4
 80066e0:	4619      	mov	r1, r3
 80066e2:	4610      	mov	r0, r2
 80066e4:	f7ff f82b 	bl	800573e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80066e8:	f001 fbc8 	bl	8007e7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80066ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006724 <prvAddNewTaskToReadyList+0xcc>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00e      	beq.n	8006712 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80066f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006720 <prvAddNewTaskToReadyList+0xc8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066fe:	429a      	cmp	r2, r3
 8006700:	d207      	bcs.n	8006712 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006702:	4b0c      	ldr	r3, [pc, #48]	@ (8006734 <prvAddNewTaskToReadyList+0xdc>)
 8006704:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006708:	601a      	str	r2, [r3, #0]
 800670a:	f3bf 8f4f 	dsb	sy
 800670e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006712:	bf00      	nop
 8006714:	3708      	adds	r7, #8
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	20000ea4 	.word	0x20000ea4
 8006720:	200009d0 	.word	0x200009d0
 8006724:	20000eb0 	.word	0x20000eb0
 8006728:	20000ec0 	.word	0x20000ec0
 800672c:	20000eac 	.word	0x20000eac
 8006730:	200009d4 	.word	0x200009d4
 8006734:	e000ed04 	.word	0xe000ed04

08006738 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006738:	b580      	push	{r7, lr}
 800673a:	b08a      	sub	sp, #40	@ 0x28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006742:	2300      	movs	r3, #0
 8006744:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10b      	bne.n	8006764 <vTaskDelayUntil+0x2c>
	__asm volatile
 800674c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006750:	f383 8811 	msr	BASEPRI, r3
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	617b      	str	r3, [r7, #20]
}
 800675e:	bf00      	nop
 8006760:	bf00      	nop
 8006762:	e7fd      	b.n	8006760 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <vTaskDelayUntil+0x4a>
	__asm volatile
 800676a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800676e:	f383 8811 	msr	BASEPRI, r3
 8006772:	f3bf 8f6f 	isb	sy
 8006776:	f3bf 8f4f 	dsb	sy
 800677a:	613b      	str	r3, [r7, #16]
}
 800677c:	bf00      	nop
 800677e:	bf00      	nop
 8006780:	e7fd      	b.n	800677e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8006782:	4b2a      	ldr	r3, [pc, #168]	@ (800682c <vTaskDelayUntil+0xf4>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00b      	beq.n	80067a2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	60fb      	str	r3, [r7, #12]
}
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80067a2:	f000 f8ef 	bl	8006984 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80067a6:	4b22      	ldr	r3, [pc, #136]	@ (8006830 <vTaskDelayUntil+0xf8>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	683a      	ldr	r2, [r7, #0]
 80067b2:	4413      	add	r3, r2
 80067b4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	6a3a      	ldr	r2, [r7, #32]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d20b      	bcs.n	80067d8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69fa      	ldr	r2, [r7, #28]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d211      	bcs.n	80067ee <vTaskDelayUntil+0xb6>
 80067ca:	69fa      	ldr	r2, [r7, #28]
 80067cc:	6a3b      	ldr	r3, [r7, #32]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d90d      	bls.n	80067ee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80067d2:	2301      	movs	r3, #1
 80067d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80067d6:	e00a      	b.n	80067ee <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69fa      	ldr	r2, [r7, #28]
 80067de:	429a      	cmp	r2, r3
 80067e0:	d303      	bcc.n	80067ea <vTaskDelayUntil+0xb2>
 80067e2:	69fa      	ldr	r2, [r7, #28]
 80067e4:	6a3b      	ldr	r3, [r7, #32]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d901      	bls.n	80067ee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80067ea:	2301      	movs	r3, #1
 80067ec:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	69fa      	ldr	r2, [r7, #28]
 80067f2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80067f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d006      	beq.n	8006808 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80067fa:	69fa      	ldr	r2, [r7, #28]
 80067fc:	6a3b      	ldr	r3, [r7, #32]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	2100      	movs	r1, #0
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fe0c 	bl	8007420 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006808:	f000 f8ca 	bl	80069a0 <xTaskResumeAll>
 800680c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d107      	bne.n	8006824 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8006814:	4b07      	ldr	r3, [pc, #28]	@ (8006834 <vTaskDelayUntil+0xfc>)
 8006816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	f3bf 8f4f 	dsb	sy
 8006820:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006824:	bf00      	nop
 8006826:	3728      	adds	r7, #40	@ 0x28
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	20000ecc 	.word	0x20000ecc
 8006830:	20000ea8 	.word	0x20000ea8
 8006834:	e000ed04 	.word	0xe000ed04

08006838 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006840:	2300      	movs	r3, #0
 8006842:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d018      	beq.n	800687c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800684a:	4b14      	ldr	r3, [pc, #80]	@ (800689c <vTaskDelay+0x64>)
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00b      	beq.n	800686a <vTaskDelay+0x32>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	60bb      	str	r3, [r7, #8]
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	e7fd      	b.n	8006866 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800686a:	f000 f88b 	bl	8006984 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800686e:	2100      	movs	r1, #0
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fdd5 	bl	8007420 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006876:	f000 f893 	bl	80069a0 <xTaskResumeAll>
 800687a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d107      	bne.n	8006892 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006882:	4b07      	ldr	r3, [pc, #28]	@ (80068a0 <vTaskDelay+0x68>)
 8006884:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006888:	601a      	str	r2, [r3, #0]
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	20000ecc 	.word	0x20000ecc
 80068a0:	e000ed04 	.word	0xe000ed04

080068a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b08a      	sub	sp, #40	@ 0x28
 80068a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80068aa:	2300      	movs	r3, #0
 80068ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80068ae:	2300      	movs	r3, #0
 80068b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80068b2:	463a      	mov	r2, r7
 80068b4:	1d39      	adds	r1, r7, #4
 80068b6:	f107 0308 	add.w	r3, r7, #8
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7fe fd3c 	bl	8005338 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80068c0:	6839      	ldr	r1, [r7, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	9202      	str	r2, [sp, #8]
 80068c8:	9301      	str	r3, [sp, #4]
 80068ca:	2300      	movs	r3, #0
 80068cc:	9300      	str	r3, [sp, #0]
 80068ce:	2300      	movs	r3, #0
 80068d0:	460a      	mov	r2, r1
 80068d2:	4924      	ldr	r1, [pc, #144]	@ (8006964 <vTaskStartScheduler+0xc0>)
 80068d4:	4824      	ldr	r0, [pc, #144]	@ (8006968 <vTaskStartScheduler+0xc4>)
 80068d6:	f7ff fd71 	bl	80063bc <xTaskCreateStatic>
 80068da:	4603      	mov	r3, r0
 80068dc:	4a23      	ldr	r2, [pc, #140]	@ (800696c <vTaskStartScheduler+0xc8>)
 80068de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80068e0:	4b22      	ldr	r3, [pc, #136]	@ (800696c <vTaskStartScheduler+0xc8>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80068e8:	2301      	movs	r3, #1
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	e001      	b.n	80068f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80068ee:	2300      	movs	r3, #0
 80068f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d102      	bne.n	80068fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80068f8:	f000 fde6 	bl	80074c8 <xTimerCreateTimerTask>
 80068fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	2b01      	cmp	r3, #1
 8006902:	d11b      	bne.n	800693c <vTaskStartScheduler+0x98>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	613b      	str	r3, [r7, #16]
}
 8006916:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006918:	4b15      	ldr	r3, [pc, #84]	@ (8006970 <vTaskStartScheduler+0xcc>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	3354      	adds	r3, #84	@ 0x54
 800691e:	4a15      	ldr	r2, [pc, #84]	@ (8006974 <vTaskStartScheduler+0xd0>)
 8006920:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006922:	4b15      	ldr	r3, [pc, #84]	@ (8006978 <vTaskStartScheduler+0xd4>)
 8006924:	f04f 32ff 	mov.w	r2, #4294967295
 8006928:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800692a:	4b14      	ldr	r3, [pc, #80]	@ (800697c <vTaskStartScheduler+0xd8>)
 800692c:	2201      	movs	r2, #1
 800692e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006930:	4b13      	ldr	r3, [pc, #76]	@ (8006980 <vTaskStartScheduler+0xdc>)
 8006932:	2200      	movs	r2, #0
 8006934:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006936:	f001 f9cb 	bl	8007cd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800693a:	e00f      	b.n	800695c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006942:	d10b      	bne.n	800695c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006948:	f383 8811 	msr	BASEPRI, r3
 800694c:	f3bf 8f6f 	isb	sy
 8006950:	f3bf 8f4f 	dsb	sy
 8006954:	60fb      	str	r3, [r7, #12]
}
 8006956:	bf00      	nop
 8006958:	bf00      	nop
 800695a:	e7fd      	b.n	8006958 <vTaskStartScheduler+0xb4>
}
 800695c:	bf00      	nop
 800695e:	3718      	adds	r7, #24
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	08008ef0 	.word	0x08008ef0
 8006968:	0800711d 	.word	0x0800711d
 800696c:	20000ec8 	.word	0x20000ec8
 8006970:	200009d0 	.word	0x200009d0
 8006974:	20000014 	.word	0x20000014
 8006978:	20000ec4 	.word	0x20000ec4
 800697c:	20000eb0 	.word	0x20000eb0
 8006980:	20000ea8 	.word	0x20000ea8

08006984 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006984:	b480      	push	{r7}
 8006986:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006988:	4b04      	ldr	r3, [pc, #16]	@ (800699c <vTaskSuspendAll+0x18>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	3301      	adds	r3, #1
 800698e:	4a03      	ldr	r2, [pc, #12]	@ (800699c <vTaskSuspendAll+0x18>)
 8006990:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006992:	bf00      	nop
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	20000ecc 	.word	0x20000ecc

080069a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80069aa:	2300      	movs	r3, #0
 80069ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80069ae:	4b42      	ldr	r3, [pc, #264]	@ (8006ab8 <xTaskResumeAll+0x118>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d10b      	bne.n	80069ce <xTaskResumeAll+0x2e>
	__asm volatile
 80069b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	603b      	str	r3, [r7, #0]
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	e7fd      	b.n	80069ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80069ce:	f001 fa23 	bl	8007e18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80069d2:	4b39      	ldr	r3, [pc, #228]	@ (8006ab8 <xTaskResumeAll+0x118>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	3b01      	subs	r3, #1
 80069d8:	4a37      	ldr	r2, [pc, #220]	@ (8006ab8 <xTaskResumeAll+0x118>)
 80069da:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069dc:	4b36      	ldr	r3, [pc, #216]	@ (8006ab8 <xTaskResumeAll+0x118>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d162      	bne.n	8006aaa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80069e4:	4b35      	ldr	r3, [pc, #212]	@ (8006abc <xTaskResumeAll+0x11c>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d05e      	beq.n	8006aaa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80069ec:	e02f      	b.n	8006a4e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069ee:	4b34      	ldr	r3, [pc, #208]	@ (8006ac0 <xTaskResumeAll+0x120>)
 80069f0:	68db      	ldr	r3, [r3, #12]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	3318      	adds	r3, #24
 80069fa:	4618      	mov	r0, r3
 80069fc:	f7fe fefc 	bl	80057f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	3304      	adds	r3, #4
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fe fef7 	bl	80057f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a0e:	4b2d      	ldr	r3, [pc, #180]	@ (8006ac4 <xTaskResumeAll+0x124>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d903      	bls.n	8006a1e <xTaskResumeAll+0x7e>
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1a:	4a2a      	ldr	r2, [pc, #168]	@ (8006ac4 <xTaskResumeAll+0x124>)
 8006a1c:	6013      	str	r3, [r2, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a22:	4613      	mov	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	4a27      	ldr	r2, [pc, #156]	@ (8006ac8 <xTaskResumeAll+0x128>)
 8006a2c:	441a      	add	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	3304      	adds	r3, #4
 8006a32:	4619      	mov	r1, r3
 8006a34:	4610      	mov	r0, r2
 8006a36:	f7fe fe82 	bl	800573e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a3e:	4b23      	ldr	r3, [pc, #140]	@ (8006acc <xTaskResumeAll+0x12c>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a44:	429a      	cmp	r2, r3
 8006a46:	d302      	bcc.n	8006a4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006a48:	4b21      	ldr	r3, [pc, #132]	@ (8006ad0 <xTaskResumeAll+0x130>)
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ac0 <xTaskResumeAll+0x120>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1cb      	bne.n	80069ee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d001      	beq.n	8006a60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a5c:	f000 fc1a 	bl	8007294 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a60:	4b1c      	ldr	r3, [pc, #112]	@ (8006ad4 <xTaskResumeAll+0x134>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d010      	beq.n	8006a8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006a6c:	f000 f858 	bl	8006b20 <xTaskIncrementTick>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d002      	beq.n	8006a7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006a76:	4b16      	ldr	r3, [pc, #88]	@ (8006ad0 <xTaskResumeAll+0x130>)
 8006a78:	2201      	movs	r2, #1
 8006a7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1f1      	bne.n	8006a6c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006a88:	4b12      	ldr	r3, [pc, #72]	@ (8006ad4 <xTaskResumeAll+0x134>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006a8e:	4b10      	ldr	r3, [pc, #64]	@ (8006ad0 <xTaskResumeAll+0x130>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d009      	beq.n	8006aaa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006a96:	2301      	movs	r3, #1
 8006a98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad8 <xTaskResumeAll+0x138>)
 8006a9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006aa0:	601a      	str	r2, [r3, #0]
 8006aa2:	f3bf 8f4f 	dsb	sy
 8006aa6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006aaa:	f001 f9e7 	bl	8007e7c <vPortExitCritical>

	return xAlreadyYielded;
 8006aae:	68bb      	ldr	r3, [r7, #8]
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}
 8006ab8:	20000ecc 	.word	0x20000ecc
 8006abc:	20000ea4 	.word	0x20000ea4
 8006ac0:	20000e64 	.word	0x20000e64
 8006ac4:	20000eac 	.word	0x20000eac
 8006ac8:	200009d4 	.word	0x200009d4
 8006acc:	200009d0 	.word	0x200009d0
 8006ad0:	20000eb8 	.word	0x20000eb8
 8006ad4:	20000eb4 	.word	0x20000eb4
 8006ad8:	e000ed04 	.word	0xe000ed04

08006adc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006adc:	b480      	push	{r7}
 8006ade:	b083      	sub	sp, #12
 8006ae0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006ae2:	4b05      	ldr	r3, [pc, #20]	@ (8006af8 <xTaskGetTickCount+0x1c>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006ae8:	687b      	ldr	r3, [r7, #4]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	370c      	adds	r7, #12
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	20000ea8 	.word	0x20000ea8

08006afc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b082      	sub	sp, #8
 8006b00:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b02:	f001 fa69 	bl	8007fd8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006b06:	2300      	movs	r3, #0
 8006b08:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8006b0a:	4b04      	ldr	r3, [pc, #16]	@ (8006b1c <xTaskGetTickCountFromISR+0x20>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006b10:	683b      	ldr	r3, [r7, #0]
}
 8006b12:	4618      	mov	r0, r3
 8006b14:	3708      	adds	r7, #8
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop
 8006b1c:	20000ea8 	.word	0x20000ea8

08006b20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b26:	2300      	movs	r3, #0
 8006b28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b2a:	4b4f      	ldr	r3, [pc, #316]	@ (8006c68 <xTaskIncrementTick+0x148>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	f040 8090 	bne.w	8006c54 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b34:	4b4d      	ldr	r3, [pc, #308]	@ (8006c6c <xTaskIncrementTick+0x14c>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	3301      	adds	r3, #1
 8006b3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b3c:	4a4b      	ldr	r2, [pc, #300]	@ (8006c6c <xTaskIncrementTick+0x14c>)
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d121      	bne.n	8006b8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b48:	4b49      	ldr	r3, [pc, #292]	@ (8006c70 <xTaskIncrementTick+0x150>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00b      	beq.n	8006b6a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	603b      	str	r3, [r7, #0]
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <xTaskIncrementTick+0x46>
 8006b6a:	4b41      	ldr	r3, [pc, #260]	@ (8006c70 <xTaskIncrementTick+0x150>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	4b40      	ldr	r3, [pc, #256]	@ (8006c74 <xTaskIncrementTick+0x154>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a3e      	ldr	r2, [pc, #248]	@ (8006c70 <xTaskIncrementTick+0x150>)
 8006b76:	6013      	str	r3, [r2, #0]
 8006b78:	4a3e      	ldr	r2, [pc, #248]	@ (8006c74 <xTaskIncrementTick+0x154>)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6013      	str	r3, [r2, #0]
 8006b7e:	4b3e      	ldr	r3, [pc, #248]	@ (8006c78 <xTaskIncrementTick+0x158>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3301      	adds	r3, #1
 8006b84:	4a3c      	ldr	r2, [pc, #240]	@ (8006c78 <xTaskIncrementTick+0x158>)
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	f000 fb84 	bl	8007294 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b8c:	4b3b      	ldr	r3, [pc, #236]	@ (8006c7c <xTaskIncrementTick+0x15c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	693a      	ldr	r2, [r7, #16]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d349      	bcc.n	8006c2a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b96:	4b36      	ldr	r3, [pc, #216]	@ (8006c70 <xTaskIncrementTick+0x150>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d104      	bne.n	8006baa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ba0:	4b36      	ldr	r3, [pc, #216]	@ (8006c7c <xTaskIncrementTick+0x15c>)
 8006ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ba6:	601a      	str	r2, [r3, #0]
					break;
 8006ba8:	e03f      	b.n	8006c2a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006baa:	4b31      	ldr	r3, [pc, #196]	@ (8006c70 <xTaskIncrementTick+0x150>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	68db      	ldr	r3, [r3, #12]
 8006bb2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d203      	bcs.n	8006bca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006bc2:	4a2e      	ldr	r2, [pc, #184]	@ (8006c7c <xTaskIncrementTick+0x15c>)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006bc8:	e02f      	b.n	8006c2a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	3304      	adds	r3, #4
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fe fe12 	bl	80057f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d004      	beq.n	8006be6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	3318      	adds	r3, #24
 8006be0:	4618      	mov	r0, r3
 8006be2:	f7fe fe09 	bl	80057f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bea:	4b25      	ldr	r3, [pc, #148]	@ (8006c80 <xTaskIncrementTick+0x160>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d903      	bls.n	8006bfa <xTaskIncrementTick+0xda>
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf6:	4a22      	ldr	r2, [pc, #136]	@ (8006c80 <xTaskIncrementTick+0x160>)
 8006bf8:	6013      	str	r3, [r2, #0]
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bfe:	4613      	mov	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4413      	add	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4a1f      	ldr	r2, [pc, #124]	@ (8006c84 <xTaskIncrementTick+0x164>)
 8006c08:	441a      	add	r2, r3
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	4619      	mov	r1, r3
 8006c10:	4610      	mov	r0, r2
 8006c12:	f7fe fd94 	bl	800573e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8006c88 <xTaskIncrementTick+0x168>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d3b8      	bcc.n	8006b96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006c24:	2301      	movs	r3, #1
 8006c26:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c28:	e7b5      	b.n	8006b96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c2a:	4b17      	ldr	r3, [pc, #92]	@ (8006c88 <xTaskIncrementTick+0x168>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c30:	4914      	ldr	r1, [pc, #80]	@ (8006c84 <xTaskIncrementTick+0x164>)
 8006c32:	4613      	mov	r3, r2
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	4413      	add	r3, r2
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	440b      	add	r3, r1
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d901      	bls.n	8006c46 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006c42:	2301      	movs	r3, #1
 8006c44:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c46:	4b11      	ldr	r3, [pc, #68]	@ (8006c8c <xTaskIncrementTick+0x16c>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d007      	beq.n	8006c5e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	617b      	str	r3, [r7, #20]
 8006c52:	e004      	b.n	8006c5e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006c54:	4b0e      	ldr	r3, [pc, #56]	@ (8006c90 <xTaskIncrementTick+0x170>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	4a0d      	ldr	r2, [pc, #52]	@ (8006c90 <xTaskIncrementTick+0x170>)
 8006c5c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006c5e:	697b      	ldr	r3, [r7, #20]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	20000ecc 	.word	0x20000ecc
 8006c6c:	20000ea8 	.word	0x20000ea8
 8006c70:	20000e5c 	.word	0x20000e5c
 8006c74:	20000e60 	.word	0x20000e60
 8006c78:	20000ebc 	.word	0x20000ebc
 8006c7c:	20000ec4 	.word	0x20000ec4
 8006c80:	20000eac 	.word	0x20000eac
 8006c84:	200009d4 	.word	0x200009d4
 8006c88:	200009d0 	.word	0x200009d0
 8006c8c:	20000eb8 	.word	0x20000eb8
 8006c90:	20000eb4 	.word	0x20000eb4

08006c94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c9a:	4b2b      	ldr	r3, [pc, #172]	@ (8006d48 <vTaskSwitchContext+0xb4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006ca2:	4b2a      	ldr	r3, [pc, #168]	@ (8006d4c <vTaskSwitchContext+0xb8>)
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ca8:	e047      	b.n	8006d3a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006caa:	4b28      	ldr	r3, [pc, #160]	@ (8006d4c <vTaskSwitchContext+0xb8>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cb0:	4b27      	ldr	r3, [pc, #156]	@ (8006d50 <vTaskSwitchContext+0xbc>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	60fb      	str	r3, [r7, #12]
 8006cb6:	e011      	b.n	8006cdc <vTaskSwitchContext+0x48>
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d10b      	bne.n	8006cd6 <vTaskSwitchContext+0x42>
	__asm volatile
 8006cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	607b      	str	r3, [r7, #4]
}
 8006cd0:	bf00      	nop
 8006cd2:	bf00      	nop
 8006cd4:	e7fd      	b.n	8006cd2 <vTaskSwitchContext+0x3e>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	60fb      	str	r3, [r7, #12]
 8006cdc:	491d      	ldr	r1, [pc, #116]	@ (8006d54 <vTaskSwitchContext+0xc0>)
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	009b      	lsls	r3, r3, #2
 8006ce8:	440b      	add	r3, r1
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d0e3      	beq.n	8006cb8 <vTaskSwitchContext+0x24>
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	009b      	lsls	r3, r3, #2
 8006cf6:	4413      	add	r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4a16      	ldr	r2, [pc, #88]	@ (8006d54 <vTaskSwitchContext+0xc0>)
 8006cfc:	4413      	add	r3, r2
 8006cfe:	60bb      	str	r3, [r7, #8]
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	685a      	ldr	r2, [r3, #4]
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	605a      	str	r2, [r3, #4]
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	685a      	ldr	r2, [r3, #4]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	3308      	adds	r3, #8
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d104      	bne.n	8006d20 <vTaskSwitchContext+0x8c>
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	605a      	str	r2, [r3, #4]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	68db      	ldr	r3, [r3, #12]
 8006d26:	4a0c      	ldr	r2, [pc, #48]	@ (8006d58 <vTaskSwitchContext+0xc4>)
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	4a09      	ldr	r2, [pc, #36]	@ (8006d50 <vTaskSwitchContext+0xbc>)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d30:	4b09      	ldr	r3, [pc, #36]	@ (8006d58 <vTaskSwitchContext+0xc4>)
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3354      	adds	r3, #84	@ 0x54
 8006d36:	4a09      	ldr	r2, [pc, #36]	@ (8006d5c <vTaskSwitchContext+0xc8>)
 8006d38:	6013      	str	r3, [r2, #0]
}
 8006d3a:	bf00      	nop
 8006d3c:	3714      	adds	r7, #20
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	20000ecc 	.word	0x20000ecc
 8006d4c:	20000eb8 	.word	0x20000eb8
 8006d50:	20000eac 	.word	0x20000eac
 8006d54:	200009d4 	.word	0x200009d4
 8006d58:	200009d0 	.word	0x200009d0
 8006d5c:	20000014 	.word	0x20000014

08006d60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d10b      	bne.n	8006d88 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d74:	f383 8811 	msr	BASEPRI, r3
 8006d78:	f3bf 8f6f 	isb	sy
 8006d7c:	f3bf 8f4f 	dsb	sy
 8006d80:	60fb      	str	r3, [r7, #12]
}
 8006d82:	bf00      	nop
 8006d84:	bf00      	nop
 8006d86:	e7fd      	b.n	8006d84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d88:	4b07      	ldr	r3, [pc, #28]	@ (8006da8 <vTaskPlaceOnEventList+0x48>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	3318      	adds	r3, #24
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7fe fcf8 	bl	8005786 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d96:	2101      	movs	r1, #1
 8006d98:	6838      	ldr	r0, [r7, #0]
 8006d9a:	f000 fb41 	bl	8007420 <prvAddCurrentTaskToDelayedList>
}
 8006d9e:	bf00      	nop
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	200009d0 	.word	0x200009d0

08006dac <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b086      	sub	sp, #24
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10b      	bne.n	8006dd6 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 8006dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc2:	f383 8811 	msr	BASEPRI, r3
 8006dc6:	f3bf 8f6f 	isb	sy
 8006dca:	f3bf 8f4f 	dsb	sy
 8006dce:	617b      	str	r3, [r7, #20]
}
 8006dd0:	bf00      	nop
 8006dd2:	bf00      	nop
 8006dd4:	e7fd      	b.n	8006dd2 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8006dd6:	4b12      	ldr	r3, [pc, #72]	@ (8006e20 <vTaskPlaceOnUnorderedEventList+0x74>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	613b      	str	r3, [r7, #16]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006df6:	4b0b      	ldr	r3, [pc, #44]	@ (8006e24 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68ba      	ldr	r2, [r7, #8]
 8006dfc:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8006e00:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e02:	4b08      	ldr	r3, [pc, #32]	@ (8006e24 <vTaskPlaceOnUnorderedEventList+0x78>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	3318      	adds	r3, #24
 8006e08:	4619      	mov	r1, r3
 8006e0a:	68f8      	ldr	r0, [r7, #12]
 8006e0c:	f7fe fc97 	bl	800573e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e10:	2101      	movs	r1, #1
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fb04 	bl	8007420 <prvAddCurrentTaskToDelayedList>
}
 8006e18:	bf00      	nop
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	20000ecc 	.word	0x20000ecc
 8006e24:	200009d0 	.word	0x200009d0

08006e28 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b086      	sub	sp, #24
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d10b      	bne.n	8006e52 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006e3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3e:	f383 8811 	msr	BASEPRI, r3
 8006e42:	f3bf 8f6f 	isb	sy
 8006e46:	f3bf 8f4f 	dsb	sy
 8006e4a:	617b      	str	r3, [r7, #20]
}
 8006e4c:	bf00      	nop
 8006e4e:	bf00      	nop
 8006e50:	e7fd      	b.n	8006e4e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e52:	4b0a      	ldr	r3, [pc, #40]	@ (8006e7c <vTaskPlaceOnEventListRestricted+0x54>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	3318      	adds	r3, #24
 8006e58:	4619      	mov	r1, r3
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f7fe fc6f 	bl	800573e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d002      	beq.n	8006e6c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006e66:	f04f 33ff 	mov.w	r3, #4294967295
 8006e6a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006e6c:	6879      	ldr	r1, [r7, #4]
 8006e6e:	68b8      	ldr	r0, [r7, #8]
 8006e70:	f000 fad6 	bl	8007420 <prvAddCurrentTaskToDelayedList>
	}
 8006e74:	bf00      	nop
 8006e76:	3718      	adds	r7, #24
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}
 8006e7c:	200009d0 	.word	0x200009d0

08006e80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b086      	sub	sp, #24
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d10b      	bne.n	8006eae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e9a:	f383 8811 	msr	BASEPRI, r3
 8006e9e:	f3bf 8f6f 	isb	sy
 8006ea2:	f3bf 8f4f 	dsb	sy
 8006ea6:	60fb      	str	r3, [r7, #12]
}
 8006ea8:	bf00      	nop
 8006eaa:	bf00      	nop
 8006eac:	e7fd      	b.n	8006eaa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	3318      	adds	r3, #24
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7fe fca0 	bl	80057f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8006f30 <xTaskRemoveFromEventList+0xb0>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d11d      	bne.n	8006efc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	3304      	adds	r3, #4
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7fe fc97 	bl	80057f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ece:	4b19      	ldr	r3, [pc, #100]	@ (8006f34 <xTaskRemoveFromEventList+0xb4>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d903      	bls.n	8006ede <xTaskRemoveFromEventList+0x5e>
 8006ed6:	693b      	ldr	r3, [r7, #16]
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	4a16      	ldr	r2, [pc, #88]	@ (8006f34 <xTaskRemoveFromEventList+0xb4>)
 8006edc:	6013      	str	r3, [r2, #0]
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ee2:	4613      	mov	r3, r2
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	4413      	add	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	4a13      	ldr	r2, [pc, #76]	@ (8006f38 <xTaskRemoveFromEventList+0xb8>)
 8006eec:	441a      	add	r2, r3
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	3304      	adds	r3, #4
 8006ef2:	4619      	mov	r1, r3
 8006ef4:	4610      	mov	r0, r2
 8006ef6:	f7fe fc22 	bl	800573e <vListInsertEnd>
 8006efa:	e005      	b.n	8006f08 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	3318      	adds	r3, #24
 8006f00:	4619      	mov	r1, r3
 8006f02:	480e      	ldr	r0, [pc, #56]	@ (8006f3c <xTaskRemoveFromEventList+0xbc>)
 8006f04:	f7fe fc1b 	bl	800573e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f40 <xTaskRemoveFromEventList+0xc0>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d905      	bls.n	8006f22 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f16:	2301      	movs	r3, #1
 8006f18:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f44 <xTaskRemoveFromEventList+0xc4>)
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	601a      	str	r2, [r3, #0]
 8006f20:	e001      	b.n	8006f26 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006f26:	697b      	ldr	r3, [r7, #20]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}
 8006f30:	20000ecc 	.word	0x20000ecc
 8006f34:	20000eac 	.word	0x20000eac
 8006f38:	200009d4 	.word	0x200009d4
 8006f3c:	20000e64 	.word	0x20000e64
 8006f40:	200009d0 	.word	0x200009d0
 8006f44:	20000eb8 	.word	0x20000eb8

08006f48 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8006f52:	4b2a      	ldr	r3, [pc, #168]	@ (8006ffc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10b      	bne.n	8006f72 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8006f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5e:	f383 8811 	msr	BASEPRI, r3
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	f3bf 8f4f 	dsb	sy
 8006f6a:	613b      	str	r3, [r7, #16]
}
 8006f6c:	bf00      	nop
 8006f6e:	bf00      	nop
 8006f70:	e7fd      	b.n	8006f6e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d10b      	bne.n	8006fa0 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8006f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8c:	f383 8811 	msr	BASEPRI, r3
 8006f90:	f3bf 8f6f 	isb	sy
 8006f94:	f3bf 8f4f 	dsb	sy
 8006f98:	60fb      	str	r3, [r7, #12]
}
 8006f9a:	bf00      	nop
 8006f9c:	bf00      	nop
 8006f9e:	e7fd      	b.n	8006f9c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f7fe fc29 	bl	80057f8 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	3304      	adds	r3, #4
 8006faa:	4618      	mov	r0, r3
 8006fac:	f7fe fc24 	bl	80057f8 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb4:	4b12      	ldr	r3, [pc, #72]	@ (8007000 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d903      	bls.n	8006fc4 <vTaskRemoveFromUnorderedEventList+0x7c>
 8006fbc:	697b      	ldr	r3, [r7, #20]
 8006fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc0:	4a0f      	ldr	r2, [pc, #60]	@ (8007000 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006fc2:	6013      	str	r3, [r2, #0]
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fc8:	4613      	mov	r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	4413      	add	r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8007004 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8006fd2:	441a      	add	r2, r3
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	3304      	adds	r3, #4
 8006fd8:	4619      	mov	r1, r3
 8006fda:	4610      	mov	r0, r2
 8006fdc:	f7fe fbaf 	bl	800573e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe4:	4b08      	ldr	r3, [pc, #32]	@ (8007008 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d902      	bls.n	8006ff4 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8006fee:	4b07      	ldr	r3, [pc, #28]	@ (800700c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	601a      	str	r2, [r3, #0]
	}
}
 8006ff4:	bf00      	nop
 8006ff6:	3718      	adds	r7, #24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	20000ecc 	.word	0x20000ecc
 8007000:	20000eac 	.word	0x20000eac
 8007004:	200009d4 	.word	0x200009d4
 8007008:	200009d0 	.word	0x200009d0
 800700c:	20000eb8 	.word	0x20000eb8

08007010 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007010:	b480      	push	{r7}
 8007012:	b083      	sub	sp, #12
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007018:	4b06      	ldr	r3, [pc, #24]	@ (8007034 <vTaskInternalSetTimeOutState+0x24>)
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007020:	4b05      	ldr	r3, [pc, #20]	@ (8007038 <vTaskInternalSetTimeOutState+0x28>)
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	605a      	str	r2, [r3, #4]
}
 8007028:	bf00      	nop
 800702a:	370c      	adds	r7, #12
 800702c:	46bd      	mov	sp, r7
 800702e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007032:	4770      	bx	lr
 8007034:	20000ebc 	.word	0x20000ebc
 8007038:	20000ea8 	.word	0x20000ea8

0800703c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b088      	sub	sp, #32
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	613b      	str	r3, [r7, #16]
}
 800705e:	bf00      	nop
 8007060:	bf00      	nop
 8007062:	e7fd      	b.n	8007060 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d10b      	bne.n	8007082 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800706a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706e:	f383 8811 	msr	BASEPRI, r3
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	f3bf 8f4f 	dsb	sy
 800707a:	60fb      	str	r3, [r7, #12]
}
 800707c:	bf00      	nop
 800707e:	bf00      	nop
 8007080:	e7fd      	b.n	800707e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007082:	f000 fec9 	bl	8007e18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007086:	4b1d      	ldr	r3, [pc, #116]	@ (80070fc <xTaskCheckForTimeOut+0xc0>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	69ba      	ldr	r2, [r7, #24]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709e:	d102      	bne.n	80070a6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80070a0:	2300      	movs	r3, #0
 80070a2:	61fb      	str	r3, [r7, #28]
 80070a4:	e023      	b.n	80070ee <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	4b15      	ldr	r3, [pc, #84]	@ (8007100 <xTaskCheckForTimeOut+0xc4>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d007      	beq.n	80070c2 <xTaskCheckForTimeOut+0x86>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	429a      	cmp	r2, r3
 80070ba:	d302      	bcc.n	80070c2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80070bc:	2301      	movs	r3, #1
 80070be:	61fb      	str	r3, [r7, #28]
 80070c0:	e015      	b.n	80070ee <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d20b      	bcs.n	80070e4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	1ad2      	subs	r2, r2, r3
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7ff ff99 	bl	8007010 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80070de:	2300      	movs	r3, #0
 80070e0:	61fb      	str	r3, [r7, #28]
 80070e2:	e004      	b.n	80070ee <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	2200      	movs	r2, #0
 80070e8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80070ea:	2301      	movs	r3, #1
 80070ec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80070ee:	f000 fec5 	bl	8007e7c <vPortExitCritical>

	return xReturn;
 80070f2:	69fb      	ldr	r3, [r7, #28]
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3720      	adds	r7, #32
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	20000ea8 	.word	0x20000ea8
 8007100:	20000ebc 	.word	0x20000ebc

08007104 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007104:	b480      	push	{r7}
 8007106:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007108:	4b03      	ldr	r3, [pc, #12]	@ (8007118 <vTaskMissedYield+0x14>)
 800710a:	2201      	movs	r2, #1
 800710c:	601a      	str	r2, [r3, #0]
}
 800710e:	bf00      	nop
 8007110:	46bd      	mov	sp, r7
 8007112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007116:	4770      	bx	lr
 8007118:	20000eb8 	.word	0x20000eb8

0800711c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b082      	sub	sp, #8
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007124:	f000 f852 	bl	80071cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007128:	4b06      	ldr	r3, [pc, #24]	@ (8007144 <prvIdleTask+0x28>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	2b01      	cmp	r3, #1
 800712e:	d9f9      	bls.n	8007124 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007130:	4b05      	ldr	r3, [pc, #20]	@ (8007148 <prvIdleTask+0x2c>)
 8007132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	f3bf 8f4f 	dsb	sy
 800713c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007140:	e7f0      	b.n	8007124 <prvIdleTask+0x8>
 8007142:	bf00      	nop
 8007144:	200009d4 	.word	0x200009d4
 8007148:	e000ed04 	.word	0xe000ed04

0800714c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007152:	2300      	movs	r3, #0
 8007154:	607b      	str	r3, [r7, #4]
 8007156:	e00c      	b.n	8007172 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007158:	687a      	ldr	r2, [r7, #4]
 800715a:	4613      	mov	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4413      	add	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4a12      	ldr	r2, [pc, #72]	@ (80071ac <prvInitialiseTaskLists+0x60>)
 8007164:	4413      	add	r3, r2
 8007166:	4618      	mov	r0, r3
 8007168:	f7fe fabc 	bl	80056e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3301      	adds	r3, #1
 8007170:	607b      	str	r3, [r7, #4]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2b37      	cmp	r3, #55	@ 0x37
 8007176:	d9ef      	bls.n	8007158 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007178:	480d      	ldr	r0, [pc, #52]	@ (80071b0 <prvInitialiseTaskLists+0x64>)
 800717a:	f7fe fab3 	bl	80056e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800717e:	480d      	ldr	r0, [pc, #52]	@ (80071b4 <prvInitialiseTaskLists+0x68>)
 8007180:	f7fe fab0 	bl	80056e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007184:	480c      	ldr	r0, [pc, #48]	@ (80071b8 <prvInitialiseTaskLists+0x6c>)
 8007186:	f7fe faad 	bl	80056e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800718a:	480c      	ldr	r0, [pc, #48]	@ (80071bc <prvInitialiseTaskLists+0x70>)
 800718c:	f7fe faaa 	bl	80056e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007190:	480b      	ldr	r0, [pc, #44]	@ (80071c0 <prvInitialiseTaskLists+0x74>)
 8007192:	f7fe faa7 	bl	80056e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007196:	4b0b      	ldr	r3, [pc, #44]	@ (80071c4 <prvInitialiseTaskLists+0x78>)
 8007198:	4a05      	ldr	r2, [pc, #20]	@ (80071b0 <prvInitialiseTaskLists+0x64>)
 800719a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800719c:	4b0a      	ldr	r3, [pc, #40]	@ (80071c8 <prvInitialiseTaskLists+0x7c>)
 800719e:	4a05      	ldr	r2, [pc, #20]	@ (80071b4 <prvInitialiseTaskLists+0x68>)
 80071a0:	601a      	str	r2, [r3, #0]
}
 80071a2:	bf00      	nop
 80071a4:	3708      	adds	r7, #8
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
 80071aa:	bf00      	nop
 80071ac:	200009d4 	.word	0x200009d4
 80071b0:	20000e34 	.word	0x20000e34
 80071b4:	20000e48 	.word	0x20000e48
 80071b8:	20000e64 	.word	0x20000e64
 80071bc:	20000e78 	.word	0x20000e78
 80071c0:	20000e90 	.word	0x20000e90
 80071c4:	20000e5c 	.word	0x20000e5c
 80071c8:	20000e60 	.word	0x20000e60

080071cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b082      	sub	sp, #8
 80071d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071d2:	e019      	b.n	8007208 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80071d4:	f000 fe20 	bl	8007e18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071d8:	4b10      	ldr	r3, [pc, #64]	@ (800721c <prvCheckTasksWaitingTermination+0x50>)
 80071da:	68db      	ldr	r3, [r3, #12]
 80071dc:	68db      	ldr	r3, [r3, #12]
 80071de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	3304      	adds	r3, #4
 80071e4:	4618      	mov	r0, r3
 80071e6:	f7fe fb07 	bl	80057f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80071ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007220 <prvCheckTasksWaitingTermination+0x54>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	3b01      	subs	r3, #1
 80071f0:	4a0b      	ldr	r2, [pc, #44]	@ (8007220 <prvCheckTasksWaitingTermination+0x54>)
 80071f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80071f4:	4b0b      	ldr	r3, [pc, #44]	@ (8007224 <prvCheckTasksWaitingTermination+0x58>)
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	3b01      	subs	r3, #1
 80071fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007224 <prvCheckTasksWaitingTermination+0x58>)
 80071fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80071fe:	f000 fe3d 	bl	8007e7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f810 	bl	8007228 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007208:	4b06      	ldr	r3, [pc, #24]	@ (8007224 <prvCheckTasksWaitingTermination+0x58>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d1e1      	bne.n	80071d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007210:	bf00      	nop
 8007212:	bf00      	nop
 8007214:	3708      	adds	r7, #8
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	20000e78 	.word	0x20000e78
 8007220:	20000ea4 	.word	0x20000ea4
 8007224:	20000e8c 	.word	0x20000e8c

08007228 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007228:	b580      	push	{r7, lr}
 800722a:	b084      	sub	sp, #16
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	3354      	adds	r3, #84	@ 0x54
 8007234:	4618      	mov	r0, r3
 8007236:	f001 f929 	bl	800848c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007240:	2b00      	cmp	r3, #0
 8007242:	d108      	bne.n	8007256 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007248:	4618      	mov	r0, r3
 800724a:	f000 ffd5 	bl	80081f8 <vPortFree>
				vPortFree( pxTCB );
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 ffd2 	bl	80081f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007254:	e019      	b.n	800728a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800725c:	2b01      	cmp	r3, #1
 800725e:	d103      	bne.n	8007268 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 ffc9 	bl	80081f8 <vPortFree>
	}
 8007266:	e010      	b.n	800728a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800726e:	2b02      	cmp	r3, #2
 8007270:	d00b      	beq.n	800728a <prvDeleteTCB+0x62>
	__asm volatile
 8007272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007276:	f383 8811 	msr	BASEPRI, r3
 800727a:	f3bf 8f6f 	isb	sy
 800727e:	f3bf 8f4f 	dsb	sy
 8007282:	60fb      	str	r3, [r7, #12]
}
 8007284:	bf00      	nop
 8007286:	bf00      	nop
 8007288:	e7fd      	b.n	8007286 <prvDeleteTCB+0x5e>
	}
 800728a:	bf00      	nop
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
	...

08007294 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007294:	b480      	push	{r7}
 8007296:	b083      	sub	sp, #12
 8007298:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800729a:	4b0c      	ldr	r3, [pc, #48]	@ (80072cc <prvResetNextTaskUnblockTime+0x38>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d104      	bne.n	80072ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80072a4:	4b0a      	ldr	r3, [pc, #40]	@ (80072d0 <prvResetNextTaskUnblockTime+0x3c>)
 80072a6:	f04f 32ff 	mov.w	r2, #4294967295
 80072aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80072ac:	e008      	b.n	80072c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ae:	4b07      	ldr	r3, [pc, #28]	@ (80072cc <prvResetNextTaskUnblockTime+0x38>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	4a04      	ldr	r2, [pc, #16]	@ (80072d0 <prvResetNextTaskUnblockTime+0x3c>)
 80072be:	6013      	str	r3, [r2, #0]
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr
 80072cc:	20000e5c 	.word	0x20000e5c
 80072d0:	20000ec4 	.word	0x20000ec4

080072d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80072da:	4b0b      	ldr	r3, [pc, #44]	@ (8007308 <xTaskGetSchedulerState+0x34>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d102      	bne.n	80072e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80072e2:	2301      	movs	r3, #1
 80072e4:	607b      	str	r3, [r7, #4]
 80072e6:	e008      	b.n	80072fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072e8:	4b08      	ldr	r3, [pc, #32]	@ (800730c <xTaskGetSchedulerState+0x38>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d102      	bne.n	80072f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80072f0:	2302      	movs	r3, #2
 80072f2:	607b      	str	r3, [r7, #4]
 80072f4:	e001      	b.n	80072fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80072f6:	2300      	movs	r3, #0
 80072f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80072fa:	687b      	ldr	r3, [r7, #4]
	}
 80072fc:	4618      	mov	r0, r3
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	20000eb0 	.word	0x20000eb0
 800730c:	20000ecc 	.word	0x20000ecc

08007310 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007310:	b580      	push	{r7, lr}
 8007312:	b086      	sub	sp, #24
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d058      	beq.n	80073d8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007326:	4b2f      	ldr	r3, [pc, #188]	@ (80073e4 <xTaskPriorityDisinherit+0xd4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	693a      	ldr	r2, [r7, #16]
 800732c:	429a      	cmp	r2, r3
 800732e:	d00b      	beq.n	8007348 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	60fb      	str	r3, [r7, #12]
}
 8007342:	bf00      	nop
 8007344:	bf00      	nop
 8007346:	e7fd      	b.n	8007344 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800734c:	2b00      	cmp	r3, #0
 800734e:	d10b      	bne.n	8007368 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007354:	f383 8811 	msr	BASEPRI, r3
 8007358:	f3bf 8f6f 	isb	sy
 800735c:	f3bf 8f4f 	dsb	sy
 8007360:	60bb      	str	r3, [r7, #8]
}
 8007362:	bf00      	nop
 8007364:	bf00      	nop
 8007366:	e7fd      	b.n	8007364 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800736c:	1e5a      	subs	r2, r3, #1
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800737a:	429a      	cmp	r2, r3
 800737c:	d02c      	beq.n	80073d8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007382:	2b00      	cmp	r3, #0
 8007384:	d128      	bne.n	80073d8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	3304      	adds	r3, #4
 800738a:	4618      	mov	r0, r3
 800738c:	f7fe fa34 	bl	80057f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800739c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073a8:	4b0f      	ldr	r3, [pc, #60]	@ (80073e8 <xTaskPriorityDisinherit+0xd8>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d903      	bls.n	80073b8 <xTaskPriorityDisinherit+0xa8>
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b4:	4a0c      	ldr	r2, [pc, #48]	@ (80073e8 <xTaskPriorityDisinherit+0xd8>)
 80073b6:	6013      	str	r3, [r2, #0]
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073bc:	4613      	mov	r3, r2
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	4a09      	ldr	r2, [pc, #36]	@ (80073ec <xTaskPriorityDisinherit+0xdc>)
 80073c6:	441a      	add	r2, r3
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	3304      	adds	r3, #4
 80073cc:	4619      	mov	r1, r3
 80073ce:	4610      	mov	r0, r2
 80073d0:	f7fe f9b5 	bl	800573e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80073d4:	2301      	movs	r3, #1
 80073d6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073d8:	697b      	ldr	r3, [r7, #20]
	}
 80073da:	4618      	mov	r0, r3
 80073dc:	3718      	adds	r7, #24
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	200009d0 	.word	0x200009d0
 80073e8:	20000eac 	.word	0x20000eac
 80073ec:	200009d4 	.word	0x200009d4

080073f0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80073f6:	4b09      	ldr	r3, [pc, #36]	@ (800741c <uxTaskResetEventItemValue+0x2c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073fe:	4b07      	ldr	r3, [pc, #28]	@ (800741c <uxTaskResetEventItemValue+0x2c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007404:	4b05      	ldr	r3, [pc, #20]	@ (800741c <uxTaskResetEventItemValue+0x2c>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800740c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800740e:	687b      	ldr	r3, [r7, #4]
}
 8007410:	4618      	mov	r0, r3
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	200009d0 	.word	0x200009d0

08007420 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007420:	b580      	push	{r7, lr}
 8007422:	b084      	sub	sp, #16
 8007424:	af00      	add	r7, sp, #0
 8007426:	6078      	str	r0, [r7, #4]
 8007428:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800742a:	4b21      	ldr	r3, [pc, #132]	@ (80074b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007430:	4b20      	ldr	r3, [pc, #128]	@ (80074b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3304      	adds	r3, #4
 8007436:	4618      	mov	r0, r3
 8007438:	f7fe f9de 	bl	80057f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007442:	d10a      	bne.n	800745a <prvAddCurrentTaskToDelayedList+0x3a>
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d007      	beq.n	800745a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800744a:	4b1a      	ldr	r3, [pc, #104]	@ (80074b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	3304      	adds	r3, #4
 8007450:	4619      	mov	r1, r3
 8007452:	4819      	ldr	r0, [pc, #100]	@ (80074b8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007454:	f7fe f973 	bl	800573e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007458:	e026      	b.n	80074a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800745a:	68fa      	ldr	r2, [r7, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	4413      	add	r3, r2
 8007460:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007462:	4b14      	ldr	r3, [pc, #80]	@ (80074b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	68ba      	ldr	r2, [r7, #8]
 8007468:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	429a      	cmp	r2, r3
 8007470:	d209      	bcs.n	8007486 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007472:	4b12      	ldr	r3, [pc, #72]	@ (80074bc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	4b0f      	ldr	r3, [pc, #60]	@ (80074b4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	3304      	adds	r3, #4
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f7fe f981 	bl	8005786 <vListInsert>
}
 8007484:	e010      	b.n	80074a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007486:	4b0e      	ldr	r3, [pc, #56]	@ (80074c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	4b0a      	ldr	r3, [pc, #40]	@ (80074b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3304      	adds	r3, #4
 8007490:	4619      	mov	r1, r3
 8007492:	4610      	mov	r0, r2
 8007494:	f7fe f977 	bl	8005786 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007498:	4b0a      	ldr	r3, [pc, #40]	@ (80074c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d202      	bcs.n	80074a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80074a2:	4a08      	ldr	r2, [pc, #32]	@ (80074c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	6013      	str	r3, [r2, #0]
}
 80074a8:	bf00      	nop
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	20000ea8 	.word	0x20000ea8
 80074b4:	200009d0 	.word	0x200009d0
 80074b8:	20000e90 	.word	0x20000e90
 80074bc:	20000e60 	.word	0x20000e60
 80074c0:	20000e5c 	.word	0x20000e5c
 80074c4:	20000ec4 	.word	0x20000ec4

080074c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b08a      	sub	sp, #40	@ 0x28
 80074cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80074ce:	2300      	movs	r3, #0
 80074d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80074d2:	f000 fb13 	bl	8007afc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80074d6:	4b1d      	ldr	r3, [pc, #116]	@ (800754c <xTimerCreateTimerTask+0x84>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d021      	beq.n	8007522 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80074de:	2300      	movs	r3, #0
 80074e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80074e2:	2300      	movs	r3, #0
 80074e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80074e6:	1d3a      	adds	r2, r7, #4
 80074e8:	f107 0108 	add.w	r1, r7, #8
 80074ec:	f107 030c 	add.w	r3, r7, #12
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7fd ff3b 	bl	800536c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80074f6:	6879      	ldr	r1, [r7, #4]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	9202      	str	r2, [sp, #8]
 80074fe:	9301      	str	r3, [sp, #4]
 8007500:	2302      	movs	r3, #2
 8007502:	9300      	str	r3, [sp, #0]
 8007504:	2300      	movs	r3, #0
 8007506:	460a      	mov	r2, r1
 8007508:	4911      	ldr	r1, [pc, #68]	@ (8007550 <xTimerCreateTimerTask+0x88>)
 800750a:	4812      	ldr	r0, [pc, #72]	@ (8007554 <xTimerCreateTimerTask+0x8c>)
 800750c:	f7fe ff56 	bl	80063bc <xTaskCreateStatic>
 8007510:	4603      	mov	r3, r0
 8007512:	4a11      	ldr	r2, [pc, #68]	@ (8007558 <xTimerCreateTimerTask+0x90>)
 8007514:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007516:	4b10      	ldr	r3, [pc, #64]	@ (8007558 <xTimerCreateTimerTask+0x90>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d001      	beq.n	8007522 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800751e:	2301      	movs	r3, #1
 8007520:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d10b      	bne.n	8007540 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752c:	f383 8811 	msr	BASEPRI, r3
 8007530:	f3bf 8f6f 	isb	sy
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	613b      	str	r3, [r7, #16]
}
 800753a:	bf00      	nop
 800753c:	bf00      	nop
 800753e:	e7fd      	b.n	800753c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007540:	697b      	ldr	r3, [r7, #20]
}
 8007542:	4618      	mov	r0, r3
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000f00 	.word	0x20000f00
 8007550:	08008ef8 	.word	0x08008ef8
 8007554:	08007695 	.word	0x08007695
 8007558:	20000f04 	.word	0x20000f04

0800755c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08a      	sub	sp, #40	@ 0x28
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
 8007568:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800756a:	2300      	movs	r3, #0
 800756c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d10b      	bne.n	800758c <xTimerGenericCommand+0x30>
	__asm volatile
 8007574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007578:	f383 8811 	msr	BASEPRI, r3
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	f3bf 8f4f 	dsb	sy
 8007584:	623b      	str	r3, [r7, #32]
}
 8007586:	bf00      	nop
 8007588:	bf00      	nop
 800758a:	e7fd      	b.n	8007588 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800758c:	4b19      	ldr	r3, [pc, #100]	@ (80075f4 <xTimerGenericCommand+0x98>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2b00      	cmp	r3, #0
 8007592:	d02a      	beq.n	80075ea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2b05      	cmp	r3, #5
 80075a4:	dc18      	bgt.n	80075d8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80075a6:	f7ff fe95 	bl	80072d4 <xTaskGetSchedulerState>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d109      	bne.n	80075c4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80075b0:	4b10      	ldr	r3, [pc, #64]	@ (80075f4 <xTimerGenericCommand+0x98>)
 80075b2:	6818      	ldr	r0, [r3, #0]
 80075b4:	f107 0110 	add.w	r1, r7, #16
 80075b8:	2300      	movs	r3, #0
 80075ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075bc:	f7fe fa8c 	bl	8005ad8 <xQueueGenericSend>
 80075c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80075c2:	e012      	b.n	80075ea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80075c4:	4b0b      	ldr	r3, [pc, #44]	@ (80075f4 <xTimerGenericCommand+0x98>)
 80075c6:	6818      	ldr	r0, [r3, #0]
 80075c8:	f107 0110 	add.w	r1, r7, #16
 80075cc:	2300      	movs	r3, #0
 80075ce:	2200      	movs	r2, #0
 80075d0:	f7fe fa82 	bl	8005ad8 <xQueueGenericSend>
 80075d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80075d6:	e008      	b.n	80075ea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80075d8:	4b06      	ldr	r3, [pc, #24]	@ (80075f4 <xTimerGenericCommand+0x98>)
 80075da:	6818      	ldr	r0, [r3, #0]
 80075dc:	f107 0110 	add.w	r1, r7, #16
 80075e0:	2300      	movs	r3, #0
 80075e2:	683a      	ldr	r2, [r7, #0]
 80075e4:	f7fe fb7a 	bl	8005cdc <xQueueGenericSendFromISR>
 80075e8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80075ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3728      	adds	r7, #40	@ 0x28
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	20000f00 	.word	0x20000f00

080075f8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b088      	sub	sp, #32
 80075fc:	af02      	add	r7, sp, #8
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007602:	4b23      	ldr	r3, [pc, #140]	@ (8007690 <prvProcessExpiredTimer+0x98>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	3304      	adds	r3, #4
 8007610:	4618      	mov	r0, r3
 8007612:	f7fe f8f1 	bl	80057f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800761c:	f003 0304 	and.w	r3, r3, #4
 8007620:	2b00      	cmp	r3, #0
 8007622:	d023      	beq.n	800766c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	699a      	ldr	r2, [r3, #24]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	18d1      	adds	r1, r2, r3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	683a      	ldr	r2, [r7, #0]
 8007630:	6978      	ldr	r0, [r7, #20]
 8007632:	f000 f8d5 	bl	80077e0 <prvInsertTimerInActiveList>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d020      	beq.n	800767e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800763c:	2300      	movs	r3, #0
 800763e:	9300      	str	r3, [sp, #0]
 8007640:	2300      	movs	r3, #0
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	2100      	movs	r1, #0
 8007646:	6978      	ldr	r0, [r7, #20]
 8007648:	f7ff ff88 	bl	800755c <xTimerGenericCommand>
 800764c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d114      	bne.n	800767e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007658:	f383 8811 	msr	BASEPRI, r3
 800765c:	f3bf 8f6f 	isb	sy
 8007660:	f3bf 8f4f 	dsb	sy
 8007664:	60fb      	str	r3, [r7, #12]
}
 8007666:	bf00      	nop
 8007668:	bf00      	nop
 800766a:	e7fd      	b.n	8007668 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007672:	f023 0301 	bic.w	r3, r3, #1
 8007676:	b2da      	uxtb	r2, r3
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	6a1b      	ldr	r3, [r3, #32]
 8007682:	6978      	ldr	r0, [r7, #20]
 8007684:	4798      	blx	r3
}
 8007686:	bf00      	nop
 8007688:	3718      	adds	r7, #24
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
 800768e:	bf00      	nop
 8007690:	20000ef8 	.word	0x20000ef8

08007694 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800769c:	f107 0308 	add.w	r3, r7, #8
 80076a0:	4618      	mov	r0, r3
 80076a2:	f000 f859 	bl	8007758 <prvGetNextExpireTime>
 80076a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	4619      	mov	r1, r3
 80076ac:	68f8      	ldr	r0, [r7, #12]
 80076ae:	f000 f805 	bl	80076bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80076b2:	f000 f8d7 	bl	8007864 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80076b6:	bf00      	nop
 80076b8:	e7f0      	b.n	800769c <prvTimerTask+0x8>
	...

080076bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80076c6:	f7ff f95d 	bl	8006984 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80076ca:	f107 0308 	add.w	r3, r7, #8
 80076ce:	4618      	mov	r0, r3
 80076d0:	f000 f866 	bl	80077a0 <prvSampleTimeNow>
 80076d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80076d6:	68bb      	ldr	r3, [r7, #8]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d130      	bne.n	800773e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d10a      	bne.n	80076f8 <prvProcessTimerOrBlockTask+0x3c>
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d806      	bhi.n	80076f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80076ea:	f7ff f959 	bl	80069a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80076ee:	68f9      	ldr	r1, [r7, #12]
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff ff81 	bl	80075f8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80076f6:	e024      	b.n	8007742 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d008      	beq.n	8007710 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80076fe:	4b13      	ldr	r3, [pc, #76]	@ (800774c <prvProcessTimerOrBlockTask+0x90>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d101      	bne.n	800770c <prvProcessTimerOrBlockTask+0x50>
 8007708:	2301      	movs	r3, #1
 800770a:	e000      	b.n	800770e <prvProcessTimerOrBlockTask+0x52>
 800770c:	2300      	movs	r3, #0
 800770e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007710:	4b0f      	ldr	r3, [pc, #60]	@ (8007750 <prvProcessTimerOrBlockTask+0x94>)
 8007712:	6818      	ldr	r0, [r3, #0]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	4619      	mov	r1, r3
 800771e:	f7fe fe19 	bl	8006354 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007722:	f7ff f93d 	bl	80069a0 <xTaskResumeAll>
 8007726:	4603      	mov	r3, r0
 8007728:	2b00      	cmp	r3, #0
 800772a:	d10a      	bne.n	8007742 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800772c:	4b09      	ldr	r3, [pc, #36]	@ (8007754 <prvProcessTimerOrBlockTask+0x98>)
 800772e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007732:	601a      	str	r2, [r3, #0]
 8007734:	f3bf 8f4f 	dsb	sy
 8007738:	f3bf 8f6f 	isb	sy
}
 800773c:	e001      	b.n	8007742 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800773e:	f7ff f92f 	bl	80069a0 <xTaskResumeAll>
}
 8007742:	bf00      	nop
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	20000efc 	.word	0x20000efc
 8007750:	20000f00 	.word	0x20000f00
 8007754:	e000ed04 	.word	0xe000ed04

08007758 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007758:	b480      	push	{r7}
 800775a:	b085      	sub	sp, #20
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007760:	4b0e      	ldr	r3, [pc, #56]	@ (800779c <prvGetNextExpireTime+0x44>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d101      	bne.n	800776e <prvGetNextExpireTime+0x16>
 800776a:	2201      	movs	r2, #1
 800776c:	e000      	b.n	8007770 <prvGetNextExpireTime+0x18>
 800776e:	2200      	movs	r2, #0
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2b00      	cmp	r3, #0
 800777a:	d105      	bne.n	8007788 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800777c:	4b07      	ldr	r3, [pc, #28]	@ (800779c <prvGetNextExpireTime+0x44>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	60fb      	str	r3, [r7, #12]
 8007786:	e001      	b.n	800778c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800778c:	68fb      	ldr	r3, [r7, #12]
}
 800778e:	4618      	mov	r0, r3
 8007790:	3714      	adds	r7, #20
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr
 800779a:	bf00      	nop
 800779c:	20000ef8 	.word	0x20000ef8

080077a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80077a8:	f7ff f998 	bl	8006adc <xTaskGetTickCount>
 80077ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80077ae:	4b0b      	ldr	r3, [pc, #44]	@ (80077dc <prvSampleTimeNow+0x3c>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68fa      	ldr	r2, [r7, #12]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d205      	bcs.n	80077c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80077b8:	f000 f93a 	bl	8007a30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	601a      	str	r2, [r3, #0]
 80077c2:	e002      	b.n	80077ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80077ca:	4a04      	ldr	r2, [pc, #16]	@ (80077dc <prvSampleTimeNow+0x3c>)
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80077d0:	68fb      	ldr	r3, [r7, #12]
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3710      	adds	r7, #16
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20000f08 	.word	0x20000f08

080077e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
 80077ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80077ee:	2300      	movs	r3, #0
 80077f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80077fe:	68ba      	ldr	r2, [r7, #8]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	429a      	cmp	r2, r3
 8007804:	d812      	bhi.n	800782c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	1ad2      	subs	r2, r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	429a      	cmp	r2, r3
 8007812:	d302      	bcc.n	800781a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007814:	2301      	movs	r3, #1
 8007816:	617b      	str	r3, [r7, #20]
 8007818:	e01b      	b.n	8007852 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800781a:	4b10      	ldr	r3, [pc, #64]	@ (800785c <prvInsertTimerInActiveList+0x7c>)
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	3304      	adds	r3, #4
 8007822:	4619      	mov	r1, r3
 8007824:	4610      	mov	r0, r2
 8007826:	f7fd ffae 	bl	8005786 <vListInsert>
 800782a:	e012      	b.n	8007852 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	429a      	cmp	r2, r3
 8007832:	d206      	bcs.n	8007842 <prvInsertTimerInActiveList+0x62>
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	429a      	cmp	r2, r3
 800783a:	d302      	bcc.n	8007842 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800783c:	2301      	movs	r3, #1
 800783e:	617b      	str	r3, [r7, #20]
 8007840:	e007      	b.n	8007852 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007842:	4b07      	ldr	r3, [pc, #28]	@ (8007860 <prvInsertTimerInActiveList+0x80>)
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3304      	adds	r3, #4
 800784a:	4619      	mov	r1, r3
 800784c:	4610      	mov	r0, r2
 800784e:	f7fd ff9a 	bl	8005786 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007852:	697b      	ldr	r3, [r7, #20]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3718      	adds	r7, #24
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}
 800785c:	20000efc 	.word	0x20000efc
 8007860:	20000ef8 	.word	0x20000ef8

08007864 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b08e      	sub	sp, #56	@ 0x38
 8007868:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800786a:	e0ce      	b.n	8007a0a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	da19      	bge.n	80078a6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007872:	1d3b      	adds	r3, r7, #4
 8007874:	3304      	adds	r3, #4
 8007876:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800787a:	2b00      	cmp	r3, #0
 800787c:	d10b      	bne.n	8007896 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800787e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007882:	f383 8811 	msr	BASEPRI, r3
 8007886:	f3bf 8f6f 	isb	sy
 800788a:	f3bf 8f4f 	dsb	sy
 800788e:	61fb      	str	r3, [r7, #28]
}
 8007890:	bf00      	nop
 8007892:	bf00      	nop
 8007894:	e7fd      	b.n	8007892 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800789c:	6850      	ldr	r0, [r2, #4]
 800789e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078a0:	6892      	ldr	r2, [r2, #8]
 80078a2:	4611      	mov	r1, r2
 80078a4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f2c0 80ae 	blt.w	8007a0a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80078b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078b4:	695b      	ldr	r3, [r3, #20]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d004      	beq.n	80078c4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078bc:	3304      	adds	r3, #4
 80078be:	4618      	mov	r0, r3
 80078c0:	f7fd ff9a 	bl	80057f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80078c4:	463b      	mov	r3, r7
 80078c6:	4618      	mov	r0, r3
 80078c8:	f7ff ff6a 	bl	80077a0 <prvSampleTimeNow>
 80078cc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2b09      	cmp	r3, #9
 80078d2:	f200 8097 	bhi.w	8007a04 <prvProcessReceivedCommands+0x1a0>
 80078d6:	a201      	add	r2, pc, #4	@ (adr r2, 80078dc <prvProcessReceivedCommands+0x78>)
 80078d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078dc:	08007905 	.word	0x08007905
 80078e0:	08007905 	.word	0x08007905
 80078e4:	08007905 	.word	0x08007905
 80078e8:	0800797b 	.word	0x0800797b
 80078ec:	0800798f 	.word	0x0800798f
 80078f0:	080079db 	.word	0x080079db
 80078f4:	08007905 	.word	0x08007905
 80078f8:	08007905 	.word	0x08007905
 80078fc:	0800797b 	.word	0x0800797b
 8007900:	0800798f 	.word	0x0800798f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007906:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800790a:	f043 0301 	orr.w	r3, r3, #1
 800790e:	b2da      	uxtb	r2, r3
 8007910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007912:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007916:	68ba      	ldr	r2, [r7, #8]
 8007918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800791a:	699b      	ldr	r3, [r3, #24]
 800791c:	18d1      	adds	r1, r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007922:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007924:	f7ff ff5c 	bl	80077e0 <prvInsertTimerInActiveList>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d06c      	beq.n	8007a08 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800792e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007930:	6a1b      	ldr	r3, [r3, #32]
 8007932:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007934:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007938:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800793c:	f003 0304 	and.w	r3, r3, #4
 8007940:	2b00      	cmp	r3, #0
 8007942:	d061      	beq.n	8007a08 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007944:	68ba      	ldr	r2, [r7, #8]
 8007946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007948:	699b      	ldr	r3, [r3, #24]
 800794a:	441a      	add	r2, r3
 800794c:	2300      	movs	r3, #0
 800794e:	9300      	str	r3, [sp, #0]
 8007950:	2300      	movs	r3, #0
 8007952:	2100      	movs	r1, #0
 8007954:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007956:	f7ff fe01 	bl	800755c <xTimerGenericCommand>
 800795a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800795c:	6a3b      	ldr	r3, [r7, #32]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d152      	bne.n	8007a08 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007966:	f383 8811 	msr	BASEPRI, r3
 800796a:	f3bf 8f6f 	isb	sy
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	61bb      	str	r3, [r7, #24]
}
 8007974:	bf00      	nop
 8007976:	bf00      	nop
 8007978:	e7fd      	b.n	8007976 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800797a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800797c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007980:	f023 0301 	bic.w	r3, r3, #1
 8007984:	b2da      	uxtb	r2, r3
 8007986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007988:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800798c:	e03d      	b.n	8007a0a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800798e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007990:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007994:	f043 0301 	orr.w	r3, r3, #1
 8007998:	b2da      	uxtb	r2, r3
 800799a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800799c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80079a0:	68ba      	ldr	r2, [r7, #8]
 80079a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80079a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a8:	699b      	ldr	r3, [r3, #24]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10b      	bne.n	80079c6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	617b      	str	r3, [r7, #20]
}
 80079c0:	bf00      	nop
 80079c2:	bf00      	nop
 80079c4:	e7fd      	b.n	80079c2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80079c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c8:	699a      	ldr	r2, [r3, #24]
 80079ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079cc:	18d1      	adds	r1, r2, r3
 80079ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079d4:	f7ff ff04 	bl	80077e0 <prvInsertTimerInActiveList>
					break;
 80079d8:	e017      	b.n	8007a0a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079e0:	f003 0302 	and.w	r3, r3, #2
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d103      	bne.n	80079f0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80079e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079ea:	f000 fc05 	bl	80081f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80079ee:	e00c      	b.n	8007a0a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079f6:	f023 0301 	bic.w	r3, r3, #1
 80079fa:	b2da      	uxtb	r2, r3
 80079fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a02:	e002      	b.n	8007a0a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007a04:	bf00      	nop
 8007a06:	e000      	b.n	8007a0a <prvProcessReceivedCommands+0x1a6>
					break;
 8007a08:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a0a:	4b08      	ldr	r3, [pc, #32]	@ (8007a2c <prvProcessReceivedCommands+0x1c8>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	1d39      	adds	r1, r7, #4
 8007a10:	2200      	movs	r2, #0
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe fa00 	bl	8005e18 <xQueueReceive>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f47f af26 	bne.w	800786c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	3730      	adds	r7, #48	@ 0x30
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop
 8007a2c:	20000f00 	.word	0x20000f00

08007a30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b088      	sub	sp, #32
 8007a34:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a36:	e049      	b.n	8007acc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a38:	4b2e      	ldr	r3, [pc, #184]	@ (8007af4 <prvSwitchTimerLists+0xc4>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a42:	4b2c      	ldr	r3, [pc, #176]	@ (8007af4 <prvSwitchTimerLists+0xc4>)
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7fd fed1 	bl	80057f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a64:	f003 0304 	and.w	r3, r3, #4
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d02f      	beq.n	8007acc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4413      	add	r3, r2
 8007a74:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d90e      	bls.n	8007a9c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	68ba      	ldr	r2, [r7, #8]
 8007a82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8007af4 <prvSwitchTimerLists+0xc4>)
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	3304      	adds	r3, #4
 8007a92:	4619      	mov	r1, r3
 8007a94:	4610      	mov	r0, r2
 8007a96:	f7fd fe76 	bl	8005786 <vListInsert>
 8007a9a:	e017      	b.n	8007acc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	9300      	str	r3, [sp, #0]
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	693a      	ldr	r2, [r7, #16]
 8007aa4:	2100      	movs	r1, #0
 8007aa6:	68f8      	ldr	r0, [r7, #12]
 8007aa8:	f7ff fd58 	bl	800755c <xTimerGenericCommand>
 8007aac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d10b      	bne.n	8007acc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab8:	f383 8811 	msr	BASEPRI, r3
 8007abc:	f3bf 8f6f 	isb	sy
 8007ac0:	f3bf 8f4f 	dsb	sy
 8007ac4:	603b      	str	r3, [r7, #0]
}
 8007ac6:	bf00      	nop
 8007ac8:	bf00      	nop
 8007aca:	e7fd      	b.n	8007ac8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007acc:	4b09      	ldr	r3, [pc, #36]	@ (8007af4 <prvSwitchTimerLists+0xc4>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1b0      	bne.n	8007a38 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007ad6:	4b07      	ldr	r3, [pc, #28]	@ (8007af4 <prvSwitchTimerLists+0xc4>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007adc:	4b06      	ldr	r3, [pc, #24]	@ (8007af8 <prvSwitchTimerLists+0xc8>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a04      	ldr	r2, [pc, #16]	@ (8007af4 <prvSwitchTimerLists+0xc4>)
 8007ae2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007ae4:	4a04      	ldr	r2, [pc, #16]	@ (8007af8 <prvSwitchTimerLists+0xc8>)
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	6013      	str	r3, [r2, #0]
}
 8007aea:	bf00      	nop
 8007aec:	3718      	adds	r7, #24
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
 8007af2:	bf00      	nop
 8007af4:	20000ef8 	.word	0x20000ef8
 8007af8:	20000efc 	.word	0x20000efc

08007afc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b02:	f000 f989 	bl	8007e18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b06:	4b15      	ldr	r3, [pc, #84]	@ (8007b5c <prvCheckForValidListAndQueue+0x60>)
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d120      	bne.n	8007b50 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b0e:	4814      	ldr	r0, [pc, #80]	@ (8007b60 <prvCheckForValidListAndQueue+0x64>)
 8007b10:	f7fd fde8 	bl	80056e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b14:	4813      	ldr	r0, [pc, #76]	@ (8007b64 <prvCheckForValidListAndQueue+0x68>)
 8007b16:	f7fd fde5 	bl	80056e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b1a:	4b13      	ldr	r3, [pc, #76]	@ (8007b68 <prvCheckForValidListAndQueue+0x6c>)
 8007b1c:	4a10      	ldr	r2, [pc, #64]	@ (8007b60 <prvCheckForValidListAndQueue+0x64>)
 8007b1e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b20:	4b12      	ldr	r3, [pc, #72]	@ (8007b6c <prvCheckForValidListAndQueue+0x70>)
 8007b22:	4a10      	ldr	r2, [pc, #64]	@ (8007b64 <prvCheckForValidListAndQueue+0x68>)
 8007b24:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b26:	2300      	movs	r3, #0
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	4b11      	ldr	r3, [pc, #68]	@ (8007b70 <prvCheckForValidListAndQueue+0x74>)
 8007b2c:	4a11      	ldr	r2, [pc, #68]	@ (8007b74 <prvCheckForValidListAndQueue+0x78>)
 8007b2e:	2110      	movs	r1, #16
 8007b30:	200a      	movs	r0, #10
 8007b32:	f7fd fef5 	bl	8005920 <xQueueGenericCreateStatic>
 8007b36:	4603      	mov	r3, r0
 8007b38:	4a08      	ldr	r2, [pc, #32]	@ (8007b5c <prvCheckForValidListAndQueue+0x60>)
 8007b3a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b3c:	4b07      	ldr	r3, [pc, #28]	@ (8007b5c <prvCheckForValidListAndQueue+0x60>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d005      	beq.n	8007b50 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b44:	4b05      	ldr	r3, [pc, #20]	@ (8007b5c <prvCheckForValidListAndQueue+0x60>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	490b      	ldr	r1, [pc, #44]	@ (8007b78 <prvCheckForValidListAndQueue+0x7c>)
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fe fbd8 	bl	8006300 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b50:	f000 f994 	bl	8007e7c <vPortExitCritical>
}
 8007b54:	bf00      	nop
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	20000f00 	.word	0x20000f00
 8007b60:	20000ed0 	.word	0x20000ed0
 8007b64:	20000ee4 	.word	0x20000ee4
 8007b68:	20000ef8 	.word	0x20000ef8
 8007b6c:	20000efc 	.word	0x20000efc
 8007b70:	20000fac 	.word	0x20000fac
 8007b74:	20000f0c 	.word	0x20000f0c
 8007b78:	08008f00 	.word	0x08008f00

08007b7c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b08a      	sub	sp, #40	@ 0x28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
 8007b88:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8007b8a:	f06f 0301 	mvn.w	r3, #1
 8007b8e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007b9c:	4b06      	ldr	r3, [pc, #24]	@ (8007bb8 <xTimerPendFunctionCallFromISR+0x3c>)
 8007b9e:	6818      	ldr	r0, [r3, #0]
 8007ba0:	f107 0114 	add.w	r1, r7, #20
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	683a      	ldr	r2, [r7, #0]
 8007ba8:	f7fe f898 	bl	8005cdc <xQueueGenericSendFromISR>
 8007bac:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3728      	adds	r7, #40	@ 0x28
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	20000f00 	.word	0x20000f00

08007bbc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	60f8      	str	r0, [r7, #12]
 8007bc4:	60b9      	str	r1, [r7, #8]
 8007bc6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	3b04      	subs	r3, #4
 8007bcc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007bd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	3b04      	subs	r3, #4
 8007bda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	f023 0201 	bic.w	r2, r3, #1
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	3b04      	subs	r3, #4
 8007bea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007bec:	4a0c      	ldr	r2, [pc, #48]	@ (8007c20 <pxPortInitialiseStack+0x64>)
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	3b14      	subs	r3, #20
 8007bf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	3b04      	subs	r3, #4
 8007c02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f06f 0202 	mvn.w	r2, #2
 8007c0a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	3b20      	subs	r3, #32
 8007c10:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c12:	68fb      	ldr	r3, [r7, #12]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3714      	adds	r7, #20
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1e:	4770      	bx	lr
 8007c20:	08007c25 	.word	0x08007c25

08007c24 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c2e:	4b13      	ldr	r3, [pc, #76]	@ (8007c7c <prvTaskExitError+0x58>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c36:	d00b      	beq.n	8007c50 <prvTaskExitError+0x2c>
	__asm volatile
 8007c38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3c:	f383 8811 	msr	BASEPRI, r3
 8007c40:	f3bf 8f6f 	isb	sy
 8007c44:	f3bf 8f4f 	dsb	sy
 8007c48:	60fb      	str	r3, [r7, #12]
}
 8007c4a:	bf00      	nop
 8007c4c:	bf00      	nop
 8007c4e:	e7fd      	b.n	8007c4c <prvTaskExitError+0x28>
	__asm volatile
 8007c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c54:	f383 8811 	msr	BASEPRI, r3
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	f3bf 8f4f 	dsb	sy
 8007c60:	60bb      	str	r3, [r7, #8]
}
 8007c62:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007c64:	bf00      	nop
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d0fc      	beq.n	8007c66 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c6c:	bf00      	nop
 8007c6e:	bf00      	nop
 8007c70:	3714      	adds	r7, #20
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	20000010 	.word	0x20000010

08007c80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c80:	4b07      	ldr	r3, [pc, #28]	@ (8007ca0 <pxCurrentTCBConst2>)
 8007c82:	6819      	ldr	r1, [r3, #0]
 8007c84:	6808      	ldr	r0, [r1, #0]
 8007c86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8a:	f380 8809 	msr	PSP, r0
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f04f 0000 	mov.w	r0, #0
 8007c96:	f380 8811 	msr	BASEPRI, r0
 8007c9a:	4770      	bx	lr
 8007c9c:	f3af 8000 	nop.w

08007ca0 <pxCurrentTCBConst2>:
 8007ca0:	200009d0 	.word	0x200009d0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007ca4:	bf00      	nop
 8007ca6:	bf00      	nop

08007ca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ca8:	4808      	ldr	r0, [pc, #32]	@ (8007ccc <prvPortStartFirstTask+0x24>)
 8007caa:	6800      	ldr	r0, [r0, #0]
 8007cac:	6800      	ldr	r0, [r0, #0]
 8007cae:	f380 8808 	msr	MSP, r0
 8007cb2:	f04f 0000 	mov.w	r0, #0
 8007cb6:	f380 8814 	msr	CONTROL, r0
 8007cba:	b662      	cpsie	i
 8007cbc:	b661      	cpsie	f
 8007cbe:	f3bf 8f4f 	dsb	sy
 8007cc2:	f3bf 8f6f 	isb	sy
 8007cc6:	df00      	svc	0
 8007cc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007cca:	bf00      	nop
 8007ccc:	e000ed08 	.word	0xe000ed08

08007cd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007cd6:	4b47      	ldr	r3, [pc, #284]	@ (8007df4 <xPortStartScheduler+0x124>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	4a47      	ldr	r2, [pc, #284]	@ (8007df8 <xPortStartScheduler+0x128>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d10b      	bne.n	8007cf8 <xPortStartScheduler+0x28>
	__asm volatile
 8007ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce4:	f383 8811 	msr	BASEPRI, r3
 8007ce8:	f3bf 8f6f 	isb	sy
 8007cec:	f3bf 8f4f 	dsb	sy
 8007cf0:	60fb      	str	r3, [r7, #12]
}
 8007cf2:	bf00      	nop
 8007cf4:	bf00      	nop
 8007cf6:	e7fd      	b.n	8007cf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8007df4 <xPortStartScheduler+0x124>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a3f      	ldr	r2, [pc, #252]	@ (8007dfc <xPortStartScheduler+0x12c>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d10b      	bne.n	8007d1a <xPortStartScheduler+0x4a>
	__asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	613b      	str	r3, [r7, #16]
}
 8007d14:	bf00      	nop
 8007d16:	bf00      	nop
 8007d18:	e7fd      	b.n	8007d16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007d1a:	4b39      	ldr	r3, [pc, #228]	@ (8007e00 <xPortStartScheduler+0x130>)
 8007d1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	781b      	ldrb	r3, [r3, #0]
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	22ff      	movs	r2, #255	@ 0xff
 8007d2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007d34:	78fb      	ldrb	r3, [r7, #3]
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007d3c:	b2da      	uxtb	r2, r3
 8007d3e:	4b31      	ldr	r3, [pc, #196]	@ (8007e04 <xPortStartScheduler+0x134>)
 8007d40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007d42:	4b31      	ldr	r3, [pc, #196]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d44:	2207      	movs	r2, #7
 8007d46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d48:	e009      	b.n	8007d5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007d4a:	4b2f      	ldr	r3, [pc, #188]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	4a2d      	ldr	r2, [pc, #180]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	005b      	lsls	r3, r3, #1
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007d5e:	78fb      	ldrb	r3, [r7, #3]
 8007d60:	b2db      	uxtb	r3, r3
 8007d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d66:	2b80      	cmp	r3, #128	@ 0x80
 8007d68:	d0ef      	beq.n	8007d4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d6a:	4b27      	ldr	r3, [pc, #156]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f1c3 0307 	rsb	r3, r3, #7
 8007d72:	2b04      	cmp	r3, #4
 8007d74:	d00b      	beq.n	8007d8e <xPortStartScheduler+0xbe>
	__asm volatile
 8007d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
 8007d86:	60bb      	str	r3, [r7, #8]
}
 8007d88:	bf00      	nop
 8007d8a:	bf00      	nop
 8007d8c:	e7fd      	b.n	8007d8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	021b      	lsls	r3, r3, #8
 8007d94:	4a1c      	ldr	r2, [pc, #112]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d98:	4b1b      	ldr	r3, [pc, #108]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007da0:	4a19      	ldr	r2, [pc, #100]	@ (8007e08 <xPortStartScheduler+0x138>)
 8007da2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007dac:	4b17      	ldr	r3, [pc, #92]	@ (8007e0c <xPortStartScheduler+0x13c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a16      	ldr	r2, [pc, #88]	@ (8007e0c <xPortStartScheduler+0x13c>)
 8007db2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007db6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007db8:	4b14      	ldr	r3, [pc, #80]	@ (8007e0c <xPortStartScheduler+0x13c>)
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a13      	ldr	r2, [pc, #76]	@ (8007e0c <xPortStartScheduler+0x13c>)
 8007dbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007dc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007dc4:	f000 f8da 	bl	8007f7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007dc8:	4b11      	ldr	r3, [pc, #68]	@ (8007e10 <xPortStartScheduler+0x140>)
 8007dca:	2200      	movs	r2, #0
 8007dcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007dce:	f000 f8f9 	bl	8007fc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007dd2:	4b10      	ldr	r3, [pc, #64]	@ (8007e14 <xPortStartScheduler+0x144>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8007e14 <xPortStartScheduler+0x144>)
 8007dd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007ddc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007dde:	f7ff ff63 	bl	8007ca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007de2:	f7fe ff57 	bl	8006c94 <vTaskSwitchContext>
	prvTaskExitError();
 8007de6:	f7ff ff1d 	bl	8007c24 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007dea:	2300      	movs	r3, #0
}
 8007dec:	4618      	mov	r0, r3
 8007dee:	3718      	adds	r7, #24
 8007df0:	46bd      	mov	sp, r7
 8007df2:	bd80      	pop	{r7, pc}
 8007df4:	e000ed00 	.word	0xe000ed00
 8007df8:	410fc271 	.word	0x410fc271
 8007dfc:	410fc270 	.word	0x410fc270
 8007e00:	e000e400 	.word	0xe000e400
 8007e04:	20000ffc 	.word	0x20000ffc
 8007e08:	20001000 	.word	0x20001000
 8007e0c:	e000ed20 	.word	0xe000ed20
 8007e10:	20000010 	.word	0x20000010
 8007e14:	e000ef34 	.word	0xe000ef34

08007e18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	607b      	str	r3, [r7, #4]
}
 8007e30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007e32:	4b10      	ldr	r3, [pc, #64]	@ (8007e74 <vPortEnterCritical+0x5c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3301      	adds	r3, #1
 8007e38:	4a0e      	ldr	r2, [pc, #56]	@ (8007e74 <vPortEnterCritical+0x5c>)
 8007e3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8007e74 <vPortEnterCritical+0x5c>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d110      	bne.n	8007e66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007e44:	4b0c      	ldr	r3, [pc, #48]	@ (8007e78 <vPortEnterCritical+0x60>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d00b      	beq.n	8007e66 <vPortEnterCritical+0x4e>
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	603b      	str	r3, [r7, #0]
}
 8007e60:	bf00      	nop
 8007e62:	bf00      	nop
 8007e64:	e7fd      	b.n	8007e62 <vPortEnterCritical+0x4a>
	}
}
 8007e66:	bf00      	nop
 8007e68:	370c      	adds	r7, #12
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	20000010 	.word	0x20000010
 8007e78:	e000ed04 	.word	0xe000ed04

08007e7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e82:	4b12      	ldr	r3, [pc, #72]	@ (8007ecc <vPortExitCritical+0x50>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d10b      	bne.n	8007ea2 <vPortExitCritical+0x26>
	__asm volatile
 8007e8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8e:	f383 8811 	msr	BASEPRI, r3
 8007e92:	f3bf 8f6f 	isb	sy
 8007e96:	f3bf 8f4f 	dsb	sy
 8007e9a:	607b      	str	r3, [r7, #4]
}
 8007e9c:	bf00      	nop
 8007e9e:	bf00      	nop
 8007ea0:	e7fd      	b.n	8007e9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ecc <vPortExitCritical+0x50>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	4a08      	ldr	r2, [pc, #32]	@ (8007ecc <vPortExitCritical+0x50>)
 8007eaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007eac:	4b07      	ldr	r3, [pc, #28]	@ (8007ecc <vPortExitCritical+0x50>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d105      	bne.n	8007ec0 <vPortExitCritical+0x44>
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	f383 8811 	msr	BASEPRI, r3
}
 8007ebe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ec0:	bf00      	nop
 8007ec2:	370c      	adds	r7, #12
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	20000010 	.word	0x20000010

08007ed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007ed0:	f3ef 8009 	mrs	r0, PSP
 8007ed4:	f3bf 8f6f 	isb	sy
 8007ed8:	4b15      	ldr	r3, [pc, #84]	@ (8007f30 <pxCurrentTCBConst>)
 8007eda:	681a      	ldr	r2, [r3, #0]
 8007edc:	f01e 0f10 	tst.w	lr, #16
 8007ee0:	bf08      	it	eq
 8007ee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eea:	6010      	str	r0, [r2, #0]
 8007eec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ef0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007ef4:	f380 8811 	msr	BASEPRI, r0
 8007ef8:	f3bf 8f4f 	dsb	sy
 8007efc:	f3bf 8f6f 	isb	sy
 8007f00:	f7fe fec8 	bl	8006c94 <vTaskSwitchContext>
 8007f04:	f04f 0000 	mov.w	r0, #0
 8007f08:	f380 8811 	msr	BASEPRI, r0
 8007f0c:	bc09      	pop	{r0, r3}
 8007f0e:	6819      	ldr	r1, [r3, #0]
 8007f10:	6808      	ldr	r0, [r1, #0]
 8007f12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f16:	f01e 0f10 	tst.w	lr, #16
 8007f1a:	bf08      	it	eq
 8007f1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007f20:	f380 8809 	msr	PSP, r0
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	4770      	bx	lr
 8007f2a:	bf00      	nop
 8007f2c:	f3af 8000 	nop.w

08007f30 <pxCurrentTCBConst>:
 8007f30:	200009d0 	.word	0x200009d0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007f34:	bf00      	nop
 8007f36:	bf00      	nop

08007f38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f42:	f383 8811 	msr	BASEPRI, r3
 8007f46:	f3bf 8f6f 	isb	sy
 8007f4a:	f3bf 8f4f 	dsb	sy
 8007f4e:	607b      	str	r3, [r7, #4]
}
 8007f50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007f52:	f7fe fde5 	bl	8006b20 <xTaskIncrementTick>
 8007f56:	4603      	mov	r3, r0
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007f5c:	4b06      	ldr	r3, [pc, #24]	@ (8007f78 <xPortSysTickHandler+0x40>)
 8007f5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f62:	601a      	str	r2, [r3, #0]
 8007f64:	2300      	movs	r3, #0
 8007f66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	f383 8811 	msr	BASEPRI, r3
}
 8007f6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f70:	bf00      	nop
 8007f72:	3708      	adds	r7, #8
 8007f74:	46bd      	mov	sp, r7
 8007f76:	bd80      	pop	{r7, pc}
 8007f78:	e000ed04 	.word	0xe000ed04

08007f7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f80:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb0 <vPortSetupTimerInterrupt+0x34>)
 8007f82:	2200      	movs	r2, #0
 8007f84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f86:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb4 <vPortSetupTimerInterrupt+0x38>)
 8007f88:	2200      	movs	r2, #0
 8007f8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8007fb8 <vPortSetupTimerInterrupt+0x3c>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4a0a      	ldr	r2, [pc, #40]	@ (8007fbc <vPortSetupTimerInterrupt+0x40>)
 8007f92:	fba2 2303 	umull	r2, r3, r2, r3
 8007f96:	099b      	lsrs	r3, r3, #6
 8007f98:	4a09      	ldr	r2, [pc, #36]	@ (8007fc0 <vPortSetupTimerInterrupt+0x44>)
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f9e:	4b04      	ldr	r3, [pc, #16]	@ (8007fb0 <vPortSetupTimerInterrupt+0x34>)
 8007fa0:	2207      	movs	r2, #7
 8007fa2:	601a      	str	r2, [r3, #0]
}
 8007fa4:	bf00      	nop
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	e000e010 	.word	0xe000e010
 8007fb4:	e000e018 	.word	0xe000e018
 8007fb8:	20000004 	.word	0x20000004
 8007fbc:	10624dd3 	.word	0x10624dd3
 8007fc0:	e000e014 	.word	0xe000e014

08007fc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007fc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007fd4 <vPortEnableVFP+0x10>
 8007fc8:	6801      	ldr	r1, [r0, #0]
 8007fca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007fce:	6001      	str	r1, [r0, #0]
 8007fd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007fd2:	bf00      	nop
 8007fd4:	e000ed88 	.word	0xe000ed88

08007fd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007fd8:	b480      	push	{r7}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007fde:	f3ef 8305 	mrs	r3, IPSR
 8007fe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	2b0f      	cmp	r3, #15
 8007fe8:	d915      	bls.n	8008016 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007fea:	4a18      	ldr	r2, [pc, #96]	@ (800804c <vPortValidateInterruptPriority+0x74>)
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	4413      	add	r3, r2
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007ff4:	4b16      	ldr	r3, [pc, #88]	@ (8008050 <vPortValidateInterruptPriority+0x78>)
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	7afa      	ldrb	r2, [r7, #11]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d20b      	bcs.n	8008016 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	607b      	str	r3, [r7, #4]
}
 8008010:	bf00      	nop
 8008012:	bf00      	nop
 8008014:	e7fd      	b.n	8008012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008016:	4b0f      	ldr	r3, [pc, #60]	@ (8008054 <vPortValidateInterruptPriority+0x7c>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800801e:	4b0e      	ldr	r3, [pc, #56]	@ (8008058 <vPortValidateInterruptPriority+0x80>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	429a      	cmp	r2, r3
 8008024:	d90b      	bls.n	800803e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800802a:	f383 8811 	msr	BASEPRI, r3
 800802e:	f3bf 8f6f 	isb	sy
 8008032:	f3bf 8f4f 	dsb	sy
 8008036:	603b      	str	r3, [r7, #0]
}
 8008038:	bf00      	nop
 800803a:	bf00      	nop
 800803c:	e7fd      	b.n	800803a <vPortValidateInterruptPriority+0x62>
	}
 800803e:	bf00      	nop
 8008040:	3714      	adds	r7, #20
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
 800804a:	bf00      	nop
 800804c:	e000e3f0 	.word	0xe000e3f0
 8008050:	20000ffc 	.word	0x20000ffc
 8008054:	e000ed0c 	.word	0xe000ed0c
 8008058:	20001000 	.word	0x20001000

0800805c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b08a      	sub	sp, #40	@ 0x28
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008064:	2300      	movs	r3, #0
 8008066:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008068:	f7fe fc8c 	bl	8006984 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800806c:	4b5c      	ldr	r3, [pc, #368]	@ (80081e0 <pvPortMalloc+0x184>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d101      	bne.n	8008078 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008074:	f000 f924 	bl	80082c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008078:	4b5a      	ldr	r3, [pc, #360]	@ (80081e4 <pvPortMalloc+0x188>)
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	4013      	ands	r3, r2
 8008080:	2b00      	cmp	r3, #0
 8008082:	f040 8095 	bne.w	80081b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d01e      	beq.n	80080ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800808c:	2208      	movs	r2, #8
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4413      	add	r3, r2
 8008092:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f003 0307 	and.w	r3, r3, #7
 800809a:	2b00      	cmp	r3, #0
 800809c:	d015      	beq.n	80080ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f023 0307 	bic.w	r3, r3, #7
 80080a4:	3308      	adds	r3, #8
 80080a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	f003 0307 	and.w	r3, r3, #7
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00b      	beq.n	80080ca <pvPortMalloc+0x6e>
	__asm volatile
 80080b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b6:	f383 8811 	msr	BASEPRI, r3
 80080ba:	f3bf 8f6f 	isb	sy
 80080be:	f3bf 8f4f 	dsb	sy
 80080c2:	617b      	str	r3, [r7, #20]
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop
 80080c8:	e7fd      	b.n	80080c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d06f      	beq.n	80081b0 <pvPortMalloc+0x154>
 80080d0:	4b45      	ldr	r3, [pc, #276]	@ (80081e8 <pvPortMalloc+0x18c>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d86a      	bhi.n	80081b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80080da:	4b44      	ldr	r3, [pc, #272]	@ (80081ec <pvPortMalloc+0x190>)
 80080dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80080de:	4b43      	ldr	r3, [pc, #268]	@ (80081ec <pvPortMalloc+0x190>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080e4:	e004      	b.n	80080f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80080e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80080ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80080f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	687a      	ldr	r2, [r7, #4]
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d903      	bls.n	8008102 <pvPortMalloc+0xa6>
 80080fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1f1      	bne.n	80080e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008102:	4b37      	ldr	r3, [pc, #220]	@ (80081e0 <pvPortMalloc+0x184>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008108:	429a      	cmp	r2, r3
 800810a:	d051      	beq.n	80081b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800810c:	6a3b      	ldr	r3, [r7, #32]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	2208      	movs	r2, #8
 8008112:	4413      	add	r3, r2
 8008114:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	6a3b      	ldr	r3, [r7, #32]
 800811c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	685a      	ldr	r2, [r3, #4]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	1ad2      	subs	r2, r2, r3
 8008126:	2308      	movs	r3, #8
 8008128:	005b      	lsls	r3, r3, #1
 800812a:	429a      	cmp	r2, r3
 800812c:	d920      	bls.n	8008170 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800812e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	4413      	add	r3, r2
 8008134:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008136:	69bb      	ldr	r3, [r7, #24]
 8008138:	f003 0307 	and.w	r3, r3, #7
 800813c:	2b00      	cmp	r3, #0
 800813e:	d00b      	beq.n	8008158 <pvPortMalloc+0xfc>
	__asm volatile
 8008140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008144:	f383 8811 	msr	BASEPRI, r3
 8008148:	f3bf 8f6f 	isb	sy
 800814c:	f3bf 8f4f 	dsb	sy
 8008150:	613b      	str	r3, [r7, #16]
}
 8008152:	bf00      	nop
 8008154:	bf00      	nop
 8008156:	e7fd      	b.n	8008154 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815a:	685a      	ldr	r2, [r3, #4]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	1ad2      	subs	r2, r2, r3
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800816a:	69b8      	ldr	r0, [r7, #24]
 800816c:	f000 f90a 	bl	8008384 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008170:	4b1d      	ldr	r3, [pc, #116]	@ (80081e8 <pvPortMalloc+0x18c>)
 8008172:	681a      	ldr	r2, [r3, #0]
 8008174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	4a1b      	ldr	r2, [pc, #108]	@ (80081e8 <pvPortMalloc+0x18c>)
 800817c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800817e:	4b1a      	ldr	r3, [pc, #104]	@ (80081e8 <pvPortMalloc+0x18c>)
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	4b1b      	ldr	r3, [pc, #108]	@ (80081f0 <pvPortMalloc+0x194>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	429a      	cmp	r2, r3
 8008188:	d203      	bcs.n	8008192 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800818a:	4b17      	ldr	r3, [pc, #92]	@ (80081e8 <pvPortMalloc+0x18c>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a18      	ldr	r2, [pc, #96]	@ (80081f0 <pvPortMalloc+0x194>)
 8008190:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008194:	685a      	ldr	r2, [r3, #4]
 8008196:	4b13      	ldr	r3, [pc, #76]	@ (80081e4 <pvPortMalloc+0x188>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	431a      	orrs	r2, r3
 800819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081a6:	4b13      	ldr	r3, [pc, #76]	@ (80081f4 <pvPortMalloc+0x198>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	3301      	adds	r3, #1
 80081ac:	4a11      	ldr	r2, [pc, #68]	@ (80081f4 <pvPortMalloc+0x198>)
 80081ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081b0:	f7fe fbf6 	bl	80069a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80081b4:	69fb      	ldr	r3, [r7, #28]
 80081b6:	f003 0307 	and.w	r3, r3, #7
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d00b      	beq.n	80081d6 <pvPortMalloc+0x17a>
	__asm volatile
 80081be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c2:	f383 8811 	msr	BASEPRI, r3
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	60fb      	str	r3, [r7, #12]
}
 80081d0:	bf00      	nop
 80081d2:	bf00      	nop
 80081d4:	e7fd      	b.n	80081d2 <pvPortMalloc+0x176>
	return pvReturn;
 80081d6:	69fb      	ldr	r3, [r7, #28]
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3728      	adds	r7, #40	@ 0x28
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	20004c0c 	.word	0x20004c0c
 80081e4:	20004c20 	.word	0x20004c20
 80081e8:	20004c10 	.word	0x20004c10
 80081ec:	20004c04 	.word	0x20004c04
 80081f0:	20004c14 	.word	0x20004c14
 80081f4:	20004c18 	.word	0x20004c18

080081f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b086      	sub	sp, #24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d04f      	beq.n	80082aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800820a:	2308      	movs	r3, #8
 800820c:	425b      	negs	r3, r3
 800820e:	697a      	ldr	r2, [r7, #20]
 8008210:	4413      	add	r3, r2
 8008212:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008214:	697b      	ldr	r3, [r7, #20]
 8008216:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	4b25      	ldr	r3, [pc, #148]	@ (80082b4 <vPortFree+0xbc>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4013      	ands	r3, r2
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <vPortFree+0x46>
	__asm volatile
 8008226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822a:	f383 8811 	msr	BASEPRI, r3
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	60fb      	str	r3, [r7, #12]
}
 8008238:	bf00      	nop
 800823a:	bf00      	nop
 800823c:	e7fd      	b.n	800823a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d00b      	beq.n	800825e <vPortFree+0x66>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	60bb      	str	r3, [r7, #8]
}
 8008258:	bf00      	nop
 800825a:	bf00      	nop
 800825c:	e7fd      	b.n	800825a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	685a      	ldr	r2, [r3, #4]
 8008262:	4b14      	ldr	r3, [pc, #80]	@ (80082b4 <vPortFree+0xbc>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4013      	ands	r3, r2
 8008268:	2b00      	cmp	r3, #0
 800826a:	d01e      	beq.n	80082aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d11a      	bne.n	80082aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	685a      	ldr	r2, [r3, #4]
 8008278:	4b0e      	ldr	r3, [pc, #56]	@ (80082b4 <vPortFree+0xbc>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	43db      	mvns	r3, r3
 800827e:	401a      	ands	r2, r3
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008284:	f7fe fb7e 	bl	8006984 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008288:	693b      	ldr	r3, [r7, #16]
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	4b0a      	ldr	r3, [pc, #40]	@ (80082b8 <vPortFree+0xc0>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4413      	add	r3, r2
 8008292:	4a09      	ldr	r2, [pc, #36]	@ (80082b8 <vPortFree+0xc0>)
 8008294:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008296:	6938      	ldr	r0, [r7, #16]
 8008298:	f000 f874 	bl	8008384 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800829c:	4b07      	ldr	r3, [pc, #28]	@ (80082bc <vPortFree+0xc4>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	3301      	adds	r3, #1
 80082a2:	4a06      	ldr	r2, [pc, #24]	@ (80082bc <vPortFree+0xc4>)
 80082a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082a6:	f7fe fb7b 	bl	80069a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082aa:	bf00      	nop
 80082ac:	3718      	adds	r7, #24
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	20004c20 	.word	0x20004c20
 80082b8:	20004c10 	.word	0x20004c10
 80082bc:	20004c1c 	.word	0x20004c1c

080082c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80082c0:	b480      	push	{r7}
 80082c2:	b085      	sub	sp, #20
 80082c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80082c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80082ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80082cc:	4b27      	ldr	r3, [pc, #156]	@ (800836c <prvHeapInit+0xac>)
 80082ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f003 0307 	and.w	r3, r3, #7
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00c      	beq.n	80082f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	3307      	adds	r3, #7
 80082de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f023 0307 	bic.w	r3, r3, #7
 80082e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	1ad3      	subs	r3, r2, r3
 80082ee:	4a1f      	ldr	r2, [pc, #124]	@ (800836c <prvHeapInit+0xac>)
 80082f0:	4413      	add	r3, r2
 80082f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80082f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008370 <prvHeapInit+0xb0>)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80082fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008370 <prvHeapInit+0xb0>)
 8008300:	2200      	movs	r2, #0
 8008302:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	68ba      	ldr	r2, [r7, #8]
 8008308:	4413      	add	r3, r2
 800830a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800830c:	2208      	movs	r2, #8
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	1a9b      	subs	r3, r3, r2
 8008312:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f023 0307 	bic.w	r3, r3, #7
 800831a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4a15      	ldr	r2, [pc, #84]	@ (8008374 <prvHeapInit+0xb4>)
 8008320:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008322:	4b14      	ldr	r3, [pc, #80]	@ (8008374 <prvHeapInit+0xb4>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2200      	movs	r2, #0
 8008328:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800832a:	4b12      	ldr	r3, [pc, #72]	@ (8008374 <prvHeapInit+0xb4>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2200      	movs	r2, #0
 8008330:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	68fa      	ldr	r2, [r7, #12]
 800833a:	1ad2      	subs	r2, r2, r3
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008340:	4b0c      	ldr	r3, [pc, #48]	@ (8008374 <prvHeapInit+0xb4>)
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	4a0a      	ldr	r2, [pc, #40]	@ (8008378 <prvHeapInit+0xb8>)
 800834e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	4a09      	ldr	r2, [pc, #36]	@ (800837c <prvHeapInit+0xbc>)
 8008356:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008358:	4b09      	ldr	r3, [pc, #36]	@ (8008380 <prvHeapInit+0xc0>)
 800835a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800835e:	601a      	str	r2, [r3, #0]
}
 8008360:	bf00      	nop
 8008362:	3714      	adds	r7, #20
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	20001004 	.word	0x20001004
 8008370:	20004c04 	.word	0x20004c04
 8008374:	20004c0c 	.word	0x20004c0c
 8008378:	20004c14 	.word	0x20004c14
 800837c:	20004c10 	.word	0x20004c10
 8008380:	20004c20 	.word	0x20004c20

08008384 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008384:	b480      	push	{r7}
 8008386:	b085      	sub	sp, #20
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800838c:	4b28      	ldr	r3, [pc, #160]	@ (8008430 <prvInsertBlockIntoFreeList+0xac>)
 800838e:	60fb      	str	r3, [r7, #12]
 8008390:	e002      	b.n	8008398 <prvInsertBlockIntoFreeList+0x14>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	687a      	ldr	r2, [r7, #4]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d8f7      	bhi.n	8008392 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	68ba      	ldr	r2, [r7, #8]
 80083ac:	4413      	add	r3, r2
 80083ae:	687a      	ldr	r2, [r7, #4]
 80083b0:	429a      	cmp	r2, r3
 80083b2:	d108      	bne.n	80083c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	685a      	ldr	r2, [r3, #4]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	441a      	add	r2, r3
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	441a      	add	r2, r3
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d118      	bne.n	800840c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	4b15      	ldr	r3, [pc, #84]	@ (8008434 <prvInsertBlockIntoFreeList+0xb0>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d00d      	beq.n	8008402 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	441a      	add	r2, r3
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	601a      	str	r2, [r3, #0]
 8008400:	e008      	b.n	8008414 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008402:	4b0c      	ldr	r3, [pc, #48]	@ (8008434 <prvInsertBlockIntoFreeList+0xb0>)
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	601a      	str	r2, [r3, #0]
 800840a:	e003      	b.n	8008414 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008414:	68fa      	ldr	r2, [r7, #12]
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	429a      	cmp	r2, r3
 800841a:	d002      	beq.n	8008422 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008422:	bf00      	nop
 8008424:	3714      	adds	r7, #20
 8008426:	46bd      	mov	sp, r7
 8008428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop
 8008430:	20004c04 	.word	0x20004c04
 8008434:	20004c0c 	.word	0x20004c0c

08008438 <siprintf>:
 8008438:	b40e      	push	{r1, r2, r3}
 800843a:	b510      	push	{r4, lr}
 800843c:	b09d      	sub	sp, #116	@ 0x74
 800843e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008440:	9002      	str	r0, [sp, #8]
 8008442:	9006      	str	r0, [sp, #24]
 8008444:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008448:	480a      	ldr	r0, [pc, #40]	@ (8008474 <siprintf+0x3c>)
 800844a:	9107      	str	r1, [sp, #28]
 800844c:	9104      	str	r1, [sp, #16]
 800844e:	490a      	ldr	r1, [pc, #40]	@ (8008478 <siprintf+0x40>)
 8008450:	f853 2b04 	ldr.w	r2, [r3], #4
 8008454:	9105      	str	r1, [sp, #20]
 8008456:	2400      	movs	r4, #0
 8008458:	a902      	add	r1, sp, #8
 800845a:	6800      	ldr	r0, [r0, #0]
 800845c:	9301      	str	r3, [sp, #4]
 800845e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008460:	f000 fa00 	bl	8008864 <_svfiprintf_r>
 8008464:	9b02      	ldr	r3, [sp, #8]
 8008466:	701c      	strb	r4, [r3, #0]
 8008468:	b01d      	add	sp, #116	@ 0x74
 800846a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800846e:	b003      	add	sp, #12
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	20000014 	.word	0x20000014
 8008478:	ffff0208 	.word	0xffff0208

0800847c <memset>:
 800847c:	4402      	add	r2, r0
 800847e:	4603      	mov	r3, r0
 8008480:	4293      	cmp	r3, r2
 8008482:	d100      	bne.n	8008486 <memset+0xa>
 8008484:	4770      	bx	lr
 8008486:	f803 1b01 	strb.w	r1, [r3], #1
 800848a:	e7f9      	b.n	8008480 <memset+0x4>

0800848c <_reclaim_reent>:
 800848c:	4b2d      	ldr	r3, [pc, #180]	@ (8008544 <_reclaim_reent+0xb8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	4283      	cmp	r3, r0
 8008492:	b570      	push	{r4, r5, r6, lr}
 8008494:	4604      	mov	r4, r0
 8008496:	d053      	beq.n	8008540 <_reclaim_reent+0xb4>
 8008498:	69c3      	ldr	r3, [r0, #28]
 800849a:	b31b      	cbz	r3, 80084e4 <_reclaim_reent+0x58>
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	b163      	cbz	r3, 80084ba <_reclaim_reent+0x2e>
 80084a0:	2500      	movs	r5, #0
 80084a2:	69e3      	ldr	r3, [r4, #28]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	5959      	ldr	r1, [r3, r5]
 80084a8:	b9b1      	cbnz	r1, 80084d8 <_reclaim_reent+0x4c>
 80084aa:	3504      	adds	r5, #4
 80084ac:	2d80      	cmp	r5, #128	@ 0x80
 80084ae:	d1f8      	bne.n	80084a2 <_reclaim_reent+0x16>
 80084b0:	69e3      	ldr	r3, [r4, #28]
 80084b2:	4620      	mov	r0, r4
 80084b4:	68d9      	ldr	r1, [r3, #12]
 80084b6:	f000 f881 	bl	80085bc <_free_r>
 80084ba:	69e3      	ldr	r3, [r4, #28]
 80084bc:	6819      	ldr	r1, [r3, #0]
 80084be:	b111      	cbz	r1, 80084c6 <_reclaim_reent+0x3a>
 80084c0:	4620      	mov	r0, r4
 80084c2:	f000 f87b 	bl	80085bc <_free_r>
 80084c6:	69e3      	ldr	r3, [r4, #28]
 80084c8:	689d      	ldr	r5, [r3, #8]
 80084ca:	b15d      	cbz	r5, 80084e4 <_reclaim_reent+0x58>
 80084cc:	4629      	mov	r1, r5
 80084ce:	4620      	mov	r0, r4
 80084d0:	682d      	ldr	r5, [r5, #0]
 80084d2:	f000 f873 	bl	80085bc <_free_r>
 80084d6:	e7f8      	b.n	80084ca <_reclaim_reent+0x3e>
 80084d8:	680e      	ldr	r6, [r1, #0]
 80084da:	4620      	mov	r0, r4
 80084dc:	f000 f86e 	bl	80085bc <_free_r>
 80084e0:	4631      	mov	r1, r6
 80084e2:	e7e1      	b.n	80084a8 <_reclaim_reent+0x1c>
 80084e4:	6961      	ldr	r1, [r4, #20]
 80084e6:	b111      	cbz	r1, 80084ee <_reclaim_reent+0x62>
 80084e8:	4620      	mov	r0, r4
 80084ea:	f000 f867 	bl	80085bc <_free_r>
 80084ee:	69e1      	ldr	r1, [r4, #28]
 80084f0:	b111      	cbz	r1, 80084f8 <_reclaim_reent+0x6c>
 80084f2:	4620      	mov	r0, r4
 80084f4:	f000 f862 	bl	80085bc <_free_r>
 80084f8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80084fa:	b111      	cbz	r1, 8008502 <_reclaim_reent+0x76>
 80084fc:	4620      	mov	r0, r4
 80084fe:	f000 f85d 	bl	80085bc <_free_r>
 8008502:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008504:	b111      	cbz	r1, 800850c <_reclaim_reent+0x80>
 8008506:	4620      	mov	r0, r4
 8008508:	f000 f858 	bl	80085bc <_free_r>
 800850c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800850e:	b111      	cbz	r1, 8008516 <_reclaim_reent+0x8a>
 8008510:	4620      	mov	r0, r4
 8008512:	f000 f853 	bl	80085bc <_free_r>
 8008516:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008518:	b111      	cbz	r1, 8008520 <_reclaim_reent+0x94>
 800851a:	4620      	mov	r0, r4
 800851c:	f000 f84e 	bl	80085bc <_free_r>
 8008520:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008522:	b111      	cbz	r1, 800852a <_reclaim_reent+0x9e>
 8008524:	4620      	mov	r0, r4
 8008526:	f000 f849 	bl	80085bc <_free_r>
 800852a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800852c:	b111      	cbz	r1, 8008534 <_reclaim_reent+0xa8>
 800852e:	4620      	mov	r0, r4
 8008530:	f000 f844 	bl	80085bc <_free_r>
 8008534:	6a23      	ldr	r3, [r4, #32]
 8008536:	b11b      	cbz	r3, 8008540 <_reclaim_reent+0xb4>
 8008538:	4620      	mov	r0, r4
 800853a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800853e:	4718      	bx	r3
 8008540:	bd70      	pop	{r4, r5, r6, pc}
 8008542:	bf00      	nop
 8008544:	20000014 	.word	0x20000014

08008548 <__errno>:
 8008548:	4b01      	ldr	r3, [pc, #4]	@ (8008550 <__errno+0x8>)
 800854a:	6818      	ldr	r0, [r3, #0]
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	20000014 	.word	0x20000014

08008554 <__libc_init_array>:
 8008554:	b570      	push	{r4, r5, r6, lr}
 8008556:	4d0d      	ldr	r5, [pc, #52]	@ (800858c <__libc_init_array+0x38>)
 8008558:	4c0d      	ldr	r4, [pc, #52]	@ (8008590 <__libc_init_array+0x3c>)
 800855a:	1b64      	subs	r4, r4, r5
 800855c:	10a4      	asrs	r4, r4, #2
 800855e:	2600      	movs	r6, #0
 8008560:	42a6      	cmp	r6, r4
 8008562:	d109      	bne.n	8008578 <__libc_init_array+0x24>
 8008564:	4d0b      	ldr	r5, [pc, #44]	@ (8008594 <__libc_init_array+0x40>)
 8008566:	4c0c      	ldr	r4, [pc, #48]	@ (8008598 <__libc_init_array+0x44>)
 8008568:	f000 fc64 	bl	8008e34 <_init>
 800856c:	1b64      	subs	r4, r4, r5
 800856e:	10a4      	asrs	r4, r4, #2
 8008570:	2600      	movs	r6, #0
 8008572:	42a6      	cmp	r6, r4
 8008574:	d105      	bne.n	8008582 <__libc_init_array+0x2e>
 8008576:	bd70      	pop	{r4, r5, r6, pc}
 8008578:	f855 3b04 	ldr.w	r3, [r5], #4
 800857c:	4798      	blx	r3
 800857e:	3601      	adds	r6, #1
 8008580:	e7ee      	b.n	8008560 <__libc_init_array+0xc>
 8008582:	f855 3b04 	ldr.w	r3, [r5], #4
 8008586:	4798      	blx	r3
 8008588:	3601      	adds	r6, #1
 800858a:	e7f2      	b.n	8008572 <__libc_init_array+0x1e>
 800858c:	08008fe0 	.word	0x08008fe0
 8008590:	08008fe0 	.word	0x08008fe0
 8008594:	08008fe0 	.word	0x08008fe0
 8008598:	08008fe4 	.word	0x08008fe4

0800859c <__retarget_lock_acquire_recursive>:
 800859c:	4770      	bx	lr

0800859e <__retarget_lock_release_recursive>:
 800859e:	4770      	bx	lr

080085a0 <memcpy>:
 80085a0:	440a      	add	r2, r1
 80085a2:	4291      	cmp	r1, r2
 80085a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80085a8:	d100      	bne.n	80085ac <memcpy+0xc>
 80085aa:	4770      	bx	lr
 80085ac:	b510      	push	{r4, lr}
 80085ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085b6:	4291      	cmp	r1, r2
 80085b8:	d1f9      	bne.n	80085ae <memcpy+0xe>
 80085ba:	bd10      	pop	{r4, pc}

080085bc <_free_r>:
 80085bc:	b538      	push	{r3, r4, r5, lr}
 80085be:	4605      	mov	r5, r0
 80085c0:	2900      	cmp	r1, #0
 80085c2:	d041      	beq.n	8008648 <_free_r+0x8c>
 80085c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085c8:	1f0c      	subs	r4, r1, #4
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	bfb8      	it	lt
 80085ce:	18e4      	addlt	r4, r4, r3
 80085d0:	f000 f8e0 	bl	8008794 <__malloc_lock>
 80085d4:	4a1d      	ldr	r2, [pc, #116]	@ (800864c <_free_r+0x90>)
 80085d6:	6813      	ldr	r3, [r2, #0]
 80085d8:	b933      	cbnz	r3, 80085e8 <_free_r+0x2c>
 80085da:	6063      	str	r3, [r4, #4]
 80085dc:	6014      	str	r4, [r2, #0]
 80085de:	4628      	mov	r0, r5
 80085e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085e4:	f000 b8dc 	b.w	80087a0 <__malloc_unlock>
 80085e8:	42a3      	cmp	r3, r4
 80085ea:	d908      	bls.n	80085fe <_free_r+0x42>
 80085ec:	6820      	ldr	r0, [r4, #0]
 80085ee:	1821      	adds	r1, r4, r0
 80085f0:	428b      	cmp	r3, r1
 80085f2:	bf01      	itttt	eq
 80085f4:	6819      	ldreq	r1, [r3, #0]
 80085f6:	685b      	ldreq	r3, [r3, #4]
 80085f8:	1809      	addeq	r1, r1, r0
 80085fa:	6021      	streq	r1, [r4, #0]
 80085fc:	e7ed      	b.n	80085da <_free_r+0x1e>
 80085fe:	461a      	mov	r2, r3
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	b10b      	cbz	r3, 8008608 <_free_r+0x4c>
 8008604:	42a3      	cmp	r3, r4
 8008606:	d9fa      	bls.n	80085fe <_free_r+0x42>
 8008608:	6811      	ldr	r1, [r2, #0]
 800860a:	1850      	adds	r0, r2, r1
 800860c:	42a0      	cmp	r0, r4
 800860e:	d10b      	bne.n	8008628 <_free_r+0x6c>
 8008610:	6820      	ldr	r0, [r4, #0]
 8008612:	4401      	add	r1, r0
 8008614:	1850      	adds	r0, r2, r1
 8008616:	4283      	cmp	r3, r0
 8008618:	6011      	str	r1, [r2, #0]
 800861a:	d1e0      	bne.n	80085de <_free_r+0x22>
 800861c:	6818      	ldr	r0, [r3, #0]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	6053      	str	r3, [r2, #4]
 8008622:	4408      	add	r0, r1
 8008624:	6010      	str	r0, [r2, #0]
 8008626:	e7da      	b.n	80085de <_free_r+0x22>
 8008628:	d902      	bls.n	8008630 <_free_r+0x74>
 800862a:	230c      	movs	r3, #12
 800862c:	602b      	str	r3, [r5, #0]
 800862e:	e7d6      	b.n	80085de <_free_r+0x22>
 8008630:	6820      	ldr	r0, [r4, #0]
 8008632:	1821      	adds	r1, r4, r0
 8008634:	428b      	cmp	r3, r1
 8008636:	bf04      	itt	eq
 8008638:	6819      	ldreq	r1, [r3, #0]
 800863a:	685b      	ldreq	r3, [r3, #4]
 800863c:	6063      	str	r3, [r4, #4]
 800863e:	bf04      	itt	eq
 8008640:	1809      	addeq	r1, r1, r0
 8008642:	6021      	streq	r1, [r4, #0]
 8008644:	6054      	str	r4, [r2, #4]
 8008646:	e7ca      	b.n	80085de <_free_r+0x22>
 8008648:	bd38      	pop	{r3, r4, r5, pc}
 800864a:	bf00      	nop
 800864c:	20004d68 	.word	0x20004d68

08008650 <sbrk_aligned>:
 8008650:	b570      	push	{r4, r5, r6, lr}
 8008652:	4e0f      	ldr	r6, [pc, #60]	@ (8008690 <sbrk_aligned+0x40>)
 8008654:	460c      	mov	r4, r1
 8008656:	6831      	ldr	r1, [r6, #0]
 8008658:	4605      	mov	r5, r0
 800865a:	b911      	cbnz	r1, 8008662 <sbrk_aligned+0x12>
 800865c:	f000 fba4 	bl	8008da8 <_sbrk_r>
 8008660:	6030      	str	r0, [r6, #0]
 8008662:	4621      	mov	r1, r4
 8008664:	4628      	mov	r0, r5
 8008666:	f000 fb9f 	bl	8008da8 <_sbrk_r>
 800866a:	1c43      	adds	r3, r0, #1
 800866c:	d103      	bne.n	8008676 <sbrk_aligned+0x26>
 800866e:	f04f 34ff 	mov.w	r4, #4294967295
 8008672:	4620      	mov	r0, r4
 8008674:	bd70      	pop	{r4, r5, r6, pc}
 8008676:	1cc4      	adds	r4, r0, #3
 8008678:	f024 0403 	bic.w	r4, r4, #3
 800867c:	42a0      	cmp	r0, r4
 800867e:	d0f8      	beq.n	8008672 <sbrk_aligned+0x22>
 8008680:	1a21      	subs	r1, r4, r0
 8008682:	4628      	mov	r0, r5
 8008684:	f000 fb90 	bl	8008da8 <_sbrk_r>
 8008688:	3001      	adds	r0, #1
 800868a:	d1f2      	bne.n	8008672 <sbrk_aligned+0x22>
 800868c:	e7ef      	b.n	800866e <sbrk_aligned+0x1e>
 800868e:	bf00      	nop
 8008690:	20004d64 	.word	0x20004d64

08008694 <_malloc_r>:
 8008694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008698:	1ccd      	adds	r5, r1, #3
 800869a:	f025 0503 	bic.w	r5, r5, #3
 800869e:	3508      	adds	r5, #8
 80086a0:	2d0c      	cmp	r5, #12
 80086a2:	bf38      	it	cc
 80086a4:	250c      	movcc	r5, #12
 80086a6:	2d00      	cmp	r5, #0
 80086a8:	4606      	mov	r6, r0
 80086aa:	db01      	blt.n	80086b0 <_malloc_r+0x1c>
 80086ac:	42a9      	cmp	r1, r5
 80086ae:	d904      	bls.n	80086ba <_malloc_r+0x26>
 80086b0:	230c      	movs	r3, #12
 80086b2:	6033      	str	r3, [r6, #0]
 80086b4:	2000      	movs	r0, #0
 80086b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008790 <_malloc_r+0xfc>
 80086be:	f000 f869 	bl	8008794 <__malloc_lock>
 80086c2:	f8d8 3000 	ldr.w	r3, [r8]
 80086c6:	461c      	mov	r4, r3
 80086c8:	bb44      	cbnz	r4, 800871c <_malloc_r+0x88>
 80086ca:	4629      	mov	r1, r5
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7ff ffbf 	bl	8008650 <sbrk_aligned>
 80086d2:	1c43      	adds	r3, r0, #1
 80086d4:	4604      	mov	r4, r0
 80086d6:	d158      	bne.n	800878a <_malloc_r+0xf6>
 80086d8:	f8d8 4000 	ldr.w	r4, [r8]
 80086dc:	4627      	mov	r7, r4
 80086de:	2f00      	cmp	r7, #0
 80086e0:	d143      	bne.n	800876a <_malloc_r+0xd6>
 80086e2:	2c00      	cmp	r4, #0
 80086e4:	d04b      	beq.n	800877e <_malloc_r+0xea>
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	4639      	mov	r1, r7
 80086ea:	4630      	mov	r0, r6
 80086ec:	eb04 0903 	add.w	r9, r4, r3
 80086f0:	f000 fb5a 	bl	8008da8 <_sbrk_r>
 80086f4:	4581      	cmp	r9, r0
 80086f6:	d142      	bne.n	800877e <_malloc_r+0xea>
 80086f8:	6821      	ldr	r1, [r4, #0]
 80086fa:	1a6d      	subs	r5, r5, r1
 80086fc:	4629      	mov	r1, r5
 80086fe:	4630      	mov	r0, r6
 8008700:	f7ff ffa6 	bl	8008650 <sbrk_aligned>
 8008704:	3001      	adds	r0, #1
 8008706:	d03a      	beq.n	800877e <_malloc_r+0xea>
 8008708:	6823      	ldr	r3, [r4, #0]
 800870a:	442b      	add	r3, r5
 800870c:	6023      	str	r3, [r4, #0]
 800870e:	f8d8 3000 	ldr.w	r3, [r8]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	bb62      	cbnz	r2, 8008770 <_malloc_r+0xdc>
 8008716:	f8c8 7000 	str.w	r7, [r8]
 800871a:	e00f      	b.n	800873c <_malloc_r+0xa8>
 800871c:	6822      	ldr	r2, [r4, #0]
 800871e:	1b52      	subs	r2, r2, r5
 8008720:	d420      	bmi.n	8008764 <_malloc_r+0xd0>
 8008722:	2a0b      	cmp	r2, #11
 8008724:	d917      	bls.n	8008756 <_malloc_r+0xc2>
 8008726:	1961      	adds	r1, r4, r5
 8008728:	42a3      	cmp	r3, r4
 800872a:	6025      	str	r5, [r4, #0]
 800872c:	bf18      	it	ne
 800872e:	6059      	strne	r1, [r3, #4]
 8008730:	6863      	ldr	r3, [r4, #4]
 8008732:	bf08      	it	eq
 8008734:	f8c8 1000 	streq.w	r1, [r8]
 8008738:	5162      	str	r2, [r4, r5]
 800873a:	604b      	str	r3, [r1, #4]
 800873c:	4630      	mov	r0, r6
 800873e:	f000 f82f 	bl	80087a0 <__malloc_unlock>
 8008742:	f104 000b 	add.w	r0, r4, #11
 8008746:	1d23      	adds	r3, r4, #4
 8008748:	f020 0007 	bic.w	r0, r0, #7
 800874c:	1ac2      	subs	r2, r0, r3
 800874e:	bf1c      	itt	ne
 8008750:	1a1b      	subne	r3, r3, r0
 8008752:	50a3      	strne	r3, [r4, r2]
 8008754:	e7af      	b.n	80086b6 <_malloc_r+0x22>
 8008756:	6862      	ldr	r2, [r4, #4]
 8008758:	42a3      	cmp	r3, r4
 800875a:	bf0c      	ite	eq
 800875c:	f8c8 2000 	streq.w	r2, [r8]
 8008760:	605a      	strne	r2, [r3, #4]
 8008762:	e7eb      	b.n	800873c <_malloc_r+0xa8>
 8008764:	4623      	mov	r3, r4
 8008766:	6864      	ldr	r4, [r4, #4]
 8008768:	e7ae      	b.n	80086c8 <_malloc_r+0x34>
 800876a:	463c      	mov	r4, r7
 800876c:	687f      	ldr	r7, [r7, #4]
 800876e:	e7b6      	b.n	80086de <_malloc_r+0x4a>
 8008770:	461a      	mov	r2, r3
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	42a3      	cmp	r3, r4
 8008776:	d1fb      	bne.n	8008770 <_malloc_r+0xdc>
 8008778:	2300      	movs	r3, #0
 800877a:	6053      	str	r3, [r2, #4]
 800877c:	e7de      	b.n	800873c <_malloc_r+0xa8>
 800877e:	230c      	movs	r3, #12
 8008780:	6033      	str	r3, [r6, #0]
 8008782:	4630      	mov	r0, r6
 8008784:	f000 f80c 	bl	80087a0 <__malloc_unlock>
 8008788:	e794      	b.n	80086b4 <_malloc_r+0x20>
 800878a:	6005      	str	r5, [r0, #0]
 800878c:	e7d6      	b.n	800873c <_malloc_r+0xa8>
 800878e:	bf00      	nop
 8008790:	20004d68 	.word	0x20004d68

08008794 <__malloc_lock>:
 8008794:	4801      	ldr	r0, [pc, #4]	@ (800879c <__malloc_lock+0x8>)
 8008796:	f7ff bf01 	b.w	800859c <__retarget_lock_acquire_recursive>
 800879a:	bf00      	nop
 800879c:	20004d60 	.word	0x20004d60

080087a0 <__malloc_unlock>:
 80087a0:	4801      	ldr	r0, [pc, #4]	@ (80087a8 <__malloc_unlock+0x8>)
 80087a2:	f7ff befc 	b.w	800859e <__retarget_lock_release_recursive>
 80087a6:	bf00      	nop
 80087a8:	20004d60 	.word	0x20004d60

080087ac <__ssputs_r>:
 80087ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087b0:	688e      	ldr	r6, [r1, #8]
 80087b2:	461f      	mov	r7, r3
 80087b4:	42be      	cmp	r6, r7
 80087b6:	680b      	ldr	r3, [r1, #0]
 80087b8:	4682      	mov	sl, r0
 80087ba:	460c      	mov	r4, r1
 80087bc:	4690      	mov	r8, r2
 80087be:	d82d      	bhi.n	800881c <__ssputs_r+0x70>
 80087c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80087c8:	d026      	beq.n	8008818 <__ssputs_r+0x6c>
 80087ca:	6965      	ldr	r5, [r4, #20]
 80087cc:	6909      	ldr	r1, [r1, #16]
 80087ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087d2:	eba3 0901 	sub.w	r9, r3, r1
 80087d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087da:	1c7b      	adds	r3, r7, #1
 80087dc:	444b      	add	r3, r9
 80087de:	106d      	asrs	r5, r5, #1
 80087e0:	429d      	cmp	r5, r3
 80087e2:	bf38      	it	cc
 80087e4:	461d      	movcc	r5, r3
 80087e6:	0553      	lsls	r3, r2, #21
 80087e8:	d527      	bpl.n	800883a <__ssputs_r+0x8e>
 80087ea:	4629      	mov	r1, r5
 80087ec:	f7ff ff52 	bl	8008694 <_malloc_r>
 80087f0:	4606      	mov	r6, r0
 80087f2:	b360      	cbz	r0, 800884e <__ssputs_r+0xa2>
 80087f4:	6921      	ldr	r1, [r4, #16]
 80087f6:	464a      	mov	r2, r9
 80087f8:	f7ff fed2 	bl	80085a0 <memcpy>
 80087fc:	89a3      	ldrh	r3, [r4, #12]
 80087fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008802:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008806:	81a3      	strh	r3, [r4, #12]
 8008808:	6126      	str	r6, [r4, #16]
 800880a:	6165      	str	r5, [r4, #20]
 800880c:	444e      	add	r6, r9
 800880e:	eba5 0509 	sub.w	r5, r5, r9
 8008812:	6026      	str	r6, [r4, #0]
 8008814:	60a5      	str	r5, [r4, #8]
 8008816:	463e      	mov	r6, r7
 8008818:	42be      	cmp	r6, r7
 800881a:	d900      	bls.n	800881e <__ssputs_r+0x72>
 800881c:	463e      	mov	r6, r7
 800881e:	6820      	ldr	r0, [r4, #0]
 8008820:	4632      	mov	r2, r6
 8008822:	4641      	mov	r1, r8
 8008824:	f000 faa6 	bl	8008d74 <memmove>
 8008828:	68a3      	ldr	r3, [r4, #8]
 800882a:	1b9b      	subs	r3, r3, r6
 800882c:	60a3      	str	r3, [r4, #8]
 800882e:	6823      	ldr	r3, [r4, #0]
 8008830:	4433      	add	r3, r6
 8008832:	6023      	str	r3, [r4, #0]
 8008834:	2000      	movs	r0, #0
 8008836:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800883a:	462a      	mov	r2, r5
 800883c:	f000 fac4 	bl	8008dc8 <_realloc_r>
 8008840:	4606      	mov	r6, r0
 8008842:	2800      	cmp	r0, #0
 8008844:	d1e0      	bne.n	8008808 <__ssputs_r+0x5c>
 8008846:	6921      	ldr	r1, [r4, #16]
 8008848:	4650      	mov	r0, sl
 800884a:	f7ff feb7 	bl	80085bc <_free_r>
 800884e:	230c      	movs	r3, #12
 8008850:	f8ca 3000 	str.w	r3, [sl]
 8008854:	89a3      	ldrh	r3, [r4, #12]
 8008856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800885a:	81a3      	strh	r3, [r4, #12]
 800885c:	f04f 30ff 	mov.w	r0, #4294967295
 8008860:	e7e9      	b.n	8008836 <__ssputs_r+0x8a>
	...

08008864 <_svfiprintf_r>:
 8008864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008868:	4698      	mov	r8, r3
 800886a:	898b      	ldrh	r3, [r1, #12]
 800886c:	061b      	lsls	r3, r3, #24
 800886e:	b09d      	sub	sp, #116	@ 0x74
 8008870:	4607      	mov	r7, r0
 8008872:	460d      	mov	r5, r1
 8008874:	4614      	mov	r4, r2
 8008876:	d510      	bpl.n	800889a <_svfiprintf_r+0x36>
 8008878:	690b      	ldr	r3, [r1, #16]
 800887a:	b973      	cbnz	r3, 800889a <_svfiprintf_r+0x36>
 800887c:	2140      	movs	r1, #64	@ 0x40
 800887e:	f7ff ff09 	bl	8008694 <_malloc_r>
 8008882:	6028      	str	r0, [r5, #0]
 8008884:	6128      	str	r0, [r5, #16]
 8008886:	b930      	cbnz	r0, 8008896 <_svfiprintf_r+0x32>
 8008888:	230c      	movs	r3, #12
 800888a:	603b      	str	r3, [r7, #0]
 800888c:	f04f 30ff 	mov.w	r0, #4294967295
 8008890:	b01d      	add	sp, #116	@ 0x74
 8008892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008896:	2340      	movs	r3, #64	@ 0x40
 8008898:	616b      	str	r3, [r5, #20]
 800889a:	2300      	movs	r3, #0
 800889c:	9309      	str	r3, [sp, #36]	@ 0x24
 800889e:	2320      	movs	r3, #32
 80088a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80088a8:	2330      	movs	r3, #48	@ 0x30
 80088aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008a48 <_svfiprintf_r+0x1e4>
 80088ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088b2:	f04f 0901 	mov.w	r9, #1
 80088b6:	4623      	mov	r3, r4
 80088b8:	469a      	mov	sl, r3
 80088ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088be:	b10a      	cbz	r2, 80088c4 <_svfiprintf_r+0x60>
 80088c0:	2a25      	cmp	r2, #37	@ 0x25
 80088c2:	d1f9      	bne.n	80088b8 <_svfiprintf_r+0x54>
 80088c4:	ebba 0b04 	subs.w	fp, sl, r4
 80088c8:	d00b      	beq.n	80088e2 <_svfiprintf_r+0x7e>
 80088ca:	465b      	mov	r3, fp
 80088cc:	4622      	mov	r2, r4
 80088ce:	4629      	mov	r1, r5
 80088d0:	4638      	mov	r0, r7
 80088d2:	f7ff ff6b 	bl	80087ac <__ssputs_r>
 80088d6:	3001      	adds	r0, #1
 80088d8:	f000 80a7 	beq.w	8008a2a <_svfiprintf_r+0x1c6>
 80088dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088de:	445a      	add	r2, fp
 80088e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80088e2:	f89a 3000 	ldrb.w	r3, [sl]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	f000 809f 	beq.w	8008a2a <_svfiprintf_r+0x1c6>
 80088ec:	2300      	movs	r3, #0
 80088ee:	f04f 32ff 	mov.w	r2, #4294967295
 80088f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088f6:	f10a 0a01 	add.w	sl, sl, #1
 80088fa:	9304      	str	r3, [sp, #16]
 80088fc:	9307      	str	r3, [sp, #28]
 80088fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008902:	931a      	str	r3, [sp, #104]	@ 0x68
 8008904:	4654      	mov	r4, sl
 8008906:	2205      	movs	r2, #5
 8008908:	f814 1b01 	ldrb.w	r1, [r4], #1
 800890c:	484e      	ldr	r0, [pc, #312]	@ (8008a48 <_svfiprintf_r+0x1e4>)
 800890e:	f7f7 fc5f 	bl	80001d0 <memchr>
 8008912:	9a04      	ldr	r2, [sp, #16]
 8008914:	b9d8      	cbnz	r0, 800894e <_svfiprintf_r+0xea>
 8008916:	06d0      	lsls	r0, r2, #27
 8008918:	bf44      	itt	mi
 800891a:	2320      	movmi	r3, #32
 800891c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008920:	0711      	lsls	r1, r2, #28
 8008922:	bf44      	itt	mi
 8008924:	232b      	movmi	r3, #43	@ 0x2b
 8008926:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800892a:	f89a 3000 	ldrb.w	r3, [sl]
 800892e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008930:	d015      	beq.n	800895e <_svfiprintf_r+0xfa>
 8008932:	9a07      	ldr	r2, [sp, #28]
 8008934:	4654      	mov	r4, sl
 8008936:	2000      	movs	r0, #0
 8008938:	f04f 0c0a 	mov.w	ip, #10
 800893c:	4621      	mov	r1, r4
 800893e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008942:	3b30      	subs	r3, #48	@ 0x30
 8008944:	2b09      	cmp	r3, #9
 8008946:	d94b      	bls.n	80089e0 <_svfiprintf_r+0x17c>
 8008948:	b1b0      	cbz	r0, 8008978 <_svfiprintf_r+0x114>
 800894a:	9207      	str	r2, [sp, #28]
 800894c:	e014      	b.n	8008978 <_svfiprintf_r+0x114>
 800894e:	eba0 0308 	sub.w	r3, r0, r8
 8008952:	fa09 f303 	lsl.w	r3, r9, r3
 8008956:	4313      	orrs	r3, r2
 8008958:	9304      	str	r3, [sp, #16]
 800895a:	46a2      	mov	sl, r4
 800895c:	e7d2      	b.n	8008904 <_svfiprintf_r+0xa0>
 800895e:	9b03      	ldr	r3, [sp, #12]
 8008960:	1d19      	adds	r1, r3, #4
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	9103      	str	r1, [sp, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	bfbb      	ittet	lt
 800896a:	425b      	neglt	r3, r3
 800896c:	f042 0202 	orrlt.w	r2, r2, #2
 8008970:	9307      	strge	r3, [sp, #28]
 8008972:	9307      	strlt	r3, [sp, #28]
 8008974:	bfb8      	it	lt
 8008976:	9204      	strlt	r2, [sp, #16]
 8008978:	7823      	ldrb	r3, [r4, #0]
 800897a:	2b2e      	cmp	r3, #46	@ 0x2e
 800897c:	d10a      	bne.n	8008994 <_svfiprintf_r+0x130>
 800897e:	7863      	ldrb	r3, [r4, #1]
 8008980:	2b2a      	cmp	r3, #42	@ 0x2a
 8008982:	d132      	bne.n	80089ea <_svfiprintf_r+0x186>
 8008984:	9b03      	ldr	r3, [sp, #12]
 8008986:	1d1a      	adds	r2, r3, #4
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	9203      	str	r2, [sp, #12]
 800898c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008990:	3402      	adds	r4, #2
 8008992:	9305      	str	r3, [sp, #20]
 8008994:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008a58 <_svfiprintf_r+0x1f4>
 8008998:	7821      	ldrb	r1, [r4, #0]
 800899a:	2203      	movs	r2, #3
 800899c:	4650      	mov	r0, sl
 800899e:	f7f7 fc17 	bl	80001d0 <memchr>
 80089a2:	b138      	cbz	r0, 80089b4 <_svfiprintf_r+0x150>
 80089a4:	9b04      	ldr	r3, [sp, #16]
 80089a6:	eba0 000a 	sub.w	r0, r0, sl
 80089aa:	2240      	movs	r2, #64	@ 0x40
 80089ac:	4082      	lsls	r2, r0
 80089ae:	4313      	orrs	r3, r2
 80089b0:	3401      	adds	r4, #1
 80089b2:	9304      	str	r3, [sp, #16]
 80089b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089b8:	4824      	ldr	r0, [pc, #144]	@ (8008a4c <_svfiprintf_r+0x1e8>)
 80089ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089be:	2206      	movs	r2, #6
 80089c0:	f7f7 fc06 	bl	80001d0 <memchr>
 80089c4:	2800      	cmp	r0, #0
 80089c6:	d036      	beq.n	8008a36 <_svfiprintf_r+0x1d2>
 80089c8:	4b21      	ldr	r3, [pc, #132]	@ (8008a50 <_svfiprintf_r+0x1ec>)
 80089ca:	bb1b      	cbnz	r3, 8008a14 <_svfiprintf_r+0x1b0>
 80089cc:	9b03      	ldr	r3, [sp, #12]
 80089ce:	3307      	adds	r3, #7
 80089d0:	f023 0307 	bic.w	r3, r3, #7
 80089d4:	3308      	adds	r3, #8
 80089d6:	9303      	str	r3, [sp, #12]
 80089d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089da:	4433      	add	r3, r6
 80089dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80089de:	e76a      	b.n	80088b6 <_svfiprintf_r+0x52>
 80089e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80089e4:	460c      	mov	r4, r1
 80089e6:	2001      	movs	r0, #1
 80089e8:	e7a8      	b.n	800893c <_svfiprintf_r+0xd8>
 80089ea:	2300      	movs	r3, #0
 80089ec:	3401      	adds	r4, #1
 80089ee:	9305      	str	r3, [sp, #20]
 80089f0:	4619      	mov	r1, r3
 80089f2:	f04f 0c0a 	mov.w	ip, #10
 80089f6:	4620      	mov	r0, r4
 80089f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089fc:	3a30      	subs	r2, #48	@ 0x30
 80089fe:	2a09      	cmp	r2, #9
 8008a00:	d903      	bls.n	8008a0a <_svfiprintf_r+0x1a6>
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d0c6      	beq.n	8008994 <_svfiprintf_r+0x130>
 8008a06:	9105      	str	r1, [sp, #20]
 8008a08:	e7c4      	b.n	8008994 <_svfiprintf_r+0x130>
 8008a0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a0e:	4604      	mov	r4, r0
 8008a10:	2301      	movs	r3, #1
 8008a12:	e7f0      	b.n	80089f6 <_svfiprintf_r+0x192>
 8008a14:	ab03      	add	r3, sp, #12
 8008a16:	9300      	str	r3, [sp, #0]
 8008a18:	462a      	mov	r2, r5
 8008a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8008a54 <_svfiprintf_r+0x1f0>)
 8008a1c:	a904      	add	r1, sp, #16
 8008a1e:	4638      	mov	r0, r7
 8008a20:	f3af 8000 	nop.w
 8008a24:	1c42      	adds	r2, r0, #1
 8008a26:	4606      	mov	r6, r0
 8008a28:	d1d6      	bne.n	80089d8 <_svfiprintf_r+0x174>
 8008a2a:	89ab      	ldrh	r3, [r5, #12]
 8008a2c:	065b      	lsls	r3, r3, #25
 8008a2e:	f53f af2d 	bmi.w	800888c <_svfiprintf_r+0x28>
 8008a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a34:	e72c      	b.n	8008890 <_svfiprintf_r+0x2c>
 8008a36:	ab03      	add	r3, sp, #12
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	462a      	mov	r2, r5
 8008a3c:	4b05      	ldr	r3, [pc, #20]	@ (8008a54 <_svfiprintf_r+0x1f0>)
 8008a3e:	a904      	add	r1, sp, #16
 8008a40:	4638      	mov	r0, r7
 8008a42:	f000 f879 	bl	8008b38 <_printf_i>
 8008a46:	e7ed      	b.n	8008a24 <_svfiprintf_r+0x1c0>
 8008a48:	08008fa4 	.word	0x08008fa4
 8008a4c:	08008fae 	.word	0x08008fae
 8008a50:	00000000 	.word	0x00000000
 8008a54:	080087ad 	.word	0x080087ad
 8008a58:	08008faa 	.word	0x08008faa

08008a5c <_printf_common>:
 8008a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a60:	4616      	mov	r6, r2
 8008a62:	4698      	mov	r8, r3
 8008a64:	688a      	ldr	r2, [r1, #8]
 8008a66:	690b      	ldr	r3, [r1, #16]
 8008a68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	bfb8      	it	lt
 8008a70:	4613      	movlt	r3, r2
 8008a72:	6033      	str	r3, [r6, #0]
 8008a74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a78:	4607      	mov	r7, r0
 8008a7a:	460c      	mov	r4, r1
 8008a7c:	b10a      	cbz	r2, 8008a82 <_printf_common+0x26>
 8008a7e:	3301      	adds	r3, #1
 8008a80:	6033      	str	r3, [r6, #0]
 8008a82:	6823      	ldr	r3, [r4, #0]
 8008a84:	0699      	lsls	r1, r3, #26
 8008a86:	bf42      	ittt	mi
 8008a88:	6833      	ldrmi	r3, [r6, #0]
 8008a8a:	3302      	addmi	r3, #2
 8008a8c:	6033      	strmi	r3, [r6, #0]
 8008a8e:	6825      	ldr	r5, [r4, #0]
 8008a90:	f015 0506 	ands.w	r5, r5, #6
 8008a94:	d106      	bne.n	8008aa4 <_printf_common+0x48>
 8008a96:	f104 0a19 	add.w	sl, r4, #25
 8008a9a:	68e3      	ldr	r3, [r4, #12]
 8008a9c:	6832      	ldr	r2, [r6, #0]
 8008a9e:	1a9b      	subs	r3, r3, r2
 8008aa0:	42ab      	cmp	r3, r5
 8008aa2:	dc26      	bgt.n	8008af2 <_printf_common+0x96>
 8008aa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008aa8:	6822      	ldr	r2, [r4, #0]
 8008aaa:	3b00      	subs	r3, #0
 8008aac:	bf18      	it	ne
 8008aae:	2301      	movne	r3, #1
 8008ab0:	0692      	lsls	r2, r2, #26
 8008ab2:	d42b      	bmi.n	8008b0c <_printf_common+0xb0>
 8008ab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ab8:	4641      	mov	r1, r8
 8008aba:	4638      	mov	r0, r7
 8008abc:	47c8      	blx	r9
 8008abe:	3001      	adds	r0, #1
 8008ac0:	d01e      	beq.n	8008b00 <_printf_common+0xa4>
 8008ac2:	6823      	ldr	r3, [r4, #0]
 8008ac4:	6922      	ldr	r2, [r4, #16]
 8008ac6:	f003 0306 	and.w	r3, r3, #6
 8008aca:	2b04      	cmp	r3, #4
 8008acc:	bf02      	ittt	eq
 8008ace:	68e5      	ldreq	r5, [r4, #12]
 8008ad0:	6833      	ldreq	r3, [r6, #0]
 8008ad2:	1aed      	subeq	r5, r5, r3
 8008ad4:	68a3      	ldr	r3, [r4, #8]
 8008ad6:	bf0c      	ite	eq
 8008ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008adc:	2500      	movne	r5, #0
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	bfc4      	itt	gt
 8008ae2:	1a9b      	subgt	r3, r3, r2
 8008ae4:	18ed      	addgt	r5, r5, r3
 8008ae6:	2600      	movs	r6, #0
 8008ae8:	341a      	adds	r4, #26
 8008aea:	42b5      	cmp	r5, r6
 8008aec:	d11a      	bne.n	8008b24 <_printf_common+0xc8>
 8008aee:	2000      	movs	r0, #0
 8008af0:	e008      	b.n	8008b04 <_printf_common+0xa8>
 8008af2:	2301      	movs	r3, #1
 8008af4:	4652      	mov	r2, sl
 8008af6:	4641      	mov	r1, r8
 8008af8:	4638      	mov	r0, r7
 8008afa:	47c8      	blx	r9
 8008afc:	3001      	adds	r0, #1
 8008afe:	d103      	bne.n	8008b08 <_printf_common+0xac>
 8008b00:	f04f 30ff 	mov.w	r0, #4294967295
 8008b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b08:	3501      	adds	r5, #1
 8008b0a:	e7c6      	b.n	8008a9a <_printf_common+0x3e>
 8008b0c:	18e1      	adds	r1, r4, r3
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	2030      	movs	r0, #48	@ 0x30
 8008b12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b16:	4422      	add	r2, r4
 8008b18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b20:	3302      	adds	r3, #2
 8008b22:	e7c7      	b.n	8008ab4 <_printf_common+0x58>
 8008b24:	2301      	movs	r3, #1
 8008b26:	4622      	mov	r2, r4
 8008b28:	4641      	mov	r1, r8
 8008b2a:	4638      	mov	r0, r7
 8008b2c:	47c8      	blx	r9
 8008b2e:	3001      	adds	r0, #1
 8008b30:	d0e6      	beq.n	8008b00 <_printf_common+0xa4>
 8008b32:	3601      	adds	r6, #1
 8008b34:	e7d9      	b.n	8008aea <_printf_common+0x8e>
	...

08008b38 <_printf_i>:
 8008b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b3c:	7e0f      	ldrb	r7, [r1, #24]
 8008b3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b40:	2f78      	cmp	r7, #120	@ 0x78
 8008b42:	4691      	mov	r9, r2
 8008b44:	4680      	mov	r8, r0
 8008b46:	460c      	mov	r4, r1
 8008b48:	469a      	mov	sl, r3
 8008b4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b4e:	d807      	bhi.n	8008b60 <_printf_i+0x28>
 8008b50:	2f62      	cmp	r7, #98	@ 0x62
 8008b52:	d80a      	bhi.n	8008b6a <_printf_i+0x32>
 8008b54:	2f00      	cmp	r7, #0
 8008b56:	f000 80d1 	beq.w	8008cfc <_printf_i+0x1c4>
 8008b5a:	2f58      	cmp	r7, #88	@ 0x58
 8008b5c:	f000 80b8 	beq.w	8008cd0 <_printf_i+0x198>
 8008b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b68:	e03a      	b.n	8008be0 <_printf_i+0xa8>
 8008b6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b6e:	2b15      	cmp	r3, #21
 8008b70:	d8f6      	bhi.n	8008b60 <_printf_i+0x28>
 8008b72:	a101      	add	r1, pc, #4	@ (adr r1, 8008b78 <_printf_i+0x40>)
 8008b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b78:	08008bd1 	.word	0x08008bd1
 8008b7c:	08008be5 	.word	0x08008be5
 8008b80:	08008b61 	.word	0x08008b61
 8008b84:	08008b61 	.word	0x08008b61
 8008b88:	08008b61 	.word	0x08008b61
 8008b8c:	08008b61 	.word	0x08008b61
 8008b90:	08008be5 	.word	0x08008be5
 8008b94:	08008b61 	.word	0x08008b61
 8008b98:	08008b61 	.word	0x08008b61
 8008b9c:	08008b61 	.word	0x08008b61
 8008ba0:	08008b61 	.word	0x08008b61
 8008ba4:	08008ce3 	.word	0x08008ce3
 8008ba8:	08008c0f 	.word	0x08008c0f
 8008bac:	08008c9d 	.word	0x08008c9d
 8008bb0:	08008b61 	.word	0x08008b61
 8008bb4:	08008b61 	.word	0x08008b61
 8008bb8:	08008d05 	.word	0x08008d05
 8008bbc:	08008b61 	.word	0x08008b61
 8008bc0:	08008c0f 	.word	0x08008c0f
 8008bc4:	08008b61 	.word	0x08008b61
 8008bc8:	08008b61 	.word	0x08008b61
 8008bcc:	08008ca5 	.word	0x08008ca5
 8008bd0:	6833      	ldr	r3, [r6, #0]
 8008bd2:	1d1a      	adds	r2, r3, #4
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	6032      	str	r2, [r6, #0]
 8008bd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008bdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008be0:	2301      	movs	r3, #1
 8008be2:	e09c      	b.n	8008d1e <_printf_i+0x1e6>
 8008be4:	6833      	ldr	r3, [r6, #0]
 8008be6:	6820      	ldr	r0, [r4, #0]
 8008be8:	1d19      	adds	r1, r3, #4
 8008bea:	6031      	str	r1, [r6, #0]
 8008bec:	0606      	lsls	r6, r0, #24
 8008bee:	d501      	bpl.n	8008bf4 <_printf_i+0xbc>
 8008bf0:	681d      	ldr	r5, [r3, #0]
 8008bf2:	e003      	b.n	8008bfc <_printf_i+0xc4>
 8008bf4:	0645      	lsls	r5, r0, #25
 8008bf6:	d5fb      	bpl.n	8008bf0 <_printf_i+0xb8>
 8008bf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008bfc:	2d00      	cmp	r5, #0
 8008bfe:	da03      	bge.n	8008c08 <_printf_i+0xd0>
 8008c00:	232d      	movs	r3, #45	@ 0x2d
 8008c02:	426d      	negs	r5, r5
 8008c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c08:	4858      	ldr	r0, [pc, #352]	@ (8008d6c <_printf_i+0x234>)
 8008c0a:	230a      	movs	r3, #10
 8008c0c:	e011      	b.n	8008c32 <_printf_i+0xfa>
 8008c0e:	6821      	ldr	r1, [r4, #0]
 8008c10:	6833      	ldr	r3, [r6, #0]
 8008c12:	0608      	lsls	r0, r1, #24
 8008c14:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c18:	d402      	bmi.n	8008c20 <_printf_i+0xe8>
 8008c1a:	0649      	lsls	r1, r1, #25
 8008c1c:	bf48      	it	mi
 8008c1e:	b2ad      	uxthmi	r5, r5
 8008c20:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c22:	4852      	ldr	r0, [pc, #328]	@ (8008d6c <_printf_i+0x234>)
 8008c24:	6033      	str	r3, [r6, #0]
 8008c26:	bf14      	ite	ne
 8008c28:	230a      	movne	r3, #10
 8008c2a:	2308      	moveq	r3, #8
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c32:	6866      	ldr	r6, [r4, #4]
 8008c34:	60a6      	str	r6, [r4, #8]
 8008c36:	2e00      	cmp	r6, #0
 8008c38:	db05      	blt.n	8008c46 <_printf_i+0x10e>
 8008c3a:	6821      	ldr	r1, [r4, #0]
 8008c3c:	432e      	orrs	r6, r5
 8008c3e:	f021 0104 	bic.w	r1, r1, #4
 8008c42:	6021      	str	r1, [r4, #0]
 8008c44:	d04b      	beq.n	8008cde <_printf_i+0x1a6>
 8008c46:	4616      	mov	r6, r2
 8008c48:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c4c:	fb03 5711 	mls	r7, r3, r1, r5
 8008c50:	5dc7      	ldrb	r7, [r0, r7]
 8008c52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c56:	462f      	mov	r7, r5
 8008c58:	42bb      	cmp	r3, r7
 8008c5a:	460d      	mov	r5, r1
 8008c5c:	d9f4      	bls.n	8008c48 <_printf_i+0x110>
 8008c5e:	2b08      	cmp	r3, #8
 8008c60:	d10b      	bne.n	8008c7a <_printf_i+0x142>
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	07df      	lsls	r7, r3, #31
 8008c66:	d508      	bpl.n	8008c7a <_printf_i+0x142>
 8008c68:	6923      	ldr	r3, [r4, #16]
 8008c6a:	6861      	ldr	r1, [r4, #4]
 8008c6c:	4299      	cmp	r1, r3
 8008c6e:	bfde      	ittt	le
 8008c70:	2330      	movle	r3, #48	@ 0x30
 8008c72:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c76:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c7a:	1b92      	subs	r2, r2, r6
 8008c7c:	6122      	str	r2, [r4, #16]
 8008c7e:	f8cd a000 	str.w	sl, [sp]
 8008c82:	464b      	mov	r3, r9
 8008c84:	aa03      	add	r2, sp, #12
 8008c86:	4621      	mov	r1, r4
 8008c88:	4640      	mov	r0, r8
 8008c8a:	f7ff fee7 	bl	8008a5c <_printf_common>
 8008c8e:	3001      	adds	r0, #1
 8008c90:	d14a      	bne.n	8008d28 <_printf_i+0x1f0>
 8008c92:	f04f 30ff 	mov.w	r0, #4294967295
 8008c96:	b004      	add	sp, #16
 8008c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c9c:	6823      	ldr	r3, [r4, #0]
 8008c9e:	f043 0320 	orr.w	r3, r3, #32
 8008ca2:	6023      	str	r3, [r4, #0]
 8008ca4:	4832      	ldr	r0, [pc, #200]	@ (8008d70 <_printf_i+0x238>)
 8008ca6:	2778      	movs	r7, #120	@ 0x78
 8008ca8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008cac:	6823      	ldr	r3, [r4, #0]
 8008cae:	6831      	ldr	r1, [r6, #0]
 8008cb0:	061f      	lsls	r7, r3, #24
 8008cb2:	f851 5b04 	ldr.w	r5, [r1], #4
 8008cb6:	d402      	bmi.n	8008cbe <_printf_i+0x186>
 8008cb8:	065f      	lsls	r7, r3, #25
 8008cba:	bf48      	it	mi
 8008cbc:	b2ad      	uxthmi	r5, r5
 8008cbe:	6031      	str	r1, [r6, #0]
 8008cc0:	07d9      	lsls	r1, r3, #31
 8008cc2:	bf44      	itt	mi
 8008cc4:	f043 0320 	orrmi.w	r3, r3, #32
 8008cc8:	6023      	strmi	r3, [r4, #0]
 8008cca:	b11d      	cbz	r5, 8008cd4 <_printf_i+0x19c>
 8008ccc:	2310      	movs	r3, #16
 8008cce:	e7ad      	b.n	8008c2c <_printf_i+0xf4>
 8008cd0:	4826      	ldr	r0, [pc, #152]	@ (8008d6c <_printf_i+0x234>)
 8008cd2:	e7e9      	b.n	8008ca8 <_printf_i+0x170>
 8008cd4:	6823      	ldr	r3, [r4, #0]
 8008cd6:	f023 0320 	bic.w	r3, r3, #32
 8008cda:	6023      	str	r3, [r4, #0]
 8008cdc:	e7f6      	b.n	8008ccc <_printf_i+0x194>
 8008cde:	4616      	mov	r6, r2
 8008ce0:	e7bd      	b.n	8008c5e <_printf_i+0x126>
 8008ce2:	6833      	ldr	r3, [r6, #0]
 8008ce4:	6825      	ldr	r5, [r4, #0]
 8008ce6:	6961      	ldr	r1, [r4, #20]
 8008ce8:	1d18      	adds	r0, r3, #4
 8008cea:	6030      	str	r0, [r6, #0]
 8008cec:	062e      	lsls	r6, r5, #24
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	d501      	bpl.n	8008cf6 <_printf_i+0x1be>
 8008cf2:	6019      	str	r1, [r3, #0]
 8008cf4:	e002      	b.n	8008cfc <_printf_i+0x1c4>
 8008cf6:	0668      	lsls	r0, r5, #25
 8008cf8:	d5fb      	bpl.n	8008cf2 <_printf_i+0x1ba>
 8008cfa:	8019      	strh	r1, [r3, #0]
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	6123      	str	r3, [r4, #16]
 8008d00:	4616      	mov	r6, r2
 8008d02:	e7bc      	b.n	8008c7e <_printf_i+0x146>
 8008d04:	6833      	ldr	r3, [r6, #0]
 8008d06:	1d1a      	adds	r2, r3, #4
 8008d08:	6032      	str	r2, [r6, #0]
 8008d0a:	681e      	ldr	r6, [r3, #0]
 8008d0c:	6862      	ldr	r2, [r4, #4]
 8008d0e:	2100      	movs	r1, #0
 8008d10:	4630      	mov	r0, r6
 8008d12:	f7f7 fa5d 	bl	80001d0 <memchr>
 8008d16:	b108      	cbz	r0, 8008d1c <_printf_i+0x1e4>
 8008d18:	1b80      	subs	r0, r0, r6
 8008d1a:	6060      	str	r0, [r4, #4]
 8008d1c:	6863      	ldr	r3, [r4, #4]
 8008d1e:	6123      	str	r3, [r4, #16]
 8008d20:	2300      	movs	r3, #0
 8008d22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d26:	e7aa      	b.n	8008c7e <_printf_i+0x146>
 8008d28:	6923      	ldr	r3, [r4, #16]
 8008d2a:	4632      	mov	r2, r6
 8008d2c:	4649      	mov	r1, r9
 8008d2e:	4640      	mov	r0, r8
 8008d30:	47d0      	blx	sl
 8008d32:	3001      	adds	r0, #1
 8008d34:	d0ad      	beq.n	8008c92 <_printf_i+0x15a>
 8008d36:	6823      	ldr	r3, [r4, #0]
 8008d38:	079b      	lsls	r3, r3, #30
 8008d3a:	d413      	bmi.n	8008d64 <_printf_i+0x22c>
 8008d3c:	68e0      	ldr	r0, [r4, #12]
 8008d3e:	9b03      	ldr	r3, [sp, #12]
 8008d40:	4298      	cmp	r0, r3
 8008d42:	bfb8      	it	lt
 8008d44:	4618      	movlt	r0, r3
 8008d46:	e7a6      	b.n	8008c96 <_printf_i+0x15e>
 8008d48:	2301      	movs	r3, #1
 8008d4a:	4632      	mov	r2, r6
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	4640      	mov	r0, r8
 8008d50:	47d0      	blx	sl
 8008d52:	3001      	adds	r0, #1
 8008d54:	d09d      	beq.n	8008c92 <_printf_i+0x15a>
 8008d56:	3501      	adds	r5, #1
 8008d58:	68e3      	ldr	r3, [r4, #12]
 8008d5a:	9903      	ldr	r1, [sp, #12]
 8008d5c:	1a5b      	subs	r3, r3, r1
 8008d5e:	42ab      	cmp	r3, r5
 8008d60:	dcf2      	bgt.n	8008d48 <_printf_i+0x210>
 8008d62:	e7eb      	b.n	8008d3c <_printf_i+0x204>
 8008d64:	2500      	movs	r5, #0
 8008d66:	f104 0619 	add.w	r6, r4, #25
 8008d6a:	e7f5      	b.n	8008d58 <_printf_i+0x220>
 8008d6c:	08008fb5 	.word	0x08008fb5
 8008d70:	08008fc6 	.word	0x08008fc6

08008d74 <memmove>:
 8008d74:	4288      	cmp	r0, r1
 8008d76:	b510      	push	{r4, lr}
 8008d78:	eb01 0402 	add.w	r4, r1, r2
 8008d7c:	d902      	bls.n	8008d84 <memmove+0x10>
 8008d7e:	4284      	cmp	r4, r0
 8008d80:	4623      	mov	r3, r4
 8008d82:	d807      	bhi.n	8008d94 <memmove+0x20>
 8008d84:	1e43      	subs	r3, r0, #1
 8008d86:	42a1      	cmp	r1, r4
 8008d88:	d008      	beq.n	8008d9c <memmove+0x28>
 8008d8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d92:	e7f8      	b.n	8008d86 <memmove+0x12>
 8008d94:	4402      	add	r2, r0
 8008d96:	4601      	mov	r1, r0
 8008d98:	428a      	cmp	r2, r1
 8008d9a:	d100      	bne.n	8008d9e <memmove+0x2a>
 8008d9c:	bd10      	pop	{r4, pc}
 8008d9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008da2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008da6:	e7f7      	b.n	8008d98 <memmove+0x24>

08008da8 <_sbrk_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	4d06      	ldr	r5, [pc, #24]	@ (8008dc4 <_sbrk_r+0x1c>)
 8008dac:	2300      	movs	r3, #0
 8008dae:	4604      	mov	r4, r0
 8008db0:	4608      	mov	r0, r1
 8008db2:	602b      	str	r3, [r5, #0]
 8008db4:	f7f9 f808 	bl	8001dc8 <_sbrk>
 8008db8:	1c43      	adds	r3, r0, #1
 8008dba:	d102      	bne.n	8008dc2 <_sbrk_r+0x1a>
 8008dbc:	682b      	ldr	r3, [r5, #0]
 8008dbe:	b103      	cbz	r3, 8008dc2 <_sbrk_r+0x1a>
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	bd38      	pop	{r3, r4, r5, pc}
 8008dc4:	20004d5c 	.word	0x20004d5c

08008dc8 <_realloc_r>:
 8008dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dcc:	4607      	mov	r7, r0
 8008dce:	4614      	mov	r4, r2
 8008dd0:	460d      	mov	r5, r1
 8008dd2:	b921      	cbnz	r1, 8008dde <_realloc_r+0x16>
 8008dd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd8:	4611      	mov	r1, r2
 8008dda:	f7ff bc5b 	b.w	8008694 <_malloc_r>
 8008dde:	b92a      	cbnz	r2, 8008dec <_realloc_r+0x24>
 8008de0:	f7ff fbec 	bl	80085bc <_free_r>
 8008de4:	4625      	mov	r5, r4
 8008de6:	4628      	mov	r0, r5
 8008de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dec:	f000 f81a 	bl	8008e24 <_malloc_usable_size_r>
 8008df0:	4284      	cmp	r4, r0
 8008df2:	4606      	mov	r6, r0
 8008df4:	d802      	bhi.n	8008dfc <_realloc_r+0x34>
 8008df6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008dfa:	d8f4      	bhi.n	8008de6 <_realloc_r+0x1e>
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	4638      	mov	r0, r7
 8008e00:	f7ff fc48 	bl	8008694 <_malloc_r>
 8008e04:	4680      	mov	r8, r0
 8008e06:	b908      	cbnz	r0, 8008e0c <_realloc_r+0x44>
 8008e08:	4645      	mov	r5, r8
 8008e0a:	e7ec      	b.n	8008de6 <_realloc_r+0x1e>
 8008e0c:	42b4      	cmp	r4, r6
 8008e0e:	4622      	mov	r2, r4
 8008e10:	4629      	mov	r1, r5
 8008e12:	bf28      	it	cs
 8008e14:	4632      	movcs	r2, r6
 8008e16:	f7ff fbc3 	bl	80085a0 <memcpy>
 8008e1a:	4629      	mov	r1, r5
 8008e1c:	4638      	mov	r0, r7
 8008e1e:	f7ff fbcd 	bl	80085bc <_free_r>
 8008e22:	e7f1      	b.n	8008e08 <_realloc_r+0x40>

08008e24 <_malloc_usable_size_r>:
 8008e24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e28:	1f18      	subs	r0, r3, #4
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	bfbc      	itt	lt
 8008e2e:	580b      	ldrlt	r3, [r1, r0]
 8008e30:	18c0      	addlt	r0, r0, r3
 8008e32:	4770      	bx	lr

08008e34 <_init>:
 8008e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e36:	bf00      	nop
 8008e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e3a:	bc08      	pop	{r3}
 8008e3c:	469e      	mov	lr, r3
 8008e3e:	4770      	bx	lr

08008e40 <_fini>:
 8008e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e42:	bf00      	nop
 8008e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e46:	bc08      	pop	{r3}
 8008e48:	469e      	mov	lr, r3
 8008e4a:	4770      	bx	lr
