Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Thu Oct 28 10:34:20 2021
| Host         : DESKTOP-OJEOEP6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Datapath_control_sets_placed.rpt
| Design       : Datapath
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |           95 |
| No           | No                    | Yes                    |              31 |           13 |
| No           | Yes                   | No                     |             353 |          105 |
| Yes          | No                    | No                     |              64 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+---------------+------------------+------------------+----------------+
|  ex_mem/Branch_out_reg_0  |               |                  |                1 |              1 |
|  id_ex/ALUOp_out_reg[0]_0 |               |                  |                6 |             10 |
|  n_0_1056_BUFG            |               |                  |               19 |             32 |
|  n_1_1057_BUFG            |               |                  |               19 |             32 |
|  Clk_IBUF_BUFG            | id_ex/E[0]    |                  |               38 |             64 |
|  Clk_IBUF_BUFG            |               |                  |               50 |            128 |
|  Clk_IBUF_BUFG            |               | Reset_IBUF       |              118 |            384 |
+---------------------------+---------------+------------------+------------------+----------------+


