/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [12:0] celloutsig_0_4z;
  reg [6:0] celloutsig_0_52z;
  reg [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_82z;
  wire [5:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [47:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[81] ? in_data[2] : in_data[34];
  assign celloutsig_0_12z = celloutsig_0_3z[5] ? celloutsig_0_7z[3] : celloutsig_0_8z;
  assign celloutsig_0_13z = celloutsig_0_10z ? celloutsig_0_9z[5] : celloutsig_0_7z[7];
  assign celloutsig_0_35z = !(celloutsig_0_0z ? celloutsig_0_16z : celloutsig_0_10z);
  assign celloutsig_0_21z = !(celloutsig_0_3z[2] ? celloutsig_0_9z[7] : celloutsig_0_2z[4]);
  assign celloutsig_0_8z = celloutsig_0_3z[6] | ~(celloutsig_0_4z[10]);
  assign celloutsig_1_19z = in_data[144] | ~(celloutsig_1_17z[1]);
  assign celloutsig_0_2z = in_data[16:5] & in_data[52:41];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } && { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_1z[8:7], celloutsig_1_7z } && { celloutsig_1_6z[1:0], celloutsig_1_10z };
  assign celloutsig_1_0z = in_data[102:99] || in_data[170:167];
  assign celloutsig_1_7z = { celloutsig_1_1z[32], celloutsig_1_4z, celloutsig_1_0z } || celloutsig_1_3z[3:1];
  assign celloutsig_0_10z = { celloutsig_0_4z[6:2], celloutsig_0_3z, celloutsig_0_7z } || { in_data[73:67], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_2z[9:6], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_7z } || { celloutsig_0_3z[4:0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_19z = { celloutsig_0_9z[6:2], celloutsig_0_18z, celloutsig_0_14z } || { celloutsig_0_9z[9], celloutsig_0_15z };
  assign celloutsig_0_24z = { celloutsig_0_2z[11:7], celloutsig_0_17z } || { celloutsig_0_5z[9:5], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_25z = in_data[75:71] || { celloutsig_0_17z[5:3], celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_82z = celloutsig_0_9z[11:7] % { 1'h1, celloutsig_0_40z[6:3] };
  assign celloutsig_0_83z = { celloutsig_0_52z[5:2], celloutsig_0_25z, celloutsig_0_16z } % { 1'h1, celloutsig_0_7z[4:0] };
  assign celloutsig_1_6z = { celloutsig_1_5z[5:3], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_14z[2:0] % { 1'h1, celloutsig_1_16z[1:0] };
  assign celloutsig_0_3z = - { celloutsig_0_2z[8:3], celloutsig_0_0z };
  assign celloutsig_0_4z = - { celloutsig_0_2z[10:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = - { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_15z = - { celloutsig_0_7z[5:0], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_40z = ~ { celloutsig_0_7z[7:0], celloutsig_0_24z, celloutsig_0_35z, celloutsig_0_0z };
  assign celloutsig_1_16z = ~ celloutsig_1_14z;
  assign celloutsig_1_1z = { in_data[185:141], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | in_data[178:131];
  assign celloutsig_0_6z = | celloutsig_0_4z[7:5];
  assign celloutsig_0_14z = | { celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_1z = | { in_data[17:12], celloutsig_0_0z };
  assign celloutsig_1_2z = ~^ { in_data[141:137], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_1z[20:6], celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_2z[0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z } >> { celloutsig_0_5z[3:1], celloutsig_0_5z };
  assign celloutsig_1_14z = in_data[168:162] >> in_data[129:123];
  assign celloutsig_0_7z = { in_data[87:86], celloutsig_0_3z } >> celloutsig_0_2z[9:1];
  assign celloutsig_0_11z = { celloutsig_0_4z[12:10], celloutsig_0_6z } >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_4z[7:3], celloutsig_0_1z } ~^ celloutsig_0_4z[12:7];
  assign celloutsig_0_18z = celloutsig_0_4z[11:6] ~^ celloutsig_0_17z;
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_5z = in_data[63:54];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_52z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_52z = celloutsig_0_40z[7:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_3z = { celloutsig_1_1z[11:8], celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
