
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ipc1_public/server_001.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 Entangling TLB prefetcher
cpu0_L1D next line prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2541347 heartbeat IPC: 3.93492 cumulative IPC: 3.93492 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5099363 heartbeat IPC: 3.90928 cumulative IPC: 3.92206 (Simulation time: 0 hr 1 min 20 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6377376 (Simulation time: 0 hr 1 min 39 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 9855165 heartbeat IPC: 2.1027 cumulative IPC: 1.4377 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18037914 heartbeat IPC: 1.22208 cumulative IPC: 1.28639 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25732019 heartbeat IPC: 1.2997 cumulative IPC: 1.29168 (Simulation time: 0 hr 4 min 52 sec) 
Finished CPU 0 instructions: 25000003 cycles: 19354643 cumulative IPC: 1.29168 (Simulation time: 0 hr 4 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.29168 instructions: 25000003 cycles: 19354643
cpu0_DTLB TOTAL     ACCESS:    4828465  HIT:    4673624  MISS:     154841
cpu0_DTLB LOAD      ACCESS:    3044692  HIT:    2900416  MISS:     144276
cpu0_DTLB RFO       ACCESS:    1783773  HIT:    1773208  MISS:      10565
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.3953 cycles
cpu0_ITLB TOTAL     ACCESS:    1204503  HIT:    1152668  MISS:      51835
cpu0_ITLB LOAD      ACCESS:    1204503  HIT:    1152668  MISS:      51835
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.1264 cycles
cpu0_L1I TOTAL     ACCESS:    2578119  HIT:    2317227  MISS:     260892
cpu0_L1I LOAD      ACCESS:    2578119  HIT:    2317227  MISS:     260892
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 34.1508 cycles
cpu0_STLB TOTAL     ACCESS:     206676  HIT:     191221  MISS:      15455
cpu0_STLB LOAD      ACCESS:     196111  HIT:     181630  MISS:      14481
cpu0_STLB RFO       ACCESS:      10565  HIT:       9591  MISS:        974
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:     113617  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 57.537 cycles
cpu0_L1D TOTAL     ACCESS:    8668015  HIT:    8390205  MISS:     277810
cpu0_L1D LOAD      ACCESS:    3065227  HIT:    2950016  MISS:     115211
cpu0_L1D RFO       ACCESS:    2607773  HIT:    2561482  MISS:      46291
cpu0_L1D PREFETCH  ACCESS:    2979935  HIT:    2866389  MISS:     113546
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      15080  HIT:      12318  MISS:       2762
cpu0_L1D PREFETCH  REQUESTED:    3088310  ISSUED:    3077183  USEFUL:     113479  USELESS:      24176
cpu0_L1D AVERAGE MISS LATENCY: 149.706 cycles
cpu0_L2C TOTAL     ACCESS:     647553  HIT:     395323  MISS:     252230
cpu0_L2C LOAD      ACCESS:     352930  HIT:     229781  MISS:     123149
cpu0_L2C RFO       ACCESS:      45234  HIT:       5109  MISS:      40125
cpu0_L2C PREFETCH  ACCESS:     137765  HIT:      49923  MISS:      87842
cpu0_L2C WRITEBACK ACCESS:     108862  HIT:     108611  MISS:        251
cpu0_L2C TRANSLATION ACCESS:       2762  HIT:       1899  MISS:        863
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 188.302 cycles
LLC TOTAL     ACCESS:     342943  HIT:     207507  MISS:     135436
LLC LOAD      ACCESS:     123148  HIT:      78773  MISS:      44375
LLC RFO       ACCESS:      40124  HIT:       3975  MISS:      36149
LLC PREFETCH  ACCESS:      87840  HIT:      33105  MISS:      54735
LLC WRITEBACK ACCESS:      90968  HIT:      90923  MISS:         45
LLC TRANSLATION ACCESS:        863  HIT:        731  MISS:        132
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 311.611 cycles
CPU 0 TLB Entangling prefetcher final stats
IP accesses: d151 d151000 2391 / 196111
IP misses: 0 0 19 / 14481
IP hits: 0 0 0 / 0
IP late: 0 0 0 / 0
IP wrong: 0 0 0 / 0
miss rate: 0.0738408
coverage: 0
coverage_late: 0
accuracy: -nan
accuracy_late: -nan
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 3619
max bb size: 45
formats: 5986 996 2812 1495 996 1208 0 
hist_lookups: 17973 13220 2983 1045 533 283 159 142 112 78 59 55 16 7 0 0 3 1320 
hist_lookups_evict: 0.00789723 %
hist_lookups_shortlat: 3.47478 %
bb_found_hist: 0 7942 372 18 2 1 0 2 0 3 0 1 1 2 1 0 
bb_found_summary: 8857 8345 1.06135
entangled_found_hist: 0 55116 12318 7239 124 11 0 0 
entangled_found_summary: 102020 74808 1.36376
bb_ent_found_hist: 0 2559 59 5 0 5 0 1 0 2 0 0 0 0 0 0 
bb_ent_found_summary: 2742 2631 1.04219

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      24696  ROW_BUFFER_MISS:     110638
 DBUS AVG_CONGESTED_CYCLE:    3.90654
 WQ ROW_BUFFER_HIT:      11652  ROW_BUFFER_MISS:      62940  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.6016% MPKI: 5.79848 Average ROB Occupancy at Mispredict: 177.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0432
BRANCH_INDIRECT: 0.12976
BRANCH_CONDITIONAL: 4.13252
BRANCH_DIRECT_CALL: 0.06328
BRANCH_INDIRECT_CALL: 0.0208
BRANCH_RETURN: 1.40892

