verilog work "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v"
verilog work "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v"
verilog work "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v"
verilog work /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v
