

================================================================
== Vivado HLS Report for 'lenet_hls'
================================================================
* Date:           Sat Jun 20 14:10:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  446818|  448674|  446819|  448675| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+--------+--------+--------+--------+---------+
        |          |       |     Latency     |     Interval    | Pipeline|
        | Instance | Module|   min  |   max  |   min  |   max  |   Type  |
        +----------+-------+--------+--------+--------+--------+---------+
        |pool1_U0  |pool1  |   35657|   35657|   35657|   35657|   none  |
        |conv1_U0  |conv1  |  446818|  448674|  446818|  448674|   none  |
        |fc3_U0    |fc3    |    3231|    3231|    3231|    3231|   none  |
        |conv2_U0  |conv2  |  321106|  321106|  321106|  321106|   none  |
        |fc1_U0    |fc1    |  211019|  211019|  211019|  211019|   none  |
        |fc2_U0    |fc2    |   31406|   31406|   31406|   31406|   none  |
        |pool2_U0  |pool2  |   13313|   13313|   13313|   13313|   none  |
        +----------+-------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      2|
|FIFO             |        0|      -|     30|    168|
|Instance         |      227|     14|  51572|  36647|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |      227|     14|  51602|  36817|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |      227|     21|    179|    255|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------+-------+---------+-------+-------+-------+
    | Instance | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------+-------+---------+-------+-------+-------+
    |conv1_U0  |conv1  |        1|      1|  33617|  21396|
    |conv2_U0  |conv2  |        3|      1|    876|   2405|
    |fc1_U0    |fc1    |      209|      1|    812|   2340|
    |fc2_U0    |fc2    |       12|      1|    797|   2200|
    |fc3_U0    |fc3    |        1|     10|   2287|   5258|
    |pool1_U0  |pool1  |        0|      0|  13094|   2628|
    |pool2_U0  |pool2  |        1|      0|     89|    420|
    +----------+-------+---------+-------+-------+-------+
    |Total     |       |      227|     14|  51572|  36647|
    +----------+-------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |conv1_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    |conv2_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    |fc1_out_V_V_U    |        0|  5|  28|     2|   16|       32|
    |fc2_out_V_V_U    |        0|  5|  28|     2|   16|       32|
    |pool1_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    |pool2_out_V_V_U  |        0|  5|  28|     2|   16|       32|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 30| 168|    12|   96|      192|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|image_in_V_V_dout     |  in |   16|   ap_fifo  | image_in_V_V |    pointer   |
|image_in_V_V_empty_n  |  in |    1|   ap_fifo  | image_in_V_V |    pointer   |
|image_in_V_V_read     | out |    1|   ap_fifo  | image_in_V_V |    pointer   |
|fc3_out_V_V_din       | out |   16|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_full_n    |  in |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_write     | out |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   lenet_hls  | return value |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv1_out_V_V = alloca i16, align 2" [lenet_hls/lenet_hls.cpp:34]   --->   Operation 15 'alloca' 'conv1_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pool1_out_V_V = alloca i16, align 2" [lenet_hls/lenet_hls.cpp:35]   --->   Operation 16 'alloca' 'pool1_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv2_out_V_V = alloca i16, align 2" [lenet_hls/lenet_hls.cpp:37]   --->   Operation 17 'alloca' 'conv2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pool2_out_V_V = alloca i16, align 2" [lenet_hls/lenet_hls.cpp:38]   --->   Operation 18 'alloca' 'pool2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fc1_out_V_V = alloca i16, align 2" [lenet_hls/lenet_hls.cpp:40]   --->   Operation 19 'alloca' 'fc1_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fc2_out_V_V = alloca i16, align 2" [lenet_hls/lenet_hls.cpp:41]   --->   Operation 20 'alloca' 'fc2_out_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @conv1(i16* %conv1_out_V_V, i16* %image_in_V_V)" [lenet_hls/lenet_hls.cpp:44]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @conv1(i16* %conv1_out_V_V, i16* %image_in_V_V)" [lenet_hls/lenet_hls.cpp:44]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @pool1(i16* %pool1_out_V_V, i16* %conv1_out_V_V)" [lenet_hls/lenet_hls.cpp:45]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @pool1(i16* %pool1_out_V_V, i16* %conv1_out_V_V)" [lenet_hls/lenet_hls.cpp:45]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @conv2(i16* %conv2_out_V_V, i16* %pool1_out_V_V)" [lenet_hls/lenet_hls.cpp:46]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @conv2(i16* %conv2_out_V_V, i16* %pool1_out_V_V)" [lenet_hls/lenet_hls.cpp:46]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @pool2(i16* %pool2_out_V_V, i16* %conv2_out_V_V)" [lenet_hls/lenet_hls.cpp:47]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @pool2(i16* %pool2_out_V_V, i16* %conv2_out_V_V)" [lenet_hls/lenet_hls.cpp:47]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @fc1(i16* %fc1_out_V_V, i16* %pool2_out_V_V)" [lenet_hls/lenet_hls.cpp:48]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @fc1(i16* %fc1_out_V_V, i16* %pool2_out_V_V)" [lenet_hls/lenet_hls.cpp:48]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @fc2(i16* %fc2_out_V_V, i16* %fc1_out_V_V)" [lenet_hls/lenet_hls.cpp:49]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @fc2(i16* %fc2_out_V_V, i16* %fc1_out_V_V)" [lenet_hls/lenet_hls.cpp:49]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @fc3(i16* %fc3_out_V_V, i16* %fc2_out_V_V)" [lenet_hls/lenet_hls.cpp:50]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str14) nounwind" [lenet_hls/lenet_hls.cpp:32]   --->   Operation 34 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %fc3_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str167, i32 0, i32 0, [1 x i8]* @p_str168, [1 x i8]* @p_str169, [1 x i8]* @p_str170, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str171, [1 x i8]* @p_str172)"   --->   Operation 35 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %image_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 36 'specinterface' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %image_in_V_V), !map !214"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %fc3_out_V_V), !map !218"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @lenet_hls_str) nounwind"   --->   Operation 39 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @conv1_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str117, [1 x i8]* @p_str117, i32 2, i32 2, i16* %conv1_out_V_V, i16* %conv1_out_V_V)"   --->   Operation 40 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %conv1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str118, i32 0, i32 0, [1 x i8]* @p_str119, [1 x i8]* @p_str120, [1 x i8]* @p_str121, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str122, [1 x i8]* @p_str123)"   --->   Operation 41 'specinterface' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pool1_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str124, [1 x i8]* @p_str124, i32 2, i32 2, i16* %pool1_out_V_V, i16* %pool1_out_V_V)"   --->   Operation 42 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %pool1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 43 'specinterface' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @conv2_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 2, i32 2, i16* %conv2_out_V_V, i16* %conv2_out_V_V)"   --->   Operation 44 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %conv2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 45 'specinterface' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pool2_out_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 2, i32 2, i16* %pool2_out_V_V, i16* %pool2_out_V_V)"   --->   Operation 46 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %pool2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str146)"   --->   Operation 47 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @fc1_out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str147, [1 x i8]* @p_str147, i32 2, i32 2, i16* %fc1_out_V_V, i16* %fc1_out_V_V)"   --->   Operation 48 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %fc1_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 49 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @fc2_out_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str154, [1 x i8]* @p_str154, i32 2, i32 2, i16* %fc2_out_V_V, i16* %fc2_out_V_V)"   --->   Operation 50 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %fc2_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 51 'specinterface' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @fc3(i16* %fc3_out_V_V, i16* %fc2_out_V_V)" [lenet_hls/lenet_hls.cpp:50]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [lenet_hls/lenet_hls.cpp:53]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fc3_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv1_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_layer_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_layer_weights_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_layer_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc2_layer_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc2_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_layer_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_layer_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv1_out_V_V (alloca              ) [ 011111111111111]
pool1_out_V_V (alloca              ) [ 001111111111111]
conv2_out_V_V (alloca              ) [ 001111111111111]
pool2_out_V_V (alloca              ) [ 001111111111111]
fc1_out_V_V   (alloca              ) [ 001111111111111]
fc2_out_V_V   (alloca              ) [ 001111111111111]
StgValue_22   (call                ) [ 000000000000000]
StgValue_24   (call                ) [ 000000000000000]
StgValue_26   (call                ) [ 000000000000000]
StgValue_28   (call                ) [ 000000000000000]
StgValue_30   (call                ) [ 000000000000000]
StgValue_32   (call                ) [ 000000000000000]
StgValue_34   (specdataflowpipeline) [ 000000000000000]
empty         (specinterface       ) [ 000000000000000]
empty_42      (specinterface       ) [ 000000000000000]
StgValue_37   (specbitsmap         ) [ 000000000000000]
StgValue_38   (specbitsmap         ) [ 000000000000000]
StgValue_39   (spectopmodule       ) [ 000000000000000]
empty_43      (specchannel         ) [ 000000000000000]
empty_44      (specinterface       ) [ 000000000000000]
empty_45      (specchannel         ) [ 000000000000000]
empty_46      (specinterface       ) [ 000000000000000]
empty_47      (specchannel         ) [ 000000000000000]
empty_48      (specinterface       ) [ 000000000000000]
empty_49      (specchannel         ) [ 000000000000000]
empty_50      (specinterface       ) [ 000000000000000]
empty_51      (specchannel         ) [ 000000000000000]
empty_52      (specinterface       ) [ 000000000000000]
empty_53      (specchannel         ) [ 000000000000000]
empty_54      (specinterface       ) [ 000000000000000]
StgValue_52   (call                ) [ 000000000000000]
StgValue_53   (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fc3_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_layer_bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_layer_weights_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_layer_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_layer_bias_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv2_layer_weights_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_layer_weights_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc1_layer_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_layer_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc1_layer_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fc2_layer_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_layer_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fc2_layer_bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fc3_layer_weights_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_layer_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fc3_layer_bias_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_layer_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_hls_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_out_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_out_OC_V_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_out_OC_V_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="conv1_out_V_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_out_V_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="pool1_out_V_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool1_out_V_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv2_out_V_V_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_out_V_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="pool2_out_V_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool2_out_V_V/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="fc1_out_V_V_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc1_out_V_V/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="fc2_out_V_V_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fc2_out_V_V/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_pool1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="2"/>
<pin id="213" dir="0" index="2" bw="16" slack="2"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_conv1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="16" slack="0"/>
<pin id="220" dir="0" index="3" bw="8" slack="0"/>
<pin id="221" dir="0" index="4" bw="12" slack="0"/>
<pin id="222" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fc3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="12"/>
<pin id="231" dir="0" index="3" bw="11" slack="0"/>
<pin id="232" dir="0" index="4" bw="8" slack="0"/>
<pin id="233" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/13 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_conv2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="4"/>
<pin id="241" dir="0" index="2" bw="16" slack="4"/>
<pin id="242" dir="0" index="3" bw="8" slack="0"/>
<pin id="243" dir="0" index="4" bw="11" slack="0"/>
<pin id="244" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fc1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="8"/>
<pin id="251" dir="0" index="2" bw="16" slack="8"/>
<pin id="252" dir="0" index="3" bw="10" slack="0"/>
<pin id="253" dir="0" index="4" bw="8" slack="0"/>
<pin id="254" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/9 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fc2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="10"/>
<pin id="261" dir="0" index="2" bw="16" slack="10"/>
<pin id="262" dir="0" index="3" bw="11" slack="0"/>
<pin id="263" dir="0" index="4" bw="8" slack="0"/>
<pin id="264" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_pool2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="6"/>
<pin id="271" dir="0" index="2" bw="16" slack="6"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="conv1_out_V_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv1_out_V_V "/>
</bind>
</comp>

<comp id="280" class="1005" name="pool1_out_V_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="2"/>
<pin id="282" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="pool1_out_V_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="conv2_out_V_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="4"/>
<pin id="288" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv2_out_V_V "/>
</bind>
</comp>

<comp id="292" class="1005" name="pool2_out_V_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="6"/>
<pin id="294" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="pool2_out_V_V "/>
</bind>
</comp>

<comp id="298" class="1005" name="fc1_out_V_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="8"/>
<pin id="300" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="fc1_out_V_V "/>
</bind>
</comp>

<comp id="304" class="1005" name="fc2_out_V_V_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="10"/>
<pin id="306" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="fc2_out_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="24" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="248" pin=4"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="16" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="186" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="283"><net_src comp="190" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="289"><net_src comp="194" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="295"><net_src comp="198" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="301"><net_src comp="202" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="307"><net_src comp="206" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fc3_out_V_V | {13 14 }
 - Input state : 
	Port: lenet_hls : image_in_V_V | {1 2 }
	Port: lenet_hls : conv1_layer_bias_V | {1 2 }
	Port: lenet_hls : conv1_layer_weights_s | {1 2 }
	Port: lenet_hls : conv2_layer_bias_V | {5 6 }
	Port: lenet_hls : conv2_layer_weights_s | {5 6 }
	Port: lenet_hls : fc1_layer_weights_V | {9 10 }
	Port: lenet_hls : fc1_layer_bias_V | {9 10 }
	Port: lenet_hls : fc2_layer_weights_V | {11 12 }
	Port: lenet_hls : fc2_layer_bias_V | {11 12 }
	Port: lenet_hls : fc3_layer_weights_V | {13 14 }
	Port: lenet_hls : fc3_layer_bias_V | {13 14 }
  - Chain level:
	State 1
		StgValue_21 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|---------|---------|
| Operation|  Functional Unit |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|---------|---------|
|          | grp_pool1_fu_210 |    0    |    0    |  5.307  |  26581  |   283   |
|          | grp_conv1_fu_216 |    0    |    1    |  1820.3 |  34673  |  14979  |
|          |  grp_fc3_fu_227  |    0    |    10   | 12.6364 |   2332  |   4755  |
|   call   | grp_conv2_fu_238 |    2    |    1    | 12.4287 |   937   |   2116  |
|          |  grp_fc1_fu_248  |   129   |    1    | 12.6118 |   877   |   2055  |
|          |  grp_fc2_fu_258  |    1    |    1    | 8.98225 |   831   |   1947  |
|          | grp_pool2_fu_268 |    1    |    0    | 5.35275 |   102   |   288   |
|----------|------------------|---------|---------|---------|---------|---------|
|   Total  |                  |   133   |    14   | 1877.62 |  66333  |  26423  |
|----------|------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  conv1_layer_bias_V |    0   |    8   |    1   |
|conv1_layer_weights_s|    1   |    0   |    0   |
|  conv2_layer_bias_V |    0   |    8   |    2   |
|conv2_layer_weights_s|    1   |    0   |    0   |
|   fc1_layer_bias_V  |    0   |    8   |   15   |
| fc1_layer_weights_V |   80   |    0   |    0   |
|   fc2_layer_bias_V  |    0   |    8   |   11   |
| fc2_layer_weights_V |   11   |    0   |    0   |
|   fc3_layer_bias_V  |    0   |    8   |    2   |
| fc3_layer_weights_V |    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   94   |   40   |   31   |
+---------------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|conv1_out_V_V_reg_274|   16   |
|conv2_out_V_V_reg_286|   16   |
| fc1_out_V_V_reg_298 |   16   |
| fc2_out_V_V_reg_304 |   16   |
|pool1_out_V_V_reg_280|   16   |
|pool2_out_V_V_reg_292|   16   |
+---------------------+--------+
|        Total        |   96   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   133  |   14   |  1877  |  66333 |  26423 |
|   Memory  |   94   |    -   |    -   |   40   |   31   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   227  |   14   |  1877  |  66469 |  26454 |
+-----------+--------+--------+--------+--------+--------+
