http://slideplayer.es/slide/1698429/
http://catarina.udlap.mx/u_dl_a/tales/documentos/lep/hernandez_s_f/capitulo9.pdf
http://www.c7t-hdl.com/Docs/C7T_NT10_Reset_VHDL_FPGA.pdf
https://catedra.ing.unlp.edu.ar/electrotecnia/islyd/Tema%2012b%20Logica%20Programable%20VHDL%202015.pdf
http://www.mexchip.com/2011/12/curso-vhdl-sumadorrestador-con-operadores-aritmeticos/
