<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="DemoInterconnect_TestBench_behav.wdb" id="1">
         <top_modules>
            <top_module name="DemoInterconnect_TestBench" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="4048228000fs"></ZoomStartTime>
      <ZoomEndTime time="12764048228001fs"></ZoomEndTime>
      <Cursor1Time time="2194048228000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="221"></NameColumnWidth>
      <ValueColumnWidth column_width="106"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="3" />
   <wave_markers>
      <marker time="0" label="" />
   </wave_markers>
   <wvobject fp_name="group121" type="group">
      <obj_property name="label">TESTBENCH_SIGNALS</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/DemoInterconnect_TestBench/dest_data" type="array">
         <obj_property name="ElementShortName">dest_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">dest_data[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FF0080</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/DemoInterconnect_TestBench/dest_address" type="array">
         <obj_property name="ElementShortName">dest_address[4:0]</obj_property>
         <obj_property name="ObjectShortName">dest_address[4:0]</obj_property>
         <obj_property name="CustomSignalColor">#FF0080</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/DemoInterconnect_TestBench/dest_ctrl" type="array">
         <obj_property name="ElementShortName">dest_ctrl[2:0]</obj_property>
         <obj_property name="ObjectShortName">dest_ctrl[2:0]</obj_property>
         <obj_property name="CustomSignalColor">#FF0080</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/DemoInterconnect_TestBench/master_packet" type="array">
         <obj_property name="ElementShortName">master_packet[39:0]</obj_property>
         <obj_property name="ObjectShortName">master_packet[39:0]</obj_property>
         <obj_property name="CustomSignalColor">#FF0080</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject fp_name="/DemoInterconnect_TestBench/p2s_inst/shift_o" type="array">
         <obj_property name="ElementShortName">shift_o[7:0]</obj_property>
         <obj_property name="ObjectShortName">shift_o[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/DemoInterconnect_TestBench/master_packet_send_en" type="logic">
         <obj_property name="ElementShortName">master_packet_send_en</obj_property>
         <obj_property name="ObjectShortName">master_packet_send_en</obj_property>
         <obj_property name="CustomSignalColor">#FF0080</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group157" type="group">
      <obj_property name="label">MASTER IO INTERFACES</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="group74" type="group">
         <obj_property name="label">UART_IF_0</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="group65" type="group">
            <obj_property name="label">UART_0</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/i_RX_Serial" type="logic">
               <obj_property name="ElementShortName">i_RX_Serial</obj_property>
               <obj_property name="ObjectShortName">i_RX_Serial</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/o_RX_Done" type="logic">
               <obj_property name="ElementShortName">o_RX_Done</obj_property>
               <obj_property name="ObjectShortName">o_RX_Done</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/o_RX_Byte" type="array">
               <obj_property name="ElementShortName">o_RX_Byte[7:0]</obj_property>
               <obj_property name="ObjectShortName">o_RX_Byte[7:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/i_TX_Load" type="logic">
               <obj_property name="ElementShortName">i_TX_Load</obj_property>
               <obj_property name="ObjectShortName">i_TX_Load</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/i_TX_Byte" type="array">
               <obj_property name="ElementShortName">i_TX_Byte[7:0]</obj_property>
               <obj_property name="ObjectShortName">i_TX_Byte[7:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/o_TX_Active" type="logic">
               <obj_property name="ElementShortName">o_TX_Active</obj_property>
               <obj_property name="ObjectShortName">o_TX_Active</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/o_TX_Serial" type="logic">
               <obj_property name="ElementShortName">o_TX_Serial</obj_property>
               <obj_property name="ObjectShortName">o_TX_Serial</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/uart_transceiver_0/o_TX_Done" type="logic">
               <obj_property name="ElementShortName">o_TX_Done</obj_property>
               <obj_property name="ObjectShortName">o_TX_Done</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group71" type="group">
            <obj_property name="label">PROTOCOL</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/if00_data_in" type="array">
               <obj_property name="ElementShortName">if00_data_in[7:0]</obj_property>
               <obj_property name="ObjectShortName">if00_data_in[7:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/if00_load_in" type="logic">
               <obj_property name="ElementShortName">if00_load_in</obj_property>
               <obj_property name="ObjectShortName">if00_load_in</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/if00_data_out" type="array">
               <obj_property name="ElementShortName">if00_data_out[7:0]</obj_property>
               <obj_property name="ObjectShortName">if00_data_out[7:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/if00_load_out" type="logic">
               <obj_property name="ElementShortName">if00_load_out</obj_property>
               <obj_property name="ObjectShortName">if00_load_out</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_state" type="other">
               <obj_property name="ElementShortName">current_state</obj_property>
               <obj_property name="ObjectShortName">current_state</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_timeout_count" type="other">
               <obj_property name="ElementShortName">current_timeout_count</obj_property>
               <obj_property name="ObjectShortName">current_timeout_count</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_head" type="array">
               <obj_property name="ElementShortName">current_head[7:0]</obj_property>
               <obj_property name="ObjectShortName">current_head[7:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_body_count" type="array">
               <obj_property name="ElementShortName">current_body_count[2:0]</obj_property>
               <obj_property name="ObjectShortName">current_body_count[2:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_body" type="array">
               <obj_property name="ElementShortName">current_body[31:0]</obj_property>
               <obj_property name="ObjectShortName">current_body[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_packet" type="array">
               <obj_property name="ElementShortName">current_packet[39:0]</obj_property>
               <obj_property name="ObjectShortName">current_packet[39:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_init_axi_tx" type="logic">
               <obj_property name="ElementShortName">current_init_axi_tx</obj_property>
               <obj_property name="ObjectShortName">current_init_axi_tx</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_init_axi_rx" type="logic">
               <obj_property name="ElementShortName">current_init_axi_rx</obj_property>
               <obj_property name="ObjectShortName">current_init_axi_rx</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/current_axi_data" type="array">
               <obj_property name="ElementShortName">current_axi_data[31:0]</obj_property>
               <obj_property name="ObjectShortName">current_axi_data[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/axi_read_done" type="logic">
               <obj_property name="ElementShortName">axi_read_done</obj_property>
               <obj_property name="ObjectShortName">axi_read_done</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/axi_write_done" type="logic">
               <obj_property name="ElementShortName">axi_write_done</obj_property>
               <obj_property name="ObjectShortName">axi_write_done</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/axi_data" type="array">
               <obj_property name="ElementShortName">axi_data[31:0]</obj_property>
               <obj_property name="ObjectShortName">axi_data[31:0]</obj_property>
            </wvobject>
         </wvobject>
         <wvobject fp_name="group97" type="group">
            <obj_property name="label">AXI</obj_property>
            <obj_property name="DisplayName">label</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/init_txn_pulse" type="logic">
               <obj_property name="ElementShortName">init_txn_pulse</obj_property>
               <obj_property name="ObjectShortName">init_txn_pulse</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/init_rxn_pulse" type="logic">
               <obj_property name="ElementShortName">init_rxn_pulse</obj_property>
               <obj_property name="ObjectShortName">init_rxn_pulse</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/mst_exec_state" type="other">
               <obj_property name="ElementShortName">mst_exec_state</obj_property>
               <obj_property name="ObjectShortName">mst_exec_state</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/start_single_write" type="logic">
               <obj_property name="ElementShortName">start_single_write</obj_property>
               <obj_property name="ObjectShortName">start_single_write</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_awvalid" type="logic">
               <obj_property name="ElementShortName">axi_awvalid</obj_property>
               <obj_property name="ObjectShortName">axi_awvalid</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_wvalid" type="logic">
               <obj_property name="ElementShortName">axi_wvalid</obj_property>
               <obj_property name="ObjectShortName">axi_wvalid</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_wdata" type="array">
               <obj_property name="ElementShortName">axi_wdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">axi_wdata[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_awaddr" type="array">
               <obj_property name="ElementShortName">axi_awaddr[31:0]</obj_property>
               <obj_property name="ObjectShortName">axi_awaddr[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/writes_done" type="logic">
               <obj_property name="ElementShortName">writes_done</obj_property>
               <obj_property name="ObjectShortName">writes_done</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/write_resp_error" type="logic">
               <obj_property name="ElementShortName">write_resp_error</obj_property>
               <obj_property name="ObjectShortName">write_resp_error</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/start_single_read" type="logic">
               <obj_property name="ElementShortName">start_single_read</obj_property>
               <obj_property name="ObjectShortName">start_single_read</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_araddr" type="array">
               <obj_property name="ElementShortName">axi_araddr[31:0]</obj_property>
               <obj_property name="ObjectShortName">axi_araddr[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_bready" type="logic">
               <obj_property name="ElementShortName">axi_bready</obj_property>
               <obj_property name="ObjectShortName">axi_bready</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_rready" type="logic">
               <obj_property name="ElementShortName">axi_rready</obj_property>
               <obj_property name="ObjectShortName">axi_rready</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/axi_arvalid" type="logic">
               <obj_property name="ElementShortName">axi_arvalid</obj_property>
               <obj_property name="ObjectShortName">axi_arvalid</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/reads_data" type="array">
               <obj_property name="ElementShortName">reads_data[31:0]</obj_property>
               <obj_property name="ObjectShortName">reads_data[31:0]</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/reads_done" type="logic">
               <obj_property name="ElementShortName">reads_done</obj_property>
               <obj_property name="ObjectShortName">reads_done</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/read_resp_error" type="logic">
               <obj_property name="ElementShortName">read_resp_error</obj_property>
               <obj_property name="ObjectShortName">read_resp_error</obj_property>
            </wvobject>
            <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/interface_axi_master_0/U0/interface_axi_master_v1_0_M00_AXI_inst/error_reg" type="logic">
               <obj_property name="ElementShortName">error_reg</obj_property>
               <obj_property name="ObjectShortName">error_reg</obj_property>
            </wvobject>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group158" type="group">
      <obj_property name="label">SLAVE IO INTERFACES</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="group52" type="group">
         <obj_property name="label">spi_0_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_AWADDR" type="array">
            <obj_property name="ElementShortName">S_AXI_AWADDR[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWADDR[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_AWVALID" type="logic">
            <obj_property name="ElementShortName">S_AXI_AWVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_AWVALID</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_WVALID" type="logic">
            <obj_property name="ElementShortName">S_AXI_WVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WVALID</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_WDATA" type="array">
            <obj_property name="ElementShortName">S_AXI_WDATA[31:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_WDATA[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_ARADDR" type="array">
            <obj_property name="ElementShortName">S_AXI_ARADDR[3:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARADDR[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_ARVALID" type="logic">
            <obj_property name="ElementShortName">S_AXI_ARVALID</obj_property>
            <obj_property name="ObjectShortName">S_AXI_ARVALID</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/S_AXI_RDATA" type="array">
            <obj_property name="ElementShortName">S_AXI_RDATA[31:0]</obj_property>
            <obj_property name="ObjectShortName">S_AXI_RDATA[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_awaddr" type="array">
            <obj_property name="ElementShortName">axi_awaddr[3:0]</obj_property>
            <obj_property name="ObjectShortName">axi_awaddr[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_awready" type="logic">
            <obj_property name="ElementShortName">axi_awready</obj_property>
            <obj_property name="ObjectShortName">axi_awready</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_wready" type="logic">
            <obj_property name="ElementShortName">axi_wready</obj_property>
            <obj_property name="ObjectShortName">axi_wready</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_bresp" type="array">
            <obj_property name="ElementShortName">axi_bresp[1:0]</obj_property>
            <obj_property name="ObjectShortName">axi_bresp[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_bvalid" type="logic">
            <obj_property name="ElementShortName">axi_bvalid</obj_property>
            <obj_property name="ObjectShortName">axi_bvalid</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_araddr" type="array">
            <obj_property name="ElementShortName">axi_araddr[3:0]</obj_property>
            <obj_property name="ObjectShortName">axi_araddr[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_arready" type="logic">
            <obj_property name="ElementShortName">axi_arready</obj_property>
            <obj_property name="ObjectShortName">axi_arready</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_rdata" type="array">
            <obj_property name="ElementShortName">axi_rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">axi_rdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_rresp" type="array">
            <obj_property name="ElementShortName">axi_rresp[1:0]</obj_property>
            <obj_property name="ObjectShortName">axi_rresp[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/axi_rvalid" type="logic">
            <obj_property name="ElementShortName">axi_rvalid</obj_property>
            <obj_property name="ObjectShortName">axi_rvalid</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/p2s_load" type="logic">
            <obj_property name="ElementShortName">p2s_load</obj_property>
            <obj_property name="ObjectShortName">p2s_load</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/p2s_send" type="logic">
            <obj_property name="ElementShortName">p2s_send</obj_property>
            <obj_property name="ObjectShortName">p2s_send</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/p2s_busy" type="logic">
            <obj_property name="ElementShortName">p2s_busy</obj_property>
            <obj_property name="ObjectShortName">p2s_busy</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/p2s_ss" type="logic">
            <obj_property name="ElementShortName">p2s_ss</obj_property>
            <obj_property name="ObjectShortName">p2s_ss</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/p2s_done" type="logic">
            <obj_property name="ElementShortName">p2s_done</obj_property>
            <obj_property name="ObjectShortName">p2s_done</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/word2byte/shift_o" type="array">
            <obj_property name="ElementShortName">shift_o[7:0]</obj_property>
            <obj_property name="ObjectShortName">shift_o[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/s2p_en" type="logic">
            <obj_property name="ElementShortName">s2p_en</obj_property>
            <obj_property name="ObjectShortName">s2p_en</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/s2p_done" type="logic">
            <obj_property name="ElementShortName">s2p_done</obj_property>
            <obj_property name="ObjectShortName">s2p_done</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/i_tx_rx_start" type="logic">
            <obj_property name="ElementShortName">i_tx_rx_start</obj_property>
            <obj_property name="ObjectShortName">i_tx_rx_start</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/spi_en" type="logic">
            <obj_property name="ElementShortName">spi_en</obj_property>
            <obj_property name="ObjectShortName">spi_en</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/spi_busy" type="logic">
            <obj_property name="ElementShortName">spi_busy</obj_property>
            <obj_property name="ObjectShortName">spi_busy</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/spi_done" type="logic">
            <obj_property name="ElementShortName">spi_done</obj_property>
            <obj_property name="ObjectShortName">spi_done</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/load_buffer" type="logic">
            <obj_property name="ElementShortName">load_buffer</obj_property>
            <obj_property name="ObjectShortName">load_buffer</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/buffer_ready" type="logic">
            <obj_property name="ElementShortName">buffer_ready</obj_property>
            <obj_property name="ObjectShortName">buffer_ready</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/tx_rx_buffer" type="array">
            <obj_property name="ElementShortName">tx_rx_buffer[7:0]</obj_property>
            <obj_property name="ObjectShortName">tx_rx_buffer[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/spi_bit_counter" type="other">
            <obj_property name="ElementShortName">spi_bit_counter</obj_property>
            <obj_property name="ObjectShortName">spi_bit_counter</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/spi_clock_counter" type="other">
            <obj_property name="ElementShortName">spi_clock_counter</obj_property>
            <obj_property name="ObjectShortName">spi_clock_counter</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/o_sclk" type="logic">
            <obj_property name="ElementShortName">o_sclk</obj_property>
            <obj_property name="ObjectShortName">o_sclk</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/o_ss" type="logic">
            <obj_property name="ElementShortName">o_ss</obj_property>
            <obj_property name="ObjectShortName">o_ss</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/o_mosi" type="logic">
            <obj_property name="ElementShortName">o_mosi</obj_property>
            <obj_property name="ObjectShortName">o_mosi</obj_property>
         </wvobject>
         <wvobject fp_name="/DemoInterconnect_TestBench/DemoInterconnect_Inst/DemoInterconnect_i/axi_spi_master_0/U0/axi_spi_master_v1_0_S00_AXI_inst/spi_master_inst/i_miso" type="logic">
            <obj_property name="ElementShortName">i_miso</obj_property>
            <obj_property name="ObjectShortName">i_miso</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
</wave_config>
