$date
	Sun Oct 26 15:38:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! instruction_memory_v [31:0] $end
$var wire 1 " halt_f $end
$var wire 2 # err_bits [1:0] $end
$var wire 32 $ data_memory_in_v [31:0] $end
$var reg 1 % clk $end
$var reg 1 & clk_en $end
$var reg 1 ' rst $end
$scope module topMod $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 1 " halt_f $end
$var wire 1 ' rst $end
$var wire 1 ( writeBit $end
$var wire 1 ) readBit $end
$var wire 32 * programCounter [31:0] $end
$var wire 32 + instruction_memory_v [31:0] $end
$var wire 32 , instruction [31:0] $end
$var wire 1 - halt $end
$var wire 2 . err_bits [1:0] $end
$var wire 32 / data_memory_in_v [31:0] $end
$var wire 32 0 dataOutMem [31:0] $end
$var wire 32 1 dataIn [31:0] $end
$var wire 32 2 addressFetch [31:0] $end
$scope module memMod $end
$var wire 1 3 instruction_memory_en $end
$var wire 1 % mem_Clk $end
$var wire 32 4 instruction_memory_a [31:0] $end
$var wire 1 - halt_f $end
$var wire 1 ( data_memory_write $end
$var wire 1 ) data_memory_read $end
$var wire 32 5 data_memory_out_v [31:0] $end
$var wire 32 6 data_memory_a [31:0] $end
$var reg 8 7 a [7:0] $end
$var reg 8 8 b [7:0] $end
$var reg 8 9 c [7:0] $end
$var reg 8 : d [7:0] $end
$var reg 32 ; data_memory_in_v [31:0] $end
$var reg 32 < instruction_memory_v [31:0] $end
$var integer 32 = fd [31:0] $end
$var integer 32 > i [31:0] $end
$upscope $end
$scope module scc $end
$var wire 1 % clk $end
$var wire 1 & clk_en $end
$var wire 32 ? dataIn [31:0] $end
$var wire 32 @ instruction [31:0] $end
$var wire 32 A memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 ( writeFlag $end
$var wire 1 B specialEncoding $end
$var wire 1 C setFlags $end
$var wire 4 D secondLevelDecode [3:0] $end
$var wire 1 E regWrite $end
$var wire 1 F regRead $end
$var wire 32 G readDataSec [31:0] $end
$var wire 32 H readDataFirst [31:0] $end
$var wire 32 I readDataDest [31:0] $end
$var wire 32 J programCounter [31:0] $end
$var wire 4 K out_sourceSecReg [3:0] $end
$var wire 4 L out_sourceFirstReg [3:0] $end
$var wire 16 M out_imm [15:0] $end
$var wire 4 N out_destRegister [3:0] $end
$var wire 1 ) memoryRead $end
$var wire 1 O loadStore $end
$var wire 32 P instructionForID [31:0] $end
$var wire 1 - halt $end
$var wire 2 Q firstLevelDecode [1:0] $end
$var wire 1 R exe_writeToReg $end
$var wire 32 S exe_writeData [31:0] $end
$var wire 4 T exe_readRegSec [3:0] $end
$var wire 4 U exe_readRegFirst [3:0] $end
$var wire 4 V exe_readRegDest [3:0] $end
$var wire 1 W exeOverride $end
$var wire 16 X exeData [15:0] $end
$var wire 1 Y dataRegisterImm $end
$var wire 1 Z dataRegister $end
$var wire 32 [ dataOut [31:0] $end
$var wire 4 \ branchInstruction [3:0] $end
$var wire 1 ] branch $end
$var wire 3 ^ aluFunction [2:0] $end
$var wire 32 _ addressIn [31:0] $end
$var reg 32 ` data_memory_v [31:0] $end
$var reg 2 a err_bits [1:0] $end
$var reg 32 b instruction_memory_v [31:0] $end
$scope module EXE $end
$var wire 1 % clk $end
$var wire 16 c exeData [15:0] $end
$var wire 32 d memoryDataIn [31:0] $end
$var wire 1 ' rst $end
$var wire 1 B specialEncoding $end
$var wire 4 e sourceSecReg [3:0] $end
$var wire 4 f sourceFirstReg [3:0] $end
$var wire 1 C setFlags $end
$var wire 4 g secondLevelDecode [3:0] $end
$var wire 32 h readDataSec [31:0] $end
$var wire 32 i readDataFirst [31:0] $end
$var wire 32 j readDataDest [31:0] $end
$var wire 16 k imm [15:0] $end
$var wire 2 l firstLevelDecode [1:0] $end
$var wire 4 m destReg [3:0] $end
$var wire 4 n branchInstruction [3:0] $end
$var wire 3 o aluFunctions [2:0] $end
$var reg 33 p aluRegister [32:0] $end
$var reg 1 W exeOverride $end
$var reg 4 q flags [3:0] $end
$var reg 4 r flags_next [3:0] $end
$var reg 32 s immExt [31:0] $end
$var reg 32 t memoryAddressOut [31:0] $end
$var reg 32 u memoryDataOut [31:0] $end
$var reg 1 ) memoryRead $end
$var reg 1 ( memoryWrite $end
$var reg 4 v readRegDest [3:0] $end
$var reg 4 w readRegFirst [3:0] $end
$var reg 4 x readRegSec [3:0] $end
$var reg 33 y tempDiff [32:0] $end
$var reg 32 z writeData [31:0] $end
$var reg 1 R writeToReg $end
$upscope $end
$scope module ID $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 32 { uc_instr [31:0] $end
$var wire 8 | uc_addr [7:0] $end
$var wire 1 } uc_active $end
$var wire 1 ~ specialBit $end
$var wire 4 !" sourceSecReg [3:0] $end
$var wire 4 "" sourceFirstReg [3:0] $end
$var wire 4 #" secondLevelDecode [3:0] $end
$var wire 32 $" instruction_eff [31:0] $end
$var wire 32 %" instruction [31:0] $end
$var wire 16 &" imm [15:0] $end
$var wire 1 '" hold_if $end
$var wire 2 (" firstLevelDecode [1:0] $end
$var wire 4 )" destReg [3:0] $end
$var wire 4 *" branchCondition [3:0] $end
$var wire 3 +" aluOperationCommands [2:0] $end
$var reg 3 ," aluFunction [2:0] $end
$var reg 1 ] branch $end
$var reg 4 -" branchInstruction [3:0] $end
$var reg 1 Z dataRegister $end
$var reg 1 Y dataRegisterImm $end
$var reg 2 ." firstLevelDecode_out [1:0] $end
$var reg 1 - halt $end
$var reg 1 /" hold_if_cal $end
$var reg 32 0" ifid_instr [31:0] $end
$var reg 1 O loadStore $end
$var reg 4 1" out_destRegister [3:0] $end
$var reg 16 2" out_imm [15:0] $end
$var reg 4 3" out_sourceFirstReg [3:0] $end
$var reg 4 4" out_sourceSecReg [3:0] $end
$var reg 1 F regRead $end
$var reg 1 E regWrite $end
$var reg 4 5" secondLevelDecode_out [3:0] $end
$var reg 1 C setFlags $end
$var reg 1 B specialEncoding $end
$scope module URom $end
$var wire 1 % clk $end
$var wire 1 ' rst $end
$var wire 8 6" u_addr [7:0] $end
$var reg 32 7" uc_instr [31:0] $end
$upscope $end
$scope module Ucontrol $end
$var wire 1 % clk $end
$var wire 32 8" ifid_instr [31:0] $end
$var wire 1 ' rst $end
$var wire 1 9" start_seq $end
$var wire 1 :" uc_op $end
$var wire 1 ;" muls $end
$var wire 1 <" mul $end
$var wire 4 =" id_rn [3:0] $end
$var wire 16 >" id_rm [15:0] $end
$var wire 4 ?" id_rd [3:0] $end
$var parameter 32 @" usFilter $end
$var parameter 32 A" usIdle $end
$var reg 1 '" hold_if $end
$var reg 8 B" next_uc_addr [7:0] $end
$var reg 32 C" uPC [31:0] $end
$var reg 32 D" uPC_next [31:0] $end
$var reg 1 } uc_active $end
$var reg 8 E" uc_addr [7:0] $end
$var reg 2 F" ustate [1:0] $end
$var reg 2 G" ustateNext [1:0] $end
$upscope $end
$upscope $end
$scope module IF $end
$var wire 1 % clk $end
$var wire 16 H" exeData [15:0] $end
$var wire 1 W exeOverride $end
$var wire 32 I" fetchedInstruction [31:0] $end
$var wire 16 J" imm16_exe [15:0] $end
$var wire 1 ' rst $end
$var wire 16 K" imm16 [15:0] $end
$var wire 32 L" branchOffsetAddress_exe [31:0] $end
$var wire 32 M" branchOffsetAddress [31:0] $end
$var parameter 32 N" sFilter $end
$var parameter 32 O" sIdle $end
$var reg 32 P" PC [31:0] $end
$var reg 32 Q" PC_next [31:0] $end
$var reg 32 R" filteredInstruction [31:0] $end
$var reg 32 S" programCounter [31:0] $end
$var reg 2 T" state [1:0] $end
$var reg 2 U" stateNext [1:0] $end
$upscope $end
$scope module REGFILE $end
$var wire 1 % clk $end
$var wire 32 V" dbg_R0 [31:0] $end
$var wire 32 W" dbg_R1 [31:0] $end
$var wire 32 X" dbg_R10 [31:0] $end
$var wire 32 Y" dbg_R11 [31:0] $end
$var wire 32 Z" dbg_R12 [31:0] $end
$var wire 32 [" dbg_R13 [31:0] $end
$var wire 32 \" dbg_R14 [31:0] $end
$var wire 32 ]" dbg_R15 [31:0] $end
$var wire 32 ^" dbg_R2 [31:0] $end
$var wire 32 _" dbg_R3 [31:0] $end
$var wire 32 `" dbg_R4 [31:0] $end
$var wire 32 a" dbg_R5 [31:0] $end
$var wire 32 b" dbg_R6 [31:0] $end
$var wire 32 c" dbg_R7 [31:0] $end
$var wire 32 d" dbg_R8 [31:0] $end
$var wire 32 e" dbg_R9 [31:0] $end
$var wire 32 f" out_rd [31:0] $end
$var wire 32 g" out_rs1 [31:0] $end
$var wire 32 h" out_rs2 [31:0] $end
$var wire 4 i" rd [3:0] $end
$var wire 4 j" rs1 [3:0] $end
$var wire 4 k" rs2 [3:0] $end
$var wire 1 ' rst $end
$var wire 1 R write $end
$var wire 32 l" writeData [31:0] $end
$var integer 32 m" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 O"
b1 N"
b0 A"
b1 @"
$end
#0
$dumpvars
b10000 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
bx R"
b100 Q"
b0 P"
b1001101010111 M"
b0 L"
b1001101010111 K"
b0 J"
b1000000001001101010111 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 ?"
b0 >"
b0 ="
0<"
0;"
0:"
09"
b0 8"
bx 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
1/"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
0'"
b0 &"
bx %"
b0 $"
b0 #"
b0 ""
b0 !"
0~
0}
b0 |
bx {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
bx p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
bx d
b0 c
bx b
bx a
bx `
b0 _
b0 ^
0]
b0 \
b0 [
0Z
1Y
b0 X
0W
b0 V
b0 U
b0 T
b0 S
1R
b0 Q
bx P
0O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
1F
1E
b0 D
0C
0B
bx A
b1000000001001101010111 @
bx ?
bx >
bx =
b1000000001001101010111 <
bx ;
bx :
bx 9
bx 8
bx 7
b0 6
b0 5
b0 4
13
b0 2
bx 1
b0 0
bx /
bx .
0-
b1000000001001101010111 ,
bx +
b0 *
0)
0(
1'
1&
1%
bx $
bx #
0"
bx !
$end
#5
0%
#10
b10000 m"
1%
#15
0%
#20
b10000 m"
1%
#25
0%
#30
b0 Q"
b1 U"
0'
b10000 m"
1%
#35
0%
#40
b1000000001001101010111 P
b1000000001001101010111 %"
b1000000001001101010111 R"
b100 Q"
b1 T"
0/"
1%
#45
0%
#50
b101010010000100001001101010111 P
b101010010000100001001101010111 %"
b101010010000100001001101010111 R"
b101010010000100001001101010111 ,
b101010010000100001001101010111 <
b101010010000100001001101010111 @
b101010010000100001001101010111 I"
b1001101010111 S
b1001101010111 z
b1001101010111 l"
b1 V
b1 v
b1 i"
1R
b1 N
b1 m
b1 1"
b1001101010111 L"
b1001101010111 J"
b1001101010111 X
b1001101010111 c
b1001101010111 H"
b1001101010111 M
b1001101010111 k
b1001101010111 2"
b1 *"
b1 )"
b1001101010111 &"
1F
1E
1Y
b1000000001001101010111 $"
b1 ?"
b1001101010111 >"
b1000 Q"
b1000000001001101010111 0"
b1000000001001101010111 8"
b100 *
b100 4
b100 J
b100 S"
b100 P"
1%
#55
0%
#60
b11111111111111111011111011101111 M"
b1011111011101111 K"
b11000001011111011101111 P
b11000001011111011101111 %"
b11000001011111011101111 R"
b11000001011111011101111 ,
b11000001011111011101111 <
b11000001011111011101111 @
b11000001011111011101111 I"
b1001101010111 s
b1001101010111 H
b1001101010111 i
b1001101010111 g"
b1 U
b1 w
b1 j"
b1 L
b1 f
b1 3"
1C
1B
b101 ^
b101 o
b101 ,"
b101 D
b101 g
b101 5"
1~
b101 #"
b101 +"
b10 *"
b10 )"
b1 ""
b1001101010111 L"
b1001101010111 J"
b1001101010111 X
b1001101010111 c
b1001101010111 H"
b1001101010111 M
b1001101010111 k
b1001101010111 2"
b10 N
b10 m
b10 1"
1F
1E
1Y
b1100 Q"
b101010010000100001001101010111 $"
b10 ?"
b1 ="
b0 S
b0 z
b0 l"
1R
b10 V
b10 v
b10 i"
b1000 *
b1000 4
b1000 J
b1000 S"
b1000 P"
b101010010000100001001101010111 0"
b101010010000100001001101010111 8"
b0 I
b0 j
b0 f"
b1001101010111 W"
1%
#65
0%
#70
b0 M"
b0 K"
b101010100001100000000000000000 P
b101010100001100000000000000000 %"
b101010100001100000000000000000 R"
b101010100001100000000000000000 ,
b101010100001100000000000000000 <
b101010100001100000000000000000 @
b101010100001100000000000000000 I"
b11111111111111111011111011101111 S
b11111111111111111011111011101111 z
b11111111111111111011111011101111 l"
b0 D
b0 g
b0 5"
b0 s
1R
b0 H
b0 i
b0 g"
b0 U
b0 w
b0 j"
b11 V
b11 v
b11 i"
0~
b0 #"
b0 +"
b11 *"
b11 )"
b0 ""
b101 !"
b1011111011101111 &"
b11111111111111111011111011101111 L"
b1011111011101111 J"
b1011111011101111 X
b1011111011101111 c
b1011111011101111 H"
b1011111011101111 M
b1011111011101111 k
b1011111011101111 2"
b0 L
b0 f
b0 3"
b11 N
b11 m
b11 1"
1F
1E
b0 ^
b0 o
b0 ,"
0C
0B
1Y
b11000001011111011101111 $"
b11 ?"
b0 ="
b1011111011101111 >"
b10000 Q"
b11000001011111011101111 0"
b11000001011111011101111 8"
b1100 *
b1100 4
b1100 J
b1100 S"
b1100 P"
1%
#75
0%
#80
b101000000000000000000000 P
b101000000000000000000000 %"
b101000000000000000000000 R"
b101000000000000000000000 ,
b101000000000000000000000 <
b101000000000000000000000 @
b101000000000000000000000 I"
b11111111111111111011111011101111 H
b11111111111111111011111011101111 i
b11111111111111111011111011101111 g"
b11 U
b11 w
b11 j"
b11 L
b11 f
b11 3"
1C
1B
b101 ^
b101 o
b101 ,"
b101 D
b101 g
b101 5"
1~
b101 #"
b101 +"
b100 *"
b100 )"
b11 ""
b0 !"
b0 &"
b0 L"
b0 J"
b0 X
b0 c
b0 H"
b0 M
b0 k
b0 2"
b100 N
b100 m
b100 1"
1F
1E
1Y
b10100 Q"
b101010100001100000000000000000 $"
b100 ?"
b11 ="
b0 >"
b11111111111111111011111011101111 S
b11111111111111111011111011101111 z
b11111111111111111011111011101111 l"
1R
b100 V
b100 v
b100 i"
b10000 *
b10000 4
b10000 J
b10000 S"
b10000 P"
b101010100001100000000000000000 0"
b101010100001100000000000000000 8"
b0 I
b0 j
b0 f"
b11111111111111111011111011101111 _"
1%
#85
0%
#90
b11111111111111111000000000000000 M"
b1000000000000000 K"
b101010110010101000000000000000 P
b101010110010101000000000000000 %"
b101010110010101000000000000000 R"
b101010110010101000000000000000 ,
b101010110010101000000000000000 <
b101010110010101000000000000000 @
b101010110010101000000000000000 I"
b0 D
b0 g
b0 5"
0~
b0 #"
b0 +"
b101 *"
b101 )"
b0 ""
b0 L
b0 f
b0 3"
b101 N
b101 m
b101 1"
1F
1E
b0 ^
b0 o
b0 ,"
0C
0B
1Y
b0 S
b0 z
b0 l"
1R
b0 H
b0 i
b0 g"
b0 U
b0 w
b0 j"
b101 V
b101 v
b101 i"
b101000000000000000000000 $"
b101 ?"
b0 ="
b11000 Q"
b0 I
b0 j
b0 f"
b11111111111111111011111011101111 `"
b101000000000000000000000 0"
b101000000000000000000000 8"
b10100 *
b10100 4
b10100 J
b10100 S"
b10100 P"
1%
#95
0%
#100
b0 M"
b0 K"
b111000000000000000000000 P
b111000000000000000000000 %"
b111000000000000000000000 R"
b111000000000000000000000 ,
b111000000000000000000000 <
b111000000000000000000000 @
b111000000000000000000000 I"
b1000000000000000 S
b1000000000000000 z
b1000000000000000 l"
b1000000000000000 s
b101 U
b101 w
b101 j"
b101 L
b101 f
b101 3"
b11111111111111111000000000000000 L"
b1000000000000000 J"
b1000000000000000 X
b1000000000000000 c
b1000000000000000 H"
b1000000000000000 M
b1000000000000000 k
b1000000000000000 2"
1C
1B
b101 ^
b101 o
b101 ,"
b101 D
b101 g
b101 5"
1R
b110 V
b110 v
b110 i"
1~
b101 #"
b101 +"
b110 *"
b110 )"
b101 ""
b100 !"
b1000000000000000 &"
b110 N
b110 m
b110 1"
1F
1E
1Y
b11100 Q"
b101010110010101000000000000000 $"
b110 ?"
b101 ="
b1000000000000000 >"
b11000 *
b11000 4
b11000 J
b11000 S"
b11000 P"
b101010110010101000000000000000 0"
b101010110010101000000000000000 8"
1%
#105
0%
#110
b11111111111111111000000000000000 M"
b1000000000000000 K"
b10111000001000000000000000 P
b10111000001000000000000000 %"
b10111000001000000000000000 R"
b10111000001000000000000000 ,
b10111000001000000000000000 <
b10111000001000000000000000 @
b10111000001000000000000000 I"
b0 D
b0 g
b0 5"
0~
b0 #"
b0 +"
b111 *"
b111 )"
b0 ""
b0 !"
b0 &"
b0 L"
b0 J"
b0 X
b0 c
b0 H"
b0 M
b0 k
b0 2"
b0 L
b0 f
b0 3"
b111 N
b111 m
b111 1"
1F
1E
b0 ^
b0 o
b0 ,"
0C
0B
1Y
b0 s
b0 S
b0 z
b0 l"
1R
b0 U
b0 w
b0 j"
b111 V
b111 v
b111 i"
b111000000000000000000000 $"
b111 ?"
b0 ="
b0 >"
b100000 Q"
b0 I
b0 j
b0 f"
b1000000000000000 b"
b111000000000000000000000 0"
b111000000000000000000000 8"
b11100 *
b11100 4
b11100 J
b11100 S"
b11100 P"
1%
#115
0%
#120
b101011000011101000000000000000 P
b101011000011101000000000000000 %"
b101011000011101000000000000000 R"
b101011000011101000000000000000 ,
b101011000011101000000000000000 <
b101011000011101000000000000000 @
b101011000011101000000000000000 I"
b10000000000000000000000000000000 S
b10000000000000000000000000000000 z
b10000000000000000000000000000000 l"
b11111111111111111000000000000000 L"
b1000000000000000 J"
b1000000000000000 X
b1000000000000000 c
b1000000000000000 H"
b1000000000000000 M
b1000000000000000 k
b1000000000000000 2"
1C
b1 ^
b1 o
b1 ,"
b1 D
b1 g
b1 5"
1R
b111 V
b111 v
b111 i"
b1 #"
b1 +"
b100 !"
b1000000000000000 &"
b111 N
b111 m
b111 1"
1F
1E
1Y
b100100 Q"
b10111000001000000000000000 $"
b1000000000000000 >"
b100000 *
b100000 4
b100000 J
b100000 S"
b100000 P"
b10111000001000000000000000 0"
b10111000001000000000000000 8"
1%
#125
0%
#130
b11111111111111111010101010101010 M"
b1010101010101010 K"
b1001000001010101010101010 P
b1001000001010101010101010 %"
b1001000001010101010101010 R"
b1001000001010101010101010 ,
b1001000001010101010101010 <
b1001000001010101010101010 @
b1001000001010101010101010 I"
b1000000000000000 s
b10000000000000000000000000000000 H
b10000000000000000000000000000000 i
b10000000000000000000000000000000 g"
b111 U
b111 w
b111 j"
b111 L
b111 f
b111 3"
1B
b101 D
b101 g
b101 5"
1~
b101 #"
b101 +"
b1000 *"
b1000 )"
b111 ""
b11111111111111111000000000000000 L"
b1000000000000000 J"
b1000000000000000 X
b1000000000000000 c
b1000000000000000 H"
b1000000000000000 M
b1000000000000000 k
b1000000000000000 2"
b1000 N
b1000 m
b1000 1"
1F
1E
b101 ^
b101 o
b101 ,"
1C
1Y
b10000000000000001000000000000000 S
b10000000000000001000000000000000 z
b10000000000000001000000000000000 l"
1R
b1000 V
b1000 v
b1000 i"
b101011000011101000000000000000 $"
b1000 ?"
b111 ="
b101000 Q"
b0 I
b0 j
b0 f"
b10000000000000000000000000000000 c"
b101011000011101000000000000000 0"
b101011000011101000000000000000 8"
b100100 *
b100100 4
b100100 J
b100100 S"
b100100 P"
1%
#135
0%
#140
b11001000001010101010101010 P
b11001000001010101010101010 %"
b11001000001010101010101010 R"
b11001000001010101010101010 ,
b11001000001010101010101010 <
b11001000001010101010101010 @
b11001000001010101010101010 I"
b0 D
b0 g
b0 5"
0~
b0 #"
b0 +"
b1001 *"
b1001 )"
b0 ""
b101 !"
b1010101010101010 &"
b11111111111111111010101010101010 L"
b1010101010101010 J"
b1010101010101010 X
b1010101010101010 c
b1010101010101010 H"
b1010101010101010 M
b1010101010101010 k
b1010101010101010 2"
b0 L
b0 f
b0 3"
b1001 N
b1001 m
b1001 1"
1F
1E
b0 ^
b0 o
b0 ,"
0C
0B
1Y
b101100 Q"
b1001000001010101010101010 $"
b1001 ?"
b0 ="
b1010101010101010 >"
b0 s
b11111111111111111010101010101010 S
b11111111111111111010101010101010 z
b11111111111111111010101010101010 l"
1R
b0 H
b0 i
b0 g"
b0 U
b0 w
b0 j"
b1001 V
b1001 v
b1001 i"
b101000 *
b101000 4
b101000 J
b101000 S"
b101000 P"
b1001000001010101010101010 0"
b1001000001010101010101010 8"
b0 I
b0 j
b0 f"
b10000000000000001000000000000000 d"
1%
#145
0%
#150
b101010101010101 M"
b101010101010101 K"
b101011010100100101010101010101 P
b101011010100100101010101010101 %"
b101011010100100101010101010101 R"
b101011010100100101010101010101 ,
b101011010100100101010101010101 <
b101011010100100101010101010101 @
b101011010100100101010101010101 I"
1C
b1 ^
b1 o
b1 ,"
b1 D
b1 g
b1 5"
b1 #"
b1 +"
b11111111111111111010101010101010 L"
b1010101010101010 J"
b1010101010101010 X
b1010101010101010 c
b1010101010101010 H"
b1010101010101010 M
b1010101010101010 k
b1010101010101010 2"
b1001 N
b1001 m
b1001 1"
1F
1E
1Y
b10101010101010101010101010101010 S
b10101010101010101010101010101010 z
b10101010101010101010101010101010 l"
1R
b1001 V
b1001 v
b1001 i"
b11001000001010101010101010 $"
b110000 Q"
b11111111111111111010101010101010 I
b11111111111111111010101010101010 j
b11111111111111111010101010101010 f"
b11111111111111111010101010101010 e"
b11001000001010101010101010 0"
b11001000001010101010101010 8"
b101100 *
b101100 4
b101100 J
b101100 S"
b101100 P"
1%
#155
0%
#160
b0 M"
b0 K"
b1011000000000000000000000 P
b1011000000000000000000000 %"
b1011000000000000000000000 R"
b1011000000000000000000000 ,
b1011000000000000000000000 <
b1011000000000000000000000 @
b1011000000000000000000000 I"
b101010101010101 s
b10101010101010101010101010101010 H
b10101010101010101010101010101010 i
b10101010101010101010101010101010 g"
b1001 U
b1001 w
b1001 j"
b1001 L
b1001 f
b1001 3"
1B
b101 D
b101 g
b101 5"
1~
b101 #"
b101 +"
b1010 *"
b1010 )"
b1001 ""
b10 !"
b101010101010101 &"
b101010101010101 L"
b101010101010101 J"
b101010101010101 X
b101010101010101 c
b101010101010101 H"
b101010101010101 M
b101010101010101 k
b101010101010101 2"
b1010 N
b1010 m
b1010 1"
1F
1E
b101 ^
b101 o
b101 ,"
1C
1Y
b110100 Q"
b101011010100100101010101010101 $"
b1010 ?"
b1001 ="
b101010101010101 >"
b10101010101010101111111111111111 S
b10101010101010101111111111111111 z
b10101010101010101111111111111111 l"
1R
b1010 V
b1010 v
b1010 i"
b110000 *
b110000 4
b110000 J
b110000 S"
b110000 P"
b101011010100100101010101010101 0"
b101011010100100101010101010101 8"
b0 I
b0 j
b0 f"
b10101010101010101010101010101010 e"
1%
#165
0%
#170
b11111111111111111111111111111111 M"
b1111111111111111 K"
b101011100101101111111111111111 P
b101011100101101111111111111111 %"
b101011100101101111111111111111 R"
b101011100101101111111111111111 ,
b101011100101101111111111111111 <
b101011100101101111111111111111 @
b101011100101101111111111111111 I"
b0 D
b0 g
b0 5"
0~
b0 #"
b0 +"
b1011 *"
b1011 )"
b0 ""
b0 !"
b0 &"
b0 L"
b0 J"
b0 X
b0 c
b0 H"
b0 M
b0 k
b0 2"
b0 L
b0 f
b0 3"
b1011 N
b1011 m
b1011 1"
1F
1E
b0 ^
b0 o
b0 ,"
0C
0B
1Y
b0 s
b0 S
b0 z
b0 l"
1R
b0 H
b0 i
b0 g"
b0 U
b0 w
b0 j"
b1011 V
b1011 v
b1011 i"
b1011000000000000000000000 $"
b1011 ?"
b0 ="
b0 >"
b111000 Q"
b0 I
b0 j
b0 f"
b10101010101010101111111111111111 X"
b1011000000000000000000000 0"
b1011000000000000000000000 8"
b110100 *
b110100 4
b110100 J
b110100 S"
b110100 P"
1%
#175
0%
#180
b0 M"
b0 K"
b11010000000000000000000000000000 P
b11010000000000000000000000000000 %"
b11010000000000000000000000000000 R"
b11010000000000000000000000000000 ,
b11010000000000000000000000000000 <
b11010000000000000000000000000000 @
b11010000000000000000000000000000 I"
b1111111111111111 S
b1111111111111111 z
b1111111111111111 l"
b1111111111111111 s
b1011 U
b1011 w
b1011 j"
b1011 L
b1011 f
b1011 3"
b11111111111111111111111111111111 L"
b1111111111111111 J"
b1111111111111111 X
b1111111111111111 c
b1111111111111111 H"
b1111111111111111 M
b1111111111111111 k
b1111111111111111 2"
1C
1B
b101 ^
b101 o
b101 ,"
b101 D
b101 g
b101 5"
1R
b1100 V
b1100 v
b1100 i"
1~
b101 #"
b101 +"
b1100 *"
b1100 )"
b1011 ""
b111 !"
b1111111111111111 &"
b1100 N
b1100 m
b1100 1"
1F
1E
1Y
b111100 Q"
b101011100101101111111111111111 $"
b1100 ?"
b1011 ="
b1111111111111111 >"
b111000 *
b111000 4
b111000 J
b111000 S"
b111000 P"
b101011100101101111111111111111 0"
b101011100101101111111111111111 8"
1%
#185
0%
#190
bx M"
bx K"
bx P
bx %"
bx R"
bx ,
bx <
bx @
bx I"
1]
b1000 D
b1000 g
b1000 5"
b11 Q
b11 l
b11 ."
b0 :
b0 9
b0 8
b0 7
b10000000000000000 >
b10000000000000000000000000000011 =
b11 ("
0~
b1000 #"
b0 +"
b0 *"
b0 )"
b0 ""
b0 !"
b0 &"
1"
1-
b0 L"
b0 J"
b0 X
b0 c
b0 H"
b0 M
b0 k
b0 2"
b0 L
b0 f
b0 3"
b0 N
b0 m
b0 1"
1F
0E
b0 ^
b0 o
b0 ,"
0C
0B
0Y
b0 s
b0 S
b0 z
b0 l"
0R
b0 U
b0 w
b0 j"
b0 V
b0 v
b0 i"
b11010000000000000000000000000000 $"
b0 ?"
b0 ="
b0 >"
b1000000 Q"
b0 I
b0 j
b0 f"
b1111111111111111 Z"
b11010000000000000000000000000000 0"
b11010000000000000000000000000000 8"
b111100 *
b111100 4
b111100 J
b111100 S"
b111100 P"
1%
#195
0%
#200
bx L"
bx J"
bx X
bx c
bx H"
bx M
bx k
bx 2"
xC
xB
bx ^
bx o
bx ,"
bx D
bx g
bx 5"
bx Q
bx l
bx ."
bx ("
x~
bx #"
bx +"
bx *"
bx )"
bx ""
bx !"
bx &"
x"
x-
0F
0]
x9"
x:"
b1000100 Q"
bx $"
x<"
x;"
bx ?"
bx ="
bx >"
b1000000 *
b1000000 4
b1000000 J
b1000000 S"
b1000000 P"
bx 0"
bx 8"
1%
#205
0%
#210
b1001000 Q"
b1000100 *
b1000100 4
b1000100 J
b1000100 S"
b1000100 P"
1%
#215
0%
#220
b1001100 Q"
b1001000 *
b1001000 4
b1001000 J
b1001000 S"
b1001000 P"
1%
#225
0%
#230
b1010000 Q"
b1001100 *
b1001100 4
b1001100 J
b1001100 S"
b1001100 P"
1%
#235
0%
#240
b1010100 Q"
b1010000 *
b1010000 4
b1010000 J
b1010000 S"
b1010000 P"
1%
#245
0%
#250
b1011000 Q"
b1010100 *
b1010100 4
b1010100 J
b1010100 S"
b1010100 P"
1%
#255
0%
#260
b1011100 Q"
b1011000 *
b1011000 4
b1011000 J
b1011000 S"
b1011000 P"
1%
#265
0%
#270
b1100000 Q"
b1011100 *
b1011100 4
b1011100 J
b1011100 S"
b1011100 P"
1%
#275
0%
#280
b1100100 Q"
b1100000 *
b1100000 4
b1100000 J
b1100000 S"
b1100000 P"
1%
#285
0%
#290
b1101000 Q"
b1100100 *
b1100100 4
b1100100 J
b1100100 S"
b1100100 P"
1%
#295
0%
#300
b1101100 Q"
b1101000 *
b1101000 4
b1101000 J
b1101000 S"
b1101000 P"
1%
#305
0%
#310
b1110000 Q"
b1101100 *
b1101100 4
b1101100 J
b1101100 S"
b1101100 P"
1%
#315
0%
#320
b1110100 Q"
b1110000 *
b1110000 4
b1110000 J
b1110000 S"
b1110000 P"
1%
#325
0%
#330
b1111000 Q"
b1110100 *
b1110100 4
b1110100 J
b1110100 S"
b1110100 P"
1%
