Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 13:32:32
gem5 executing on mnemosyne.ecn.purdue.edu, pid 24224
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb67eb8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb6bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb78f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb81f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb8af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb13f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb1df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb26f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb2ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb37f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb41f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb49f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaead2f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeadbf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeae4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeaeef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeaf7f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb00f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeb09f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea93f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea9bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeaa5f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeaadf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeab6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeac0f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaeac9f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea52f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea5af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea64f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea6df28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea78f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea80f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea8af28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea12f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea1bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea24f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea2cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea36f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea3ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea48f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea50f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9daf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9e3f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9edf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9f6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea00f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea09f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadaea11f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae99cf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9a4f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9aef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9b6f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9bff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae9c8f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae952f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae95bf28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae964f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae96ef28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae976f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae97ff28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae987f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae990f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae919f28>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fadae922f28>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae92bc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae9336a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae93d128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae93db70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae9455f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae94f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae94fac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8d7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8d7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8dfa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8e94a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8e9ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8f1978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8fb400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8fbe48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae9048d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae90c358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae90cda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae896828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae89f2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae89fcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8a8780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8b2208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8b2c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8ba6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8c4160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8c4ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8cc630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8550b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae855b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae85f588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae85ffd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae867a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8714e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae871f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae87a9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae880438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae880e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae88b908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae814390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae814dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae81d860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8272e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae827d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae82e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae838240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae838c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae841710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae849198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae849be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7d3668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7db0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7dbb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7e35c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7ee048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7eea90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7f6518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae7f6f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae8009e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae80a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae80aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae792940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae79b3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fadae79be10>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7a3780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7a39b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7a3be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7a3e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7af080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7af2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7af4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7af710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7af940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7afb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7afda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7affd0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b9240>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b9470>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b96a0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b98d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b9b00>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b9d30>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7b9f60>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c51d0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c5400>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c5630>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c5860>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c5a90>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c5cc0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7c5ef0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7d1160>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7d1390>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7d15c0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7d17f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7d1a20>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fadae7d1c50>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fadae736630>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fadae736c50>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_facesim
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/facesim/cpt.651008916637500
Real time: 196.40s
Total real time: 196.40s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/facesim/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123221000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123855979.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 651011123855979 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011123855979  simulated seconds
Real time: 0.90s
Total real time: 197.31s
Dumping and resetting stats...
Switched CPUS @ tick 651011123855979
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 651011123856768.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 651011130921211 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  651.011130921211  simulated seconds
Real time: 11.16s
Total real time: 214.91s
Dumping and resetting stats...
Done with simulation! Completely exiting...
