#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul  4 09:37:16 2024
# Process ID: 53742
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :800.000 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :22476 MB
#-----------------------------------------------------------
start_gui
create_project lab4 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4 -part xc7a35tcpg236-1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v
update_compile_order -fileset sources_1
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/Next_state.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/Next_state.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v] -no_script -reset -force -quiet
remove_files  /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/Next_state.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/Next_state.v
close_design
add_files -norecurse /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/Next_State.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/next_state_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/next_state_tb.v
update_compile_order -fileset sim_1
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
update_compile_order -fileset sim_1
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
close_design
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
launch_simulation
source next_state_tb.tcl
close_sim
launch_simulation
source next_state_tb.tcl
close_sim
launch_simulation
source next_state_tb.tcl
close_sim
refresh_design
launch_simulation
source next_state_tb.tcl
close_sim
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output.v] -no_script -reset -force -quiet
remove_files  /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output.v
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/output_logic.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/output_logic_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/output_logic_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top output_logic [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top output_logic_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -top output_logic -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source output_logic_tb.tcl
close_sim
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/clk_div.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/clk_div_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/clk_div_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clk_div [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top clk_div_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -top clk_div -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source clk_div_tb.tcl
close_sim
launch_simulation
source clk_div_tb.tcl
close_sim
launch_simulation
source clk_div_tb.tcl
close_sim
launch_simulation
source clk_div_tb.tcl
close_sim
synth_design -top clk_div -part xc7a35tcpg236-1 -lint 
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source clk_div_tb.tcl
close_sim
synth_design -top clk_div -part xc7a35tcpg236-1 -lint 
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source clk_div_tb.tcl
close_sim
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/vsrc/top.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/sim/top_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
synth_design -top clk_div -part xc7a35tcpg236-1 -lint 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
close_sim
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -top top -part xc7a35tcpg236-1 -lint 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Next_State [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
synth_design -top Next_State -part xc7a35tcpg236-1 -lint 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
close_sim
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
close_sim
refresh_design
close_design
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
close_sim
close_design
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/lab4.srcs/constrs_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/constr/top_constr.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source top_tb.tcl
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_sim
