//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z11mvt_kernel2iPfS_S_

.visible .entry _Z11mvt_kernel2iPfS_S_(
	.param .u32 _Z11mvt_kernel2iPfS_S__param_0,
	.param .u64 _Z11mvt_kernel2iPfS_S__param_1,
	.param .u64 _Z11mvt_kernel2iPfS_S__param_2,
	.param .u64 _Z11mvt_kernel2iPfS_S__param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<28>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<13>;


	ld.param.u64 	%rd4, [_Z11mvt_kernel2iPfS_S__param_1];
	ld.param.u64 	%rd5, [_Z11mvt_kernel2iPfS_S__param_2];
	ld.param.u64 	%rd6, [_Z11mvt_kernel2iPfS_S__param_3];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r4, %r5, %r6;
	setp.gt.s32	%p1, %r1, 4095;
	@%p1 bra 	BB0_3;

	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd4;
	cvta.to.global.u64 	%rd7, %rd5;
	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd3, %rd7, %rd8;
	ld.global.f32 	%f27, [%rd3];
	mov.u32 	%r10, 0;

BB0_2:
	shl.b32 	%r8, %r10, 12;
	add.s32 	%r9, %r8, %r1;
	mul.wide.s32 	%rd9, %r9, 4;
	add.s64 	%rd10, %rd2, %rd9;
	mul.wide.s32 	%rd11, %r10, 4;
	add.s64 	%rd12, %rd1, %rd11;
	ld.global.f32 	%f4, [%rd12];
	ld.global.f32 	%f5, [%rd10];
	fma.rn.f32 	%f6, %f5, %f4, %f27;
	st.global.f32 	[%rd3], %f6;
	ld.global.f32 	%f7, [%rd12+4];
	ld.global.f32 	%f8, [%rd10+16384];
	fma.rn.f32 	%f9, %f8, %f7, %f6;
	st.global.f32 	[%rd3], %f9;
	ld.global.f32 	%f10, [%rd12+8];
	ld.global.f32 	%f11, [%rd10+32768];
	fma.rn.f32 	%f12, %f11, %f10, %f9;
	st.global.f32 	[%rd3], %f12;
	ld.global.f32 	%f13, [%rd12+12];
	ld.global.f32 	%f14, [%rd10+49152];
	fma.rn.f32 	%f15, %f14, %f13, %f12;
	st.global.f32 	[%rd3], %f15;
	ld.global.f32 	%f16, [%rd12+16];
	ld.global.f32 	%f17, [%rd10+65536];
	fma.rn.f32 	%f18, %f17, %f16, %f15;
	st.global.f32 	[%rd3], %f18;
	ld.global.f32 	%f19, [%rd12+20];
	ld.global.f32 	%f20, [%rd10+81920];
	fma.rn.f32 	%f21, %f20, %f19, %f18;
	st.global.f32 	[%rd3], %f21;
	ld.global.f32 	%f22, [%rd12+24];
	ld.global.f32 	%f23, [%rd10+98304];
	fma.rn.f32 	%f24, %f23, %f22, %f21;
	st.global.f32 	[%rd3], %f24;
	ld.global.f32 	%f25, [%rd12+28];
	ld.global.f32 	%f26, [%rd10+114688];
	fma.rn.f32 	%f27, %f26, %f25, %f24;
	st.global.f32 	[%rd3], %f27;
	add.s32 	%r10, %r10, 8;
	setp.ne.s32	%p2, %r10, 4096;
	@%p2 bra 	BB0_2;

BB0_3:
	ret;
}


