// Seed: 3200834959
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11,
    output wor id_12,
    output tri1 id_13,
    output supply1 id_14,
    input supply0 id_15,
    input tri0 id_16
    , id_37,
    output wand id_17,
    input wire id_18,
    output tri1 id_19,
    input wire id_20,
    input tri1 id_21
    , id_38,
    input supply0 id_22,
    input tri0 id_23,
    output supply0 id_24,
    output uwire id_25,
    input wire id_26,
    output tri1 id_27,
    input wand id_28,
    input tri id_29,
    input wand id_30,
    output supply0 id_31,
    output uwire id_32,
    input uwire id_33,
    input uwire id_34,
    input wire id_35
);
  uwire id_39 = id_9;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wire id_5,
    output wand id_6,
    output supply0 id_7,
    input tri0 id_8,
    output uwire id_9,
    output tri0 id_10,
    input wand id_11,
    output tri id_12
);
  assign id_10 = 1;
  module_0(
      id_11,
      id_7,
      id_6,
      id_7,
      id_11,
      id_8,
      id_4,
      id_1,
      id_11,
      id_8,
      id_1,
      id_0,
      id_6,
      id_7,
      id_6,
      id_0,
      id_1,
      id_9,
      id_11,
      id_7,
      id_11,
      id_1,
      id_0,
      id_1,
      id_9,
      id_7,
      id_3,
      id_9,
      id_0,
      id_4,
      id_4,
      id_7,
      id_6,
      id_8,
      id_8,
      id_8
  );
endmodule
