--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk50" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3263 paths analyzed, 622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.077ns.
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (SLICE_X3Y35.BY), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RD_CLK_DELAY_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.510ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_CLK_DELAY_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.YQ       Tcko                  0.567   rd_clk_1
                                                       RD_CLK_DELAY_1
    SLICE_X2Y16.G4       net (fanout=2)        0.429   rd_clk_1
    SLICE_X2Y16.Y        Tilo                  0.660   ila/U0/iTRIG_IN<56>
                                                       fifo_rd_en1
    SLICE_X3Y35.G2       net (fanout=4)        0.875   fifo_rd_en
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X3Y35.F4       net (fanout=12)       0.057   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X3Y35.X        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or00001
    SLICE_X3Y35.BY       net (fanout=1)        0.384   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X3Y35.CLK      Tdick                 0.314   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (2.765ns logic, 1.745ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RD_CLK_DELAY_2 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_CLK_DELAY_2 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y17.YQ       Tcko                  0.511   wr_en
                                                       RD_CLK_DELAY_2
    SLICE_X2Y16.G1       net (fanout=1)        0.400   rd_clk_2
    SLICE_X2Y16.Y        Tilo                  0.660   ila/U0/iTRIG_IN<56>
                                                       fifo_rd_en1
    SLICE_X3Y35.G2       net (fanout=4)        0.875   fifo_rd_en
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X3Y35.F4       net (fanout=12)       0.057   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X3Y35.X        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or00001
    SLICE_X3Y35.BY       net (fanout=1)        0.384   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X3Y35.CLK      Tdick                 0.314   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (2.709ns logic, 1.716ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.009 - 0.016)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.XQ       Tcko                  0.515   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_5
    SLICE_X5Y42.F1       net (fanout=4)        1.159   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<5>
    SLICE_X5Y42.COUT     Topcyf                1.011   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<2>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_2_and00001
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[2].gms.ms
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[3].gms.ms
    SLICE_X5Y43.CIN      net (fanout=1)        0.000   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet<3>
    SLICE_X5Y43.XB       Tcinxb                0.352   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<9>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms
    SLICE_X3Y35.F2       net (fanout=1)        0.829   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0
    SLICE_X3Y35.X        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or00001
    SLICE_X3Y35.BY       net (fanout=1)        0.384   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_or0000
    SLICE_X3Y35.CLK      Tdick                 0.314   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (2.804ns logic, 2.372ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (SLICE_X1Y40.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RD_CLK_DELAY_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_CLK_DELAY_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.YQ       Tcko                  0.567   rd_clk_1
                                                       RD_CLK_DELAY_1
    SLICE_X2Y16.G4       net (fanout=2)        0.429   rd_clk_1
    SLICE_X2Y16.Y        Tilo                  0.660   ila/U0/iTRIG_IN<56>
                                                       fifo_rd_en1
    SLICE_X3Y35.G2       net (fanout=4)        0.875   fifo_rd_en
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X1Y40.CE       net (fanout=12)       0.851   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X1Y40.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (2.322ns logic, 2.155ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RD_CLK_DELAY_2 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_CLK_DELAY_2 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y17.YQ       Tcko                  0.511   wr_en
                                                       RD_CLK_DELAY_2
    SLICE_X2Y16.G1       net (fanout=1)        0.400   rd_clk_2
    SLICE_X2Y16.Y        Tilo                  0.660   ila/U0/iTRIG_IN<56>
                                                       fifo_rd_en1
    SLICE_X3Y35.G2       net (fanout=4)        0.875   fifo_rd_en
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X1Y40.CE       net (fanout=12)       0.851   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X1Y40.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (2.266ns logic, 2.126ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.YQ       Tcko                  0.511   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y35.G4       net (fanout=2)        0.368   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X1Y40.CE       net (fanout=12)       0.851   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X1Y40.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (1.606ns logic, 1.219ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 (SLICE_X1Y40.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RD_CLK_DELAY_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_CLK_DELAY_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.YQ       Tcko                  0.567   rd_clk_1
                                                       RD_CLK_DELAY_1
    SLICE_X2Y16.G4       net (fanout=2)        0.429   rd_clk_1
    SLICE_X2Y16.Y        Tilo                  0.660   ila/U0/iTRIG_IN<56>
                                                       fifo_rd_en1
    SLICE_X3Y35.G2       net (fanout=4)        0.875   fifo_rd_en
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X1Y40.CE       net (fanout=12)       0.851   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X1Y40.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (2.322ns logic, 2.155ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RD_CLK_DELAY_2 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.392ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 falling at 10.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: RD_CLK_DELAY_2 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y17.YQ       Tcko                  0.511   wr_en
                                                       RD_CLK_DELAY_2
    SLICE_X2Y16.G1       net (fanout=1)        0.400   rd_clk_2
    SLICE_X2Y16.Y        Tilo                  0.660   ila/U0/iTRIG_IN<56>
                                                       fifo_rd_en1
    SLICE_X3Y35.G2       net (fanout=4)        0.875   fifo_rd_en
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X1Y40.CE       net (fanout=12)       0.851   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X1Y40.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (2.266ns logic, 2.126ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.825ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.YQ       Tcko                  0.511   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y35.G4       net (fanout=2)        0.368   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y35.Y        Tilo                  0.612   RD_EMPTY_OBUF
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X1Y40.CE       net (fanout=12)       0.851   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X1Y40.CLK      Tceck                 0.483   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (1.606ns logic, 1.219ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X3Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.XQ       Tcko                  0.412   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X3Y38.BX       net (fanout=1)        0.310   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
    SLICE_X3Y38.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.492ns logic, 0.310ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X1Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y23.YQ       Tcko                  0.409   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X1Y23.BX       net (fanout=1)        0.317   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X1Y23.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (SLICE_X3Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y32.XQ       Tcko                  0.412   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X3Y32.BX       net (fanout=1)        0.317   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<6>
    SLICE_X3Y32.CLK      Tckdi       (-Th)    -0.080   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<6>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk50" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 17.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKB
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B/CLKB
  Location pin: RAMB16_X0Y3.CLKB
  Clock network: clk50
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4244 paths analyzed, 1312 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Paths for end point tube4B7/cntr_0 (SLICE_X17Y15.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_3 (FF)
  Destination:          tube4B7/cntr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_3 to tube4B7/cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.YQ      Tcko                  0.511   tube4B7/cntr<2>
                                                       tube4B7/cntr_3
    SLICE_X17Y12.F1      net (fanout=3)        0.739   tube4B7/cntr<3>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y15.CE      net (fanout=4)        0.981   tube4B7/cntr_and0000
    SLICE_X17Y15.CLK     Tceck                 0.483   tube4B7/cntr<0>
                                                       tube4B7/cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (2.266ns logic, 2.525ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_2 (FF)
  Destination:          tube4B7/cntr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_2 to tube4B7/cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.XQ      Tcko                  0.514   tube4B7/cntr<2>
                                                       tube4B7/cntr_2
    SLICE_X17Y12.F2      net (fanout=3)        0.644   tube4B7/cntr<2>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y15.CE      net (fanout=4)        0.981   tube4B7/cntr_and0000
    SLICE_X17Y15.CLK     Tceck                 0.483   tube4B7/cntr<0>
                                                       tube4B7/cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (2.269ns logic, 2.430ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_0 (FF)
  Destination:          tube4B7/cntr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_0 to tube4B7/cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.XQ      Tcko                  0.514   tube4B7/cntr<0>
                                                       tube4B7/cntr_0
    SLICE_X17Y12.F4      net (fanout=3)        0.595   tube4B7/cntr<0>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y15.CE      net (fanout=4)        0.981   tube4B7/cntr_and0000
    SLICE_X17Y15.CLK     Tceck                 0.483   tube4B7/cntr<0>
                                                       tube4B7/cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (2.269ns logic, 2.381ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point tube4B7/cntr_1 (SLICE_X17Y15.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_3 (FF)
  Destination:          tube4B7/cntr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_3 to tube4B7/cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.YQ      Tcko                  0.511   tube4B7/cntr<2>
                                                       tube4B7/cntr_3
    SLICE_X17Y12.F1      net (fanout=3)        0.739   tube4B7/cntr<3>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y15.CE      net (fanout=4)        0.981   tube4B7/cntr_and0000
    SLICE_X17Y15.CLK     Tceck                 0.483   tube4B7/cntr<0>
                                                       tube4B7/cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (2.266ns logic, 2.525ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_2 (FF)
  Destination:          tube4B7/cntr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.002 - 0.003)
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_2 to tube4B7/cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.XQ      Tcko                  0.514   tube4B7/cntr<2>
                                                       tube4B7/cntr_2
    SLICE_X17Y12.F2      net (fanout=3)        0.644   tube4B7/cntr<2>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y15.CE      net (fanout=4)        0.981   tube4B7/cntr_and0000
    SLICE_X17Y15.CLK     Tceck                 0.483   tube4B7/cntr<0>
                                                       tube4B7/cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.699ns (2.269ns logic, 2.430ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_0 (FF)
  Destination:          tube4B7/cntr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_0 to tube4B7/cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.XQ      Tcko                  0.514   tube4B7/cntr<0>
                                                       tube4B7/cntr_0
    SLICE_X17Y12.F4      net (fanout=3)        0.595   tube4B7/cntr<0>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y15.CE      net (fanout=4)        0.981   tube4B7/cntr_and0000
    SLICE_X17Y15.CLK     Tceck                 0.483   tube4B7/cntr<0>
                                                       tube4B7/cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (2.269ns logic, 2.381ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point tube4B7/cntr_6 (SLICE_X17Y18.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_3 (FF)
  Destination:          tube4B7/cntr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_3 to tube4B7/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.YQ      Tcko                  0.511   tube4B7/cntr<2>
                                                       tube4B7/cntr_3
    SLICE_X17Y12.F1      net (fanout=3)        0.739   tube4B7/cntr<3>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y18.CE      net (fanout=4)        0.982   tube4B7/cntr_and0000
    SLICE_X17Y18.CLK     Tceck                 0.483   tube4B7/cntr<6>
                                                       tube4B7/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (2.266ns logic, 2.526ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_2 (FF)
  Destination:          tube4B7/cntr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_2 to tube4B7/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y16.XQ      Tcko                  0.514   tube4B7/cntr<2>
                                                       tube4B7/cntr_2
    SLICE_X17Y12.F2      net (fanout=3)        0.644   tube4B7/cntr<2>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y18.CE      net (fanout=4)        0.982   tube4B7/cntr_and0000
    SLICE_X17Y18.CLK     Tceck                 0.483   tube4B7/cntr<6>
                                                       tube4B7/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (2.269ns logic, 2.431ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B7/cntr_0 (FF)
  Destination:          tube4B7/cntr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.651ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         tube3A0/tubeclk rising at 0.000ns
  Destination Clock:    tube3A0/tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B7/cntr_0 to tube4B7/cntr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y15.XQ      Tcko                  0.514   tube4B7/cntr<0>
                                                       tube4B7/cntr_0
    SLICE_X17Y12.F4      net (fanout=3)        0.595   tube4B7/cntr<0>
    SLICE_X17Y12.X       Tilo                  0.612   ila/U0/iTRIG_IN<20>
                                                       tube4B7/cntr_and000025
    SLICE_X16Y19.F4      net (fanout=1)        0.805   tube4B7/cntr_and000025
    SLICE_X16Y19.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/din_dly1<62>
                                                       tube4B7/cntr_and000040
    SLICE_X17Y18.CE      net (fanout=4)        0.982   tube4B7/cntr_and0000
    SLICE_X17Y18.CLK     Tceck                 0.483   tube4B7/cntr<6>
                                                       tube4B7/cntr_6
    -------------------------------------------------  ---------------------------
    Total                                      4.651ns (2.269ns logic, 2.382ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAMB16_X0Y0.DIB16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    clk100_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.XQ        Tcko                  0.412   ila/U0/I_NO_D.U_ILA/iDATA<49>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF
    RAMB16_X0Y0.DIB16    net (fanout=1)        0.231   ila/U0/I_NO_D.U_ILA/iDATA<49>
    RAMB16_X0Y0.CLKB     Tbckd       (-Th)     0.110   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.302ns logic, 0.231ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    clk100_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[6].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.XQ      Tcko                  0.411   ila/U0/iTRIG_IN<6>
                                                       ila/U0/I_TQ0.G_TW[6].U_TQ
    SLICE_X14Y10.BX      net (fanout=2)        0.333   ila/U0/iTRIG_IN<6>
    SLICE_X14Y10.CLK     Tdh         (-Th)     0.130   ila/U0/I_NO_D.U_ILA/iDATA<6>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.281ns logic, 0.333ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X10Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_TQ0.G_TW[4].U_TQ (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         clk100_IBUFG rising at 10.000ns
  Destination Clock:    clk100_IBUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_TQ0.G_TW[4].U_TQ to ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y2.YQ       Tcko                  0.409   ila/U0/iTRIG_IN<4>
                                                       ila/U0/I_TQ0.G_TW[4].U_TQ
    SLICE_X10Y0.BX       net (fanout=2)        0.350   ila/U0/iTRIG_IN<4>
    SLICE_X10Y0.CLK      Tdh         (-Th)     0.130   ila/U0/I_NO_D.U_ILA/iDATA<4>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.279ns logic, 0.350ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.998ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: dcm_clk100/CLK2X
  Logical resource: dcm_clk100/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: clk100_fb
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_clk100/CLKIN
  Logical resource: dcm_clk100/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk100_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk501" derived from  NET 
"clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS and duty 
cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.454ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clk501" derived from
 NET "clk100_IBUFG1" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.546ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: dcm_clk100/CLKDV
  Logical resource: dcm_clk100/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clk501
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.357ns.
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X30Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.YQ      Tcko                  0.567   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y42.BY      net (fanout=8)        0.457   icon/U0/U_ICON/iDATA_CMD
    SLICE_X30Y42.CLK     Tdick                 0.333   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.900ns logic, 0.457ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon/U0/U_ICON/U_iDATA_CMD (SLICE_X30Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon/U0/iUPDATE_OUT rising
  Destination Clock:    icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.YQ      Tcko                  0.454   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y42.BY      net (fanout=8)        0.365   icon/U0/U_ICON/iDATA_CMD
    SLICE_X30Y42.CLK     Tckdi       (-Th)    -0.132   icon/U0/U_ICON/iDATA_CMD
                                                       icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.586ns logic, 0.365ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X12Y43.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.024ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.024ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcklo                 0.646   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y36.F1      net (fanout=1)        0.863   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y36.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X12Y38.G1      net (fanout=2)        0.365   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y38.X       Tif5x                 1.000   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y40.G1      net (fanout=1)        0.358   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y40.X       Tif5x                 1.000   ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X12Y43.F1      net (fanout=1)        0.356   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X12Y43.CLK     Tfck                  0.776   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (4.082ns logic, 1.942ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y37.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.097ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcklo                 0.646   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y36.F1      net (fanout=1)        0.863   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y36.X       Tilo                  0.660   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X13Y37.BY      net (fanout=2)        0.614   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X13Y37.CLK     Tdick                 0.314   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.620ns logic, 1.477ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X12Y36.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.285ns (data path - clock path skew + uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.285ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcklo                 0.646   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y36.F1      net (fanout=1)        0.863   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y36.CLK     Tfck                  0.776   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (1.422ns logic, 0.863ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X12Y36.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.694ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcklo                 0.517   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y36.F1      net (fanout=1)        0.690   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y36.CLK     Tckf        (-Th)    -0.487   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.694ns (1.004ns logic, 0.690ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X13Y37.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.343ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcklo                 0.517   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y36.F1      net (fanout=1)        0.690   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y36.X       Tilo                  0.528   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X13Y37.BY      net (fanout=2)        0.491   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X13Y37.CLK     Tckdi       (-Th)    -0.117   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (1.162ns logic, 1.181ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X12Y43.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.685ns (datapath - clock path skew - uncertainty)
  Source:               ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.685ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ila_control<13> falling
  Destination Clock:    ila_control<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.YQ      Tcklo                 0.517   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X12Y36.F1      net (fanout=1)        0.690   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X12Y36.X       Tilo                  0.528   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X12Y38.G1      net (fanout=2)        0.292   ila/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X12Y38.X       Tif5x                 0.800   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y40.G1      net (fanout=1)        0.287   ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X12Y40.X       Tif5x                 0.800   ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X12Y43.F1      net (fanout=1)        0.284   ila/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X12Y43.CLK     Tckf        (-Th)    -0.487   ila/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       ila/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (3.132ns logic, 1.553ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X18Y35.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.273ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.273ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.XQ      Tcko                  0.515   icon/U0/U_ICON/U_CMD/iTARGET<10>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X19Y34.F2      net (fanout=9)        0.979   icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X19Y34.X       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X21Y35.G2      net (fanout=1)        0.310   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X21Y35.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y35.CLK     net (fanout=4)        1.245   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (1.739ns logic, 2.534ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.235ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.YQ      Tcko                  0.567   icon/U0/U_ICON/U_CMD/iTARGET<10>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X18Y32.G3      net (fanout=3)        0.663   icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X18Y32.Y       Tilo                  0.660   icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X21Y35.G1      net (fanout=8)        0.488   icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X21Y35.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y35.CLK     net (fanout=4)        1.245   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.839ns logic, 2.396ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.014ns (data path)
  Source:               icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.014ns (Levels of Logic = 2)
  Source Clock:         ila_control<0> rising

  Maximum Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.YQ      Tcko                  0.567   icon/U0/U_ICON/U_CMD/iTARGET<8>
                                                       icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X19Y34.F1      net (fanout=9)        0.668   icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X19Y34.X       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<6>
                                                       icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X21Y35.G2      net (fanout=1)        0.310   icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X21Y35.Y       Tilo                  0.612   ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X18Y35.CLK     net (fanout=4)        1.245   ila_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (1.791ns logic, 2.223ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk100_IBUFG1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk100_IBUFG1                  |     10.000ns|      4.800ns|      2.727ns|            0|            0|         4244|            0|
| clk501                        |     20.000ns|      5.454ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.183|    4.510|         |   10.077|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7522 paths, 0 nets, and 3312 connections

Design statistics:
   Minimum period:  10.077ns{1}   (Maximum frequency:  99.236MHz)
   Maximum path delay from/to any node:   1.357ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jul 23 16:57:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



