vendor_name = ModelSim
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/FPGA_Encryption.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/src/uart_tx.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/tb/uart_tx_tb.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/src/uart_rx.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/tb/uart_rx_tb.v
source_file = 1, C:/Users/Reuben/Github/FPGA-Encryption/dev/db/FPGA_Encryption.cbx.xml
design_name = FPGA_Encryption
instance = comp, \active~output , active~output, FPGA_Encryption, 1
instance = comp, \tx~output , tx~output, FPGA_Encryption, 1
instance = comp, \done~output , done~output, FPGA_Encryption, 1
instance = comp, \rx~input , rx~input, FPGA_Encryption, 1
instance = comp, \clk~input , clk~input, FPGA_Encryption, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
