Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/VHDL/Lab3/Task5_JK_trigger_isim_beh.exe -prj C:/VHDL/Lab3/Task5_JK_trigger_beh.prj work.Task5_JK_trigger 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/VHDL/Lab3/Task5_JK_trigger.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity task5_jk_trigger
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/VHDL/Lab3/Task5_JK_trigger_isim_beh.exe
Fuse Memory Usage: 30148 KB
Fuse CPU Usage: 437 ms
