# chip_1217_v1
Two options:
1) Use the already synthesized gate-level verilog files (i2cSlaveTop_v8-gate) directly in Encounter
2) Run the RTL again using the source verilog files
