Module clkg{
}

EdfPortBounds ram{
7 0 a
8 0 d
}
EdfPortBounds proba_0000{
9 0 level
}
EdfPortBounds parity_check{
8 0 a
}
EdfPortBounds proba{
9 0 level
}
EdfPortBounds rom{
7 0 a
8 0 q
}
EdfPortBounds dut{
8 0 datain
8 0 dataout
}
EdfPortBounds stb{
8 0 data_rd
8 0 data_wr
}
NonAliasNets clkg{
}
