INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_HW4/233_HW4.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_hw5/233_hw5.srcs/sources_1/new/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_hw5/233_hw5.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_HW6/233_HW6.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_HW6/233_HW6.srcs/sources_1/new/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_HW4/233_HW4.srcs/sources_1/new/IMMED_GEN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMMED_GEN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_HW6/233_HW6.srcs/sources_1/new/OTTER_TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_TOP
WARNING: [VRFC 10-2938] 'PC_COUNT_OUT' is already implicitly declared on line 186 [C:/Users/jason/233_HW6/233_HW6.srcs/sources_1/new/OTTER_TOP.sv:192]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233HW2/233HW2.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233HW2/233HW2.srcs/sources_1/new/PlusFour.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PlusFour
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/HW3/HW3.srcs/sources_1/new/REGFILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/Downloads/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jason/233_HW6/233_HW6.srcs/sim_1/new/OTTER_TOP_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_TOP_TB
