
board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009138  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080092c0  080092c0  0000a2c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009350  08009350  0000b17c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009350  08009350  0000b17c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009350  08009350  0000b17c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009350  08009350  0000a350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009354  08009354  0000a354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000017c  20000000  08009358  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b17c  2**0
                  CONTENTS
 10 .bss          00001350  2000017c  2000017c  0000b17c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200014cc  200014cc  0000b17c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b17c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013600  00000000  00000000  0000b1ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000312d  00000000  00000000  0001e7ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea0  00000000  00000000  000218e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b15  00000000  00000000  00022780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002024a  00000000  00000000  00023295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014d86  00000000  00000000  000434df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b444f  00000000  00000000  00058265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010c6b4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003afc  00000000  00000000  0010c6f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  001101f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000017c 	.word	0x2000017c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080092a8 	.word	0x080092a8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000180 	.word	0x20000180
 80001c4:	080092a8 	.word	0x080092a8

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b088      	sub	sp, #32
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fb15 	bl	80007fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f83f 	bl	8000254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f93d 	bl	8000454 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001da:	f000 f89d 	bl	8000318 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80001de:	f000 f8d9 	bl	8000394 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80001e2:	f000 f907 	bl	80003f4 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80001e6:	f008 fb91 	bl	800890c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  uint8_t temp_byte;
  char msg[] = "AT\r\n";
 80001ea:	4b16      	ldr	r3, [pc, #88]	@ (8000244 <main+0x7c>)
 80001ec:	61bb      	str	r3, [r7, #24]
 80001ee:	2300      	movs	r3, #0
 80001f0:	773b      	strb	r3, [r7, #28]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  HAL_UART_Transmit(&huart2, (uint8_t*)"STM32 Online\r\n", 14, 100);
 80001f2:	2364      	movs	r3, #100	@ 0x64
 80001f4:	220e      	movs	r2, #14
 80001f6:	4914      	ldr	r1, [pc, #80]	@ (8000248 <main+0x80>)
 80001f8:	4814      	ldr	r0, [pc, #80]	@ (800024c <main+0x84>)
 80001fa:	f003 ff9a 	bl	8004132 <HAL_UART_Transmit>

	  // Branje iz PC (USART2) -> pošiljanje na ESP32 (USART1)
	      if (HAL_UART_Receive(&huart2, &temp_byte, 1, 0) == HAL_OK)
 80001fe:	f107 011f 	add.w	r1, r7, #31
 8000202:	2300      	movs	r3, #0
 8000204:	2201      	movs	r2, #1
 8000206:	4811      	ldr	r0, [pc, #68]	@ (800024c <main+0x84>)
 8000208:	f004 f81c 	bl	8004244 <HAL_UART_Receive>
 800020c:	4603      	mov	r3, r0
 800020e:	2b00      	cmp	r3, #0
 8000210:	d106      	bne.n	8000220 <main+0x58>
	      {
	          HAL_UART_Transmit(&huart1, &temp_byte, 1, 10);
 8000212:	f107 011f 	add.w	r1, r7, #31
 8000216:	230a      	movs	r3, #10
 8000218:	2201      	movs	r2, #1
 800021a:	480d      	ldr	r0, [pc, #52]	@ (8000250 <main+0x88>)
 800021c:	f003 ff89 	bl	8004132 <HAL_UART_Transmit>
	      }

	      // Branje iz ESP32 (USART1) -> pošiljanje na PC (USART2)
	      if (HAL_UART_Receive(&huart1, &temp_byte, 1, 0) == HAL_OK)
 8000220:	f107 011f 	add.w	r1, r7, #31
 8000224:	2300      	movs	r3, #0
 8000226:	2201      	movs	r2, #1
 8000228:	4809      	ldr	r0, [pc, #36]	@ (8000250 <main+0x88>)
 800022a:	f004 f80b 	bl	8004244 <HAL_UART_Receive>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d1de      	bne.n	80001f2 <main+0x2a>
	      {
	          HAL_UART_Transmit(&huart2, &temp_byte, 1, 10);
 8000234:	f107 011f 	add.w	r1, r7, #31
 8000238:	230a      	movs	r3, #10
 800023a:	2201      	movs	r2, #1
 800023c:	4803      	ldr	r0, [pc, #12]	@ (800024c <main+0x84>)
 800023e:	f003 ff78 	bl	8004132 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)"STM32 Online\r\n", 14, 100);
 8000242:	e7d6      	b.n	80001f2 <main+0x2a>
 8000244:	0a0d5441 	.word	0x0a0d5441
 8000248:	080092c0 	.word	0x080092c0
 800024c:	20000284 	.word	0x20000284
 8000250:	200001fc 	.word	0x200001fc

08000254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b09e      	sub	sp, #120	@ 0x78
 8000258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800025e:	2228      	movs	r2, #40	@ 0x28
 8000260:	2100      	movs	r1, #0
 8000262:	4618      	mov	r0, r3
 8000264:	f008 fff4 	bl	8009250 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000268:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800026c:	2200      	movs	r2, #0
 800026e:	601a      	str	r2, [r3, #0]
 8000270:	605a      	str	r2, [r3, #4]
 8000272:	609a      	str	r2, [r3, #8]
 8000274:	60da      	str	r2, [r3, #12]
 8000276:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000278:	463b      	mov	r3, r7
 800027a:	223c      	movs	r2, #60	@ 0x3c
 800027c:	2100      	movs	r1, #0
 800027e:	4618      	mov	r0, r3
 8000280:	f008 ffe6 	bl	8009250 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000284:	2301      	movs	r3, #1
 8000286:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000288:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800028c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000292:	2301      	movs	r3, #1
 8000294:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	2302      	movs	r3, #2
 8000298:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800029a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800029e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80002a4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80002aa:	4618      	mov	r0, r3
 80002ac:	f002 fa7a 	bl	80027a4 <HAL_RCC_OscConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002b6:	f000 f94b 	bl	8000550 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ba:	230f      	movs	r3, #15
 80002bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002be:	2302      	movs	r3, #2
 80002c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002d0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80002d4:	2101      	movs	r1, #1
 80002d6:	4618      	mov	r0, r3
 80002d8:	f003 fa72 	bl	80037c0 <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80002e2:	f000 f935 	bl	8000550 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 80002e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000314 <SystemClock_Config+0xc0>)
 80002e8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART2;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80002ea:	2300      	movs	r3, #0
 80002ec:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80002f2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80002f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002f8:	463b      	mov	r3, r7
 80002fa:	4618      	mov	r0, r3
 80002fc:	f003 fc72 	bl	8003be4 <HAL_RCCEx_PeriphCLKConfig>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d001      	beq.n	800030a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000306:	f000 f923 	bl	8000550 <Error_Handler>
  }
}
 800030a:	bf00      	nop
 800030c:	3778      	adds	r7, #120	@ 0x78
 800030e:	46bd      	mov	sp, r7
 8000310:	bd80      	pop	{r7, pc}
 8000312:	bf00      	nop
 8000314:	00020003 	.word	0x00020003

08000318 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800031c:	4b1b      	ldr	r3, [pc, #108]	@ (800038c <MX_SPI1_Init+0x74>)
 800031e:	4a1c      	ldr	r2, [pc, #112]	@ (8000390 <MX_SPI1_Init+0x78>)
 8000320:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000322:	4b1a      	ldr	r3, [pc, #104]	@ (800038c <MX_SPI1_Init+0x74>)
 8000324:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000328:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800032a:	4b18      	ldr	r3, [pc, #96]	@ (800038c <MX_SPI1_Init+0x74>)
 800032c:	2200      	movs	r2, #0
 800032e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000330:	4b16      	ldr	r3, [pc, #88]	@ (800038c <MX_SPI1_Init+0x74>)
 8000332:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000336:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000338:	4b14      	ldr	r3, [pc, #80]	@ (800038c <MX_SPI1_Init+0x74>)
 800033a:	2200      	movs	r2, #0
 800033c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800033e:	4b13      	ldr	r3, [pc, #76]	@ (800038c <MX_SPI1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000344:	4b11      	ldr	r3, [pc, #68]	@ (800038c <MX_SPI1_Init+0x74>)
 8000346:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800034a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800034c:	4b0f      	ldr	r3, [pc, #60]	@ (800038c <MX_SPI1_Init+0x74>)
 800034e:	2208      	movs	r2, #8
 8000350:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000352:	4b0e      	ldr	r3, [pc, #56]	@ (800038c <MX_SPI1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000358:	4b0c      	ldr	r3, [pc, #48]	@ (800038c <MX_SPI1_Init+0x74>)
 800035a:	2200      	movs	r2, #0
 800035c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800035e:	4b0b      	ldr	r3, [pc, #44]	@ (800038c <MX_SPI1_Init+0x74>)
 8000360:	2200      	movs	r2, #0
 8000362:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000364:	4b09      	ldr	r3, [pc, #36]	@ (800038c <MX_SPI1_Init+0x74>)
 8000366:	2207      	movs	r2, #7
 8000368:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800036a:	4b08      	ldr	r3, [pc, #32]	@ (800038c <MX_SPI1_Init+0x74>)
 800036c:	2200      	movs	r2, #0
 800036e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000370:	4b06      	ldr	r3, [pc, #24]	@ (800038c <MX_SPI1_Init+0x74>)
 8000372:	2208      	movs	r2, #8
 8000374:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000376:	4805      	ldr	r0, [pc, #20]	@ (800038c <MX_SPI1_Init+0x74>)
 8000378:	f003 fde2 	bl	8003f40 <HAL_SPI_Init>
 800037c:	4603      	mov	r3, r0
 800037e:	2b00      	cmp	r3, #0
 8000380:	d001      	beq.n	8000386 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000382:	f000 f8e5 	bl	8000550 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000386:	bf00      	nop
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	20000198 	.word	0x20000198
 8000390:	40013000 	.word	0x40013000

08000394 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000398:	4b14      	ldr	r3, [pc, #80]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 800039a:	4a15      	ldr	r2, [pc, #84]	@ (80003f0 <MX_USART1_UART_Init+0x5c>)
 800039c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800039e:	4b13      	ldr	r3, [pc, #76]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003a6:	4b11      	ldr	r3, [pc, #68]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003ac:	4b0f      	ldr	r3, [pc, #60]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003b2:	4b0e      	ldr	r3, [pc, #56]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003b8:	4b0c      	ldr	r3, [pc, #48]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003ba:	220c      	movs	r2, #12
 80003bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003be:	4b0b      	ldr	r3, [pc, #44]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c4:	4b09      	ldr	r3, [pc, #36]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ca:	4b08      	ldr	r3, [pc, #32]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003d0:	4b06      	ldr	r3, [pc, #24]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003d6:	4805      	ldr	r0, [pc, #20]	@ (80003ec <MX_USART1_UART_Init+0x58>)
 80003d8:	f003 fe5d 	bl	8004096 <HAL_UART_Init>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80003e2:	f000 f8b5 	bl	8000550 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003e6:	bf00      	nop
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	200001fc 	.word	0x200001fc
 80003f0:	40013800 	.word	0x40013800

080003f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003f8:	4b14      	ldr	r3, [pc, #80]	@ (800044c <MX_USART2_UART_Init+0x58>)
 80003fa:	4a15      	ldr	r2, [pc, #84]	@ (8000450 <MX_USART2_UART_Init+0x5c>)
 80003fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80003fe:	4b13      	ldr	r3, [pc, #76]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000400:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000404:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000406:	4b11      	ldr	r3, [pc, #68]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000408:	2200      	movs	r2, #0
 800040a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800040c:	4b0f      	ldr	r3, [pc, #60]	@ (800044c <MX_USART2_UART_Init+0x58>)
 800040e:	2200      	movs	r2, #0
 8000410:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000412:	4b0e      	ldr	r3, [pc, #56]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000414:	2200      	movs	r2, #0
 8000416:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000418:	4b0c      	ldr	r3, [pc, #48]	@ (800044c <MX_USART2_UART_Init+0x58>)
 800041a:	220c      	movs	r2, #12
 800041c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800041e:	4b0b      	ldr	r3, [pc, #44]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000420:	2200      	movs	r2, #0
 8000422:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000424:	4b09      	ldr	r3, [pc, #36]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000426:	2200      	movs	r2, #0
 8000428:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800042a:	4b08      	ldr	r3, [pc, #32]	@ (800044c <MX_USART2_UART_Init+0x58>)
 800042c:	2200      	movs	r2, #0
 800042e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000430:	4b06      	ldr	r3, [pc, #24]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000432:	2200      	movs	r2, #0
 8000434:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000436:	4805      	ldr	r0, [pc, #20]	@ (800044c <MX_USART2_UART_Init+0x58>)
 8000438:	f003 fe2d 	bl	8004096 <HAL_UART_Init>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000442:	f000 f885 	bl	8000550 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000284 	.word	0x20000284
 8000450:	40004400 	.word	0x40004400

08000454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b08a      	sub	sp, #40	@ 0x28
 8000458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800045a:	f107 0314 	add.w	r3, r7, #20
 800045e:	2200      	movs	r2, #0
 8000460:	601a      	str	r2, [r3, #0]
 8000462:	605a      	str	r2, [r3, #4]
 8000464:	609a      	str	r2, [r3, #8]
 8000466:	60da      	str	r2, [r3, #12]
 8000468:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800046a:	4b37      	ldr	r3, [pc, #220]	@ (8000548 <MX_GPIO_Init+0xf4>)
 800046c:	695b      	ldr	r3, [r3, #20]
 800046e:	4a36      	ldr	r2, [pc, #216]	@ (8000548 <MX_GPIO_Init+0xf4>)
 8000470:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000474:	6153      	str	r3, [r2, #20]
 8000476:	4b34      	ldr	r3, [pc, #208]	@ (8000548 <MX_GPIO_Init+0xf4>)
 8000478:	695b      	ldr	r3, [r3, #20]
 800047a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800047e:	613b      	str	r3, [r7, #16]
 8000480:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000482:	4b31      	ldr	r3, [pc, #196]	@ (8000548 <MX_GPIO_Init+0xf4>)
 8000484:	695b      	ldr	r3, [r3, #20]
 8000486:	4a30      	ldr	r2, [pc, #192]	@ (8000548 <MX_GPIO_Init+0xf4>)
 8000488:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800048c:	6153      	str	r3, [r2, #20]
 800048e:	4b2e      	ldr	r3, [pc, #184]	@ (8000548 <MX_GPIO_Init+0xf4>)
 8000490:	695b      	ldr	r3, [r3, #20]
 8000492:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000496:	60fb      	str	r3, [r7, #12]
 8000498:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800049a:	4b2b      	ldr	r3, [pc, #172]	@ (8000548 <MX_GPIO_Init+0xf4>)
 800049c:	695b      	ldr	r3, [r3, #20]
 800049e:	4a2a      	ldr	r2, [pc, #168]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80004a4:	6153      	str	r3, [r2, #20]
 80004a6:	4b28      	ldr	r3, [pc, #160]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004a8:	695b      	ldr	r3, [r3, #20]
 80004aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80004ae:	60bb      	str	r3, [r7, #8]
 80004b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b2:	4b25      	ldr	r3, [pc, #148]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	4a24      	ldr	r2, [pc, #144]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004bc:	6153      	str	r3, [r2, #20]
 80004be:	4b22      	ldr	r3, [pc, #136]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80004c6:	607b      	str	r3, [r7, #4]
 80004c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	4a1e      	ldr	r2, [pc, #120]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80004d4:	6153      	str	r3, [r2, #20]
 80004d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000548 <MX_GPIO_Init+0xf4>)
 80004d8:	695b      	ldr	r3, [r3, #20]
 80004da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80004de:	603b      	str	r3, [r7, #0]
 80004e0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80004e2:	2200      	movs	r2, #0
 80004e4:	f64f 7108 	movw	r1, #65288	@ 0xff08
 80004e8:	4818      	ldr	r0, [pc, #96]	@ (800054c <MX_GPIO_Init+0xf8>)
 80004ea:	f000 fc79 	bl	8000de0 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 80004ee:	2337      	movs	r3, #55	@ 0x37
 80004f0:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80004f2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80004f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f8:	2300      	movs	r3, #0
 80004fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004fc:	f107 0314 	add.w	r3, r7, #20
 8000500:	4619      	mov	r1, r3
 8000502:	4812      	ldr	r0, [pc, #72]	@ (800054c <MX_GPIO_Init+0xf8>)
 8000504:	f000 faf2 	bl	8000aec <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000508:	f64f 7308 	movw	r3, #65288	@ 0xff08
 800050c:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800050e:	2301      	movs	r3, #1
 8000510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000512:	2300      	movs	r3, #0
 8000514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000516:	2300      	movs	r3, #0
 8000518:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800051a:	f107 0314 	add.w	r3, r7, #20
 800051e:	4619      	mov	r1, r3
 8000520:	480a      	ldr	r0, [pc, #40]	@ (800054c <MX_GPIO_Init+0xf8>)
 8000522:	f000 fae3 	bl	8000aec <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000526:	2301      	movs	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800052a:	2300      	movs	r3, #0
 800052c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052e:	2300      	movs	r3, #0
 8000530:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000532:	f107 0314 	add.w	r3, r7, #20
 8000536:	4619      	mov	r1, r3
 8000538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800053c:	f000 fad6 	bl	8000aec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000540:	bf00      	nop
 8000542:	3728      	adds	r7, #40	@ 0x28
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40021000 	.word	0x40021000
 800054c:	48001000 	.word	0x48001000

08000550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000554:	b672      	cpsid	i
}
 8000556:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000558:	bf00      	nop
 800055a:	e7fd      	b.n	8000558 <Error_Handler+0x8>

0800055c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b082      	sub	sp, #8
 8000560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <HAL_MspInit+0x44>)
 8000564:	699b      	ldr	r3, [r3, #24]
 8000566:	4a0e      	ldr	r2, [pc, #56]	@ (80005a0 <HAL_MspInit+0x44>)
 8000568:	f043 0301 	orr.w	r3, r3, #1
 800056c:	6193      	str	r3, [r2, #24]
 800056e:	4b0c      	ldr	r3, [pc, #48]	@ (80005a0 <HAL_MspInit+0x44>)
 8000570:	699b      	ldr	r3, [r3, #24]
 8000572:	f003 0301 	and.w	r3, r3, #1
 8000576:	607b      	str	r3, [r7, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800057a:	4b09      	ldr	r3, [pc, #36]	@ (80005a0 <HAL_MspInit+0x44>)
 800057c:	69db      	ldr	r3, [r3, #28]
 800057e:	4a08      	ldr	r2, [pc, #32]	@ (80005a0 <HAL_MspInit+0x44>)
 8000580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000584:	61d3      	str	r3, [r2, #28]
 8000586:	4b06      	ldr	r3, [pc, #24]	@ (80005a0 <HAL_MspInit+0x44>)
 8000588:	69db      	ldr	r3, [r3, #28]
 800058a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800058e:	603b      	str	r3, [r7, #0]
 8000590:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000592:	2007      	movs	r0, #7
 8000594:	f000 fa68 	bl	8000a68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000598:	bf00      	nop
 800059a:	3708      	adds	r7, #8
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40021000 	.word	0x40021000

080005a4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b08a      	sub	sp, #40	@ 0x28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ac:	f107 0314 	add.w	r3, r7, #20
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a17      	ldr	r2, [pc, #92]	@ (8000620 <HAL_SPI_MspInit+0x7c>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d128      	bne.n	8000618 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80005c6:	4b17      	ldr	r3, [pc, #92]	@ (8000624 <HAL_SPI_MspInit+0x80>)
 80005c8:	699b      	ldr	r3, [r3, #24]
 80005ca:	4a16      	ldr	r2, [pc, #88]	@ (8000624 <HAL_SPI_MspInit+0x80>)
 80005cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80005d0:	6193      	str	r3, [r2, #24]
 80005d2:	4b14      	ldr	r3, [pc, #80]	@ (8000624 <HAL_SPI_MspInit+0x80>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80005da:	613b      	str	r3, [r7, #16]
 80005dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005de:	4b11      	ldr	r3, [pc, #68]	@ (8000624 <HAL_SPI_MspInit+0x80>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a10      	ldr	r2, [pc, #64]	@ (8000624 <HAL_SPI_MspInit+0x80>)
 80005e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000624 <HAL_SPI_MspInit+0x80>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80005f6:	23e0      	movs	r3, #224	@ 0xe0
 80005f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005fa:	2302      	movs	r3, #2
 80005fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fe:	2300      	movs	r3, #0
 8000600:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000602:	2303      	movs	r3, #3
 8000604:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000606:	2305      	movs	r3, #5
 8000608:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000614:	f000 fa6a 	bl	8000aec <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000618:	bf00      	nop
 800061a:	3728      	adds	r7, #40	@ 0x28
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40013000 	.word	0x40013000
 8000624:	40021000 	.word	0x40021000

08000628 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b08c      	sub	sp, #48	@ 0x30
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000630:	f107 031c 	add.w	r3, r7, #28
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
 8000638:	605a      	str	r2, [r3, #4]
 800063a:	609a      	str	r2, [r3, #8]
 800063c:	60da      	str	r2, [r3, #12]
 800063e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a2e      	ldr	r2, [pc, #184]	@ (8000700 <HAL_UART_MspInit+0xd8>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d128      	bne.n	800069c <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800064a:	4b2e      	ldr	r3, [pc, #184]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 800064c:	699b      	ldr	r3, [r3, #24]
 800064e:	4a2d      	ldr	r2, [pc, #180]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 8000650:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000654:	6193      	str	r3, [r2, #24]
 8000656:	4b2b      	ldr	r3, [pc, #172]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 8000658:	699b      	ldr	r3, [r3, #24]
 800065a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800065e:	61bb      	str	r3, [r7, #24]
 8000660:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000662:	4b28      	ldr	r3, [pc, #160]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 8000664:	695b      	ldr	r3, [r3, #20]
 8000666:	4a27      	ldr	r2, [pc, #156]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 8000668:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800066c:	6153      	str	r3, [r2, #20]
 800066e:	4b25      	ldr	r3, [pc, #148]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 8000670:	695b      	ldr	r3, [r3, #20]
 8000672:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800067a:	23c0      	movs	r3, #192	@ 0xc0
 800067c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067e:	2302      	movs	r3, #2
 8000680:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000686:	2303      	movs	r3, #3
 8000688:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800068a:	2307      	movs	r3, #7
 800068c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800068e:	f107 031c 	add.w	r3, r7, #28
 8000692:	4619      	mov	r1, r3
 8000694:	481c      	ldr	r0, [pc, #112]	@ (8000708 <HAL_UART_MspInit+0xe0>)
 8000696:	f000 fa29 	bl	8000aec <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800069a:	e02d      	b.n	80006f8 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART2)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a1a      	ldr	r2, [pc, #104]	@ (800070c <HAL_UART_MspInit+0xe4>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d128      	bne.n	80006f8 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80006a6:	4b17      	ldr	r3, [pc, #92]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 80006a8:	69db      	ldr	r3, [r3, #28]
 80006aa:	4a16      	ldr	r2, [pc, #88]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 80006ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006b0:	61d3      	str	r3, [r2, #28]
 80006b2:	4b14      	ldr	r3, [pc, #80]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	4a10      	ldr	r2, [pc, #64]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 80006c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006c8:	6153      	str	r3, [r2, #20]
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <HAL_UART_MspInit+0xdc>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80006d6:	230c      	movs	r3, #12
 80006d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006da:	2302      	movs	r3, #2
 80006dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e2:	2303      	movs	r3, #3
 80006e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006e6:	2307      	movs	r3, #7
 80006e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	f107 031c 	add.w	r3, r7, #28
 80006ee:	4619      	mov	r1, r3
 80006f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f4:	f000 f9fa 	bl	8000aec <HAL_GPIO_Init>
}
 80006f8:	bf00      	nop
 80006fa:	3730      	adds	r7, #48	@ 0x30
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40013800 	.word	0x40013800
 8000704:	40021000 	.word	0x40021000
 8000708:	48000400 	.word	0x48000400
 800070c:	40004400 	.word	0x40004400

08000710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <NMI_Handler+0x4>

08000718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800071c:	bf00      	nop
 800071e:	e7fd      	b.n	800071c <HardFault_Handler+0x4>

08000720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <MemManage_Handler+0x4>

08000728 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <BusFault_Handler+0x4>

08000730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <UsageFault_Handler+0x4>

08000738 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800073c:	bf00      	nop
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr

08000746 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000746:	b480      	push	{r7}
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800074a:	bf00      	nop
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr

08000762 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000766:	f000 f88f 	bl	8000888 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000774:	4802      	ldr	r0, [pc, #8]	@ (8000780 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000776:	f000 fc38 	bl	8000fea <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	20000fd8 	.word	0x20000fd8

08000784 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <SystemInit+0x20>)
 800078a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800078e:	4a05      	ldr	r2, [pc, #20]	@ (80007a4 <SystemInit+0x20>)
 8000790:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000794:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000798:	bf00      	nop
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000ed00 	.word	0xe000ed00

080007a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007e0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007ac:	f7ff ffea 	bl	8000784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b0:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80007b2:	490d      	ldr	r1, [pc, #52]	@ (80007e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007b4:	4a0d      	ldr	r2, [pc, #52]	@ (80007ec <LoopForever+0xe>)
  movs r3, #0
 80007b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b8:	e002      	b.n	80007c0 <LoopCopyDataInit>

080007ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007be:	3304      	adds	r3, #4

080007c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c4:	d3f9      	bcc.n	80007ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c6:	4a0a      	ldr	r2, [pc, #40]	@ (80007f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007c8:	4c0a      	ldr	r4, [pc, #40]	@ (80007f4 <LoopForever+0x16>)
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007cc:	e001      	b.n	80007d2 <LoopFillZerobss>

080007ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d0:	3204      	adds	r2, #4

080007d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d4:	d3fb      	bcc.n	80007ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007d6:	f008 fd43 	bl	8009260 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007da:	f7ff fcf5 	bl	80001c8 <main>

080007de <LoopForever>:

LoopForever:
    b LoopForever
 80007de:	e7fe      	b.n	80007de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007e0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80007e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e8:	2000017c 	.word	0x2000017c
  ldr r2, =_sidata
 80007ec:	08009358 	.word	0x08009358
  ldr r2, =_sbss
 80007f0:	2000017c 	.word	0x2000017c
  ldr r4, =_ebss
 80007f4:	200014cc 	.word	0x200014cc

080007f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007f8:	e7fe      	b.n	80007f8 <ADC1_2_IRQHandler>
	...

080007fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000800:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <HAL_Init+0x28>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a07      	ldr	r2, [pc, #28]	@ (8000824 <HAL_Init+0x28>)
 8000806:	f043 0310 	orr.w	r3, r3, #16
 800080a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800080c:	2003      	movs	r0, #3
 800080e:	f000 f92b 	bl	8000a68 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000812:	2000      	movs	r0, #0
 8000814:	f000 f808 	bl	8000828 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000818:	f7ff fea0 	bl	800055c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800081c:	2300      	movs	r3, #0
}
 800081e:	4618      	mov	r0, r3
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40022000 	.word	0x40022000

08000828 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <HAL_InitTick+0x54>)
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <HAL_InitTick+0x58>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	4619      	mov	r1, r3
 800083a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800083e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000842:	fbb2 f3f3 	udiv	r3, r2, r3
 8000846:	4618      	mov	r0, r3
 8000848:	f000 f943 	bl	8000ad2 <HAL_SYSTICK_Config>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000852:	2301      	movs	r3, #1
 8000854:	e00e      	b.n	8000874 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	2b0f      	cmp	r3, #15
 800085a:	d80a      	bhi.n	8000872 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800085c:	2200      	movs	r2, #0
 800085e:	6879      	ldr	r1, [r7, #4]
 8000860:	f04f 30ff 	mov.w	r0, #4294967295
 8000864:	f000 f90b 	bl	8000a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000868:	4a06      	ldr	r2, [pc, #24]	@ (8000884 <HAL_InitTick+0x5c>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800086e:	2300      	movs	r3, #0
 8000870:	e000      	b.n	8000874 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000000 	.word	0x20000000
 8000880:	20000008 	.word	0x20000008
 8000884:	20000004 	.word	0x20000004

08000888 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800088c:	4b06      	ldr	r3, [pc, #24]	@ (80008a8 <HAL_IncTick+0x20>)
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	461a      	mov	r2, r3
 8000892:	4b06      	ldr	r3, [pc, #24]	@ (80008ac <HAL_IncTick+0x24>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4413      	add	r3, r2
 8000898:	4a04      	ldr	r2, [pc, #16]	@ (80008ac <HAL_IncTick+0x24>)
 800089a:	6013      	str	r3, [r2, #0]
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	20000008 	.word	0x20000008
 80008ac:	2000030c 	.word	0x2000030c

080008b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80008b4:	4b03      	ldr	r3, [pc, #12]	@ (80008c4 <HAL_GetTick+0x14>)
 80008b6:	681b      	ldr	r3, [r3, #0]
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	46bd      	mov	sp, r7
 80008bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	2000030c 	.word	0x2000030c

080008c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <__NVIC_SetPriorityGrouping+0x44>)
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80008e4:	4013      	ands	r3, r2
 80008e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80008f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008fa:	4a04      	ldr	r2, [pc, #16]	@ (800090c <__NVIC_SetPriorityGrouping+0x44>)
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	60d3      	str	r3, [r2, #12]
}
 8000900:	bf00      	nop
 8000902:	3714      	adds	r7, #20
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	e000ed00 	.word	0xe000ed00

08000910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000914:	4b04      	ldr	r3, [pc, #16]	@ (8000928 <__NVIC_GetPriorityGrouping+0x18>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	0a1b      	lsrs	r3, r3, #8
 800091a:	f003 0307 	and.w	r3, r3, #7
}
 800091e:	4618      	mov	r0, r3
 8000920:	46bd      	mov	sp, r7
 8000922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000926:	4770      	bx	lr
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093a:	2b00      	cmp	r3, #0
 800093c:	db0b      	blt.n	8000956 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800093e:	79fb      	ldrb	r3, [r7, #7]
 8000940:	f003 021f 	and.w	r2, r3, #31
 8000944:	4907      	ldr	r1, [pc, #28]	@ (8000964 <__NVIC_EnableIRQ+0x38>)
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	095b      	lsrs	r3, r3, #5
 800094c:	2001      	movs	r0, #1
 800094e:	fa00 f202 	lsl.w	r2, r0, r2
 8000952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000956:	bf00      	nop
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	e000e100 	.word	0xe000e100

08000968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000978:	2b00      	cmp	r3, #0
 800097a:	db0a      	blt.n	8000992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	b2da      	uxtb	r2, r3
 8000980:	490c      	ldr	r1, [pc, #48]	@ (80009b4 <__NVIC_SetPriority+0x4c>)
 8000982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000986:	0112      	lsls	r2, r2, #4
 8000988:	b2d2      	uxtb	r2, r2
 800098a:	440b      	add	r3, r1
 800098c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000990:	e00a      	b.n	80009a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	b2da      	uxtb	r2, r3
 8000996:	4908      	ldr	r1, [pc, #32]	@ (80009b8 <__NVIC_SetPriority+0x50>)
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	f003 030f 	and.w	r3, r3, #15
 800099e:	3b04      	subs	r3, #4
 80009a0:	0112      	lsls	r2, r2, #4
 80009a2:	b2d2      	uxtb	r2, r2
 80009a4:	440b      	add	r3, r1
 80009a6:	761a      	strb	r2, [r3, #24]
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr
 80009b4:	e000e100 	.word	0xe000e100
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009bc:	b480      	push	{r7}
 80009be:	b089      	sub	sp, #36	@ 0x24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009d0:	69fb      	ldr	r3, [r7, #28]
 80009d2:	f1c3 0307 	rsb	r3, r3, #7
 80009d6:	2b04      	cmp	r3, #4
 80009d8:	bf28      	it	cs
 80009da:	2304      	movcs	r3, #4
 80009dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009de:	69fb      	ldr	r3, [r7, #28]
 80009e0:	3304      	adds	r3, #4
 80009e2:	2b06      	cmp	r3, #6
 80009e4:	d902      	bls.n	80009ec <NVIC_EncodePriority+0x30>
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	3b03      	subs	r3, #3
 80009ea:	e000      	b.n	80009ee <NVIC_EncodePriority+0x32>
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f0:	f04f 32ff 	mov.w	r2, #4294967295
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	43da      	mvns	r2, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	401a      	ands	r2, r3
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a04:	f04f 31ff 	mov.w	r1, #4294967295
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0e:	43d9      	mvns	r1, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a14:	4313      	orrs	r3, r2
         );
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3724      	adds	r7, #36	@ 0x24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr
	...

08000a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a34:	d301      	bcc.n	8000a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a36:	2301      	movs	r3, #1
 8000a38:	e00f      	b.n	8000a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a64 <SysTick_Config+0x40>)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3b01      	subs	r3, #1
 8000a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a42:	210f      	movs	r1, #15
 8000a44:	f04f 30ff 	mov.w	r0, #4294967295
 8000a48:	f7ff ff8e 	bl	8000968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a4c:	4b05      	ldr	r3, [pc, #20]	@ (8000a64 <SysTick_Config+0x40>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a52:	4b04      	ldr	r3, [pc, #16]	@ (8000a64 <SysTick_Config+0x40>)
 8000a54:	2207      	movs	r2, #7
 8000a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3708      	adds	r7, #8
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	e000e010 	.word	0xe000e010

08000a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f7ff ff29 	bl	80008c8 <__NVIC_SetPriorityGrouping>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	b086      	sub	sp, #24
 8000a82:	af00      	add	r7, sp, #0
 8000a84:	4603      	mov	r3, r0
 8000a86:	60b9      	str	r1, [r7, #8]
 8000a88:	607a      	str	r2, [r7, #4]
 8000a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a90:	f7ff ff3e 	bl	8000910 <__NVIC_GetPriorityGrouping>
 8000a94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a96:	687a      	ldr	r2, [r7, #4]
 8000a98:	68b9      	ldr	r1, [r7, #8]
 8000a9a:	6978      	ldr	r0, [r7, #20]
 8000a9c:	f7ff ff8e 	bl	80009bc <NVIC_EncodePriority>
 8000aa0:	4602      	mov	r2, r0
 8000aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aa6:	4611      	mov	r1, r2
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff5d 	bl	8000968 <__NVIC_SetPriority>
}
 8000aae:	bf00      	nop
 8000ab0:	3718      	adds	r7, #24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}

08000ab6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ab6:	b580      	push	{r7, lr}
 8000ab8:	b082      	sub	sp, #8
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	4603      	mov	r3, r0
 8000abe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f7ff ff31 	bl	800092c <__NVIC_EnableIRQ>
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}

08000ad2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ad2:	b580      	push	{r7, lr}
 8000ad4:	b082      	sub	sp, #8
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ada:	6878      	ldr	r0, [r7, #4]
 8000adc:	f7ff ffa2 	bl	8000a24 <SysTick_Config>
 8000ae0:	4603      	mov	r3, r0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
	...

08000aec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b087      	sub	sp, #28
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000af6:	2300      	movs	r3, #0
 8000af8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000afa:	e154      	b.n	8000da6 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	2101      	movs	r1, #1
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	fa01 f303 	lsl.w	r3, r1, r3
 8000b08:	4013      	ands	r3, r2
 8000b0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	f000 8146 	beq.w	8000da0 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b14:	683b      	ldr	r3, [r7, #0]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f003 0303 	and.w	r3, r3, #3
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d005      	beq.n	8000b2c <HAL_GPIO_Init+0x40>
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f003 0303 	and.w	r3, r3, #3
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d130      	bne.n	8000b8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	005b      	lsls	r3, r3, #1
 8000b36:	2203      	movs	r2, #3
 8000b38:	fa02 f303 	lsl.w	r3, r2, r3
 8000b3c:	43db      	mvns	r3, r3
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4013      	ands	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	68da      	ldr	r2, [r3, #12]
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b50:	693a      	ldr	r2, [r7, #16]
 8000b52:	4313      	orrs	r3, r2
 8000b54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b62:	2201      	movs	r2, #1
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	091b      	lsrs	r3, r3, #4
 8000b78:	f003 0201 	and.w	r2, r3, #1
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b82:	693a      	ldr	r2, [r7, #16]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	693a      	ldr	r2, [r7, #16]
 8000b8c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f003 0303 	and.w	r3, r3, #3
 8000b96:	2b03      	cmp	r3, #3
 8000b98:	d017      	beq.n	8000bca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	68db      	ldr	r3, [r3, #12]
 8000b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ba0:	697b      	ldr	r3, [r7, #20]
 8000ba2:	005b      	lsls	r3, r3, #1
 8000ba4:	2203      	movs	r2, #3
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	43db      	mvns	r3, r3
 8000bac:	693a      	ldr	r2, [r7, #16]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	689a      	ldr	r2, [r3, #8]
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bca:	683b      	ldr	r3, [r7, #0]
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	f003 0303 	and.w	r3, r3, #3
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	d123      	bne.n	8000c1e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	08da      	lsrs	r2, r3, #3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	3208      	adds	r2, #8
 8000bde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000be2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	009b      	lsls	r3, r3, #2
 8000bec:	220f      	movs	r2, #15
 8000bee:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf2:	43db      	mvns	r3, r3
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	691a      	ldr	r2, [r3, #16]
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	f003 0307 	and.w	r3, r3, #7
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	08da      	lsrs	r2, r3, #3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3208      	adds	r2, #8
 8000c18:	6939      	ldr	r1, [r7, #16]
 8000c1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c24:	697b      	ldr	r3, [r7, #20]
 8000c26:	005b      	lsls	r3, r3, #1
 8000c28:	2203      	movs	r2, #3
 8000c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2e:	43db      	mvns	r3, r3
 8000c30:	693a      	ldr	r2, [r7, #16]
 8000c32:	4013      	ands	r3, r2
 8000c34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	685b      	ldr	r3, [r3, #4]
 8000c3a:	f003 0203 	and.w	r2, r3, #3
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	f000 80a0 	beq.w	8000da0 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c60:	4b58      	ldr	r3, [pc, #352]	@ (8000dc4 <HAL_GPIO_Init+0x2d8>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	4a57      	ldr	r2, [pc, #348]	@ (8000dc4 <HAL_GPIO_Init+0x2d8>)
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	6193      	str	r3, [r2, #24]
 8000c6c:	4b55      	ldr	r3, [pc, #340]	@ (8000dc4 <HAL_GPIO_Init+0x2d8>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f003 0301 	and.w	r3, r3, #1
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c78:	4a53      	ldr	r2, [pc, #332]	@ (8000dc8 <HAL_GPIO_Init+0x2dc>)
 8000c7a:	697b      	ldr	r3, [r7, #20]
 8000c7c:	089b      	lsrs	r3, r3, #2
 8000c7e:	3302      	adds	r3, #2
 8000c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c84:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	f003 0303 	and.w	r3, r3, #3
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	220f      	movs	r2, #15
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	43db      	mvns	r3, r3
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4013      	ands	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ca2:	d019      	beq.n	8000cd8 <HAL_GPIO_Init+0x1ec>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	4a49      	ldr	r2, [pc, #292]	@ (8000dcc <HAL_GPIO_Init+0x2e0>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d013      	beq.n	8000cd4 <HAL_GPIO_Init+0x1e8>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	4a48      	ldr	r2, [pc, #288]	@ (8000dd0 <HAL_GPIO_Init+0x2e4>)
 8000cb0:	4293      	cmp	r3, r2
 8000cb2:	d00d      	beq.n	8000cd0 <HAL_GPIO_Init+0x1e4>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a47      	ldr	r2, [pc, #284]	@ (8000dd4 <HAL_GPIO_Init+0x2e8>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d007      	beq.n	8000ccc <HAL_GPIO_Init+0x1e0>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a46      	ldr	r2, [pc, #280]	@ (8000dd8 <HAL_GPIO_Init+0x2ec>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d101      	bne.n	8000cc8 <HAL_GPIO_Init+0x1dc>
 8000cc4:	2304      	movs	r3, #4
 8000cc6:	e008      	b.n	8000cda <HAL_GPIO_Init+0x1ee>
 8000cc8:	2305      	movs	r3, #5
 8000cca:	e006      	b.n	8000cda <HAL_GPIO_Init+0x1ee>
 8000ccc:	2303      	movs	r3, #3
 8000cce:	e004      	b.n	8000cda <HAL_GPIO_Init+0x1ee>
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	e002      	b.n	8000cda <HAL_GPIO_Init+0x1ee>
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	e000      	b.n	8000cda <HAL_GPIO_Init+0x1ee>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	697a      	ldr	r2, [r7, #20]
 8000cdc:	f002 0203 	and.w	r2, r2, #3
 8000ce0:	0092      	lsls	r2, r2, #2
 8000ce2:	4093      	lsls	r3, r2
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cea:	4937      	ldr	r1, [pc, #220]	@ (8000dc8 <HAL_GPIO_Init+0x2dc>)
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	089b      	lsrs	r3, r3, #2
 8000cf0:	3302      	adds	r3, #2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cf8:	4b38      	ldr	r3, [pc, #224]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000cfa:	689b      	ldr	r3, [r3, #8]
 8000cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	43db      	mvns	r3, r3
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	4013      	ands	r3, r2
 8000d06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d08:	683b      	ldr	r3, [r7, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000d14:	693a      	ldr	r2, [r7, #16]
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d1c:	4a2f      	ldr	r2, [pc, #188]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d22:	4b2e      	ldr	r3, [pc, #184]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	43db      	mvns	r3, r3
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d003      	beq.n	8000d46 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d46:	4a25      	ldr	r2, [pc, #148]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d48:	693b      	ldr	r3, [r7, #16]
 8000d4a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000d4c:	4b23      	ldr	r3, [pc, #140]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	43db      	mvns	r3, r3
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d003      	beq.n	8000d70 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d70:	4a1a      	ldr	r2, [pc, #104]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d72:	693b      	ldr	r3, [r7, #16]
 8000d74:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d76:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	43db      	mvns	r3, r3
 8000d80:	693a      	ldr	r2, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d003      	beq.n	8000d9a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d9a:	4a10      	ldr	r2, [pc, #64]	@ (8000ddc <HAL_GPIO_Init+0x2f0>)
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	3301      	adds	r3, #1
 8000da4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	fa22 f303 	lsr.w	r3, r2, r3
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	f47f aea3 	bne.w	8000afc <HAL_GPIO_Init+0x10>
  }
}
 8000db6:	bf00      	nop
 8000db8:	bf00      	nop
 8000dba:	371c      	adds	r7, #28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	40010000 	.word	0x40010000
 8000dcc:	48000400 	.word	0x48000400
 8000dd0:	48000800 	.word	0x48000800
 8000dd4:	48000c00 	.word	0x48000c00
 8000dd8:	48001000 	.word	0x48001000
 8000ddc:	40010400 	.word	0x40010400

08000de0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	460b      	mov	r3, r1
 8000dea:	807b      	strh	r3, [r7, #2]
 8000dec:	4613      	mov	r3, r2
 8000dee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000df0:	787b      	ldrb	r3, [r7, #1]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d003      	beq.n	8000dfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000df6:	887a      	ldrh	r2, [r7, #2]
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dfc:	e002      	b.n	8000e04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dfe:	887a      	ldrh	r2, [r7, #2]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d101      	bne.n	8000e22 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	e0b9      	b.n	8000f96 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d106      	bne.n	8000e3c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	2200      	movs	r2, #0
 8000e32:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000e36:	6878      	ldr	r0, [r7, #4]
 8000e38:	f007 ff36 	bl	8008ca8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	2203      	movs	r2, #3
 8000e40:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f003 feb7 	bl	8004bbc <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000e4e:	2300      	movs	r3, #0
 8000e50:	73fb      	strb	r3, [r7, #15]
 8000e52:	e03e      	b.n	8000ed2 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8000e54:	7bfa      	ldrb	r2, [r7, #15]
 8000e56:	6879      	ldr	r1, [r7, #4]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	00db      	lsls	r3, r3, #3
 8000e60:	440b      	add	r3, r1
 8000e62:	3311      	adds	r3, #17
 8000e64:	2201      	movs	r2, #1
 8000e66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8000e68:	7bfa      	ldrb	r2, [r7, #15]
 8000e6a:	6879      	ldr	r1, [r7, #4]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	4413      	add	r3, r2
 8000e72:	00db      	lsls	r3, r3, #3
 8000e74:	440b      	add	r3, r1
 8000e76:	3310      	adds	r3, #16
 8000e78:	7bfa      	ldrb	r2, [r7, #15]
 8000e7a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000e7c:	7bfa      	ldrb	r2, [r7, #15]
 8000e7e:	6879      	ldr	r1, [r7, #4]
 8000e80:	4613      	mov	r3, r2
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	4413      	add	r3, r2
 8000e86:	00db      	lsls	r3, r3, #3
 8000e88:	440b      	add	r3, r1
 8000e8a:	3313      	adds	r3, #19
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000e90:	7bfa      	ldrb	r2, [r7, #15]
 8000e92:	6879      	ldr	r1, [r7, #4]
 8000e94:	4613      	mov	r3, r2
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	4413      	add	r3, r2
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	440b      	add	r3, r1
 8000e9e:	3320      	adds	r3, #32
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000ea4:	7bfa      	ldrb	r2, [r7, #15]
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	4413      	add	r3, r2
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	440b      	add	r3, r1
 8000eb2:	3324      	adds	r3, #36	@ 0x24
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	1c5a      	adds	r2, r3, #1
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	440b      	add	r3, r1
 8000ec8:	2200      	movs	r2, #0
 8000eca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	73fb      	strb	r3, [r7, #15]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	791b      	ldrb	r3, [r3, #4]
 8000ed6:	7bfa      	ldrb	r2, [r7, #15]
 8000ed8:	429a      	cmp	r2, r3
 8000eda:	d3bb      	bcc.n	8000e54 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000edc:	2300      	movs	r3, #0
 8000ede:	73fb      	strb	r3, [r7, #15]
 8000ee0:	e044      	b.n	8000f6c <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8000ee2:	7bfa      	ldrb	r2, [r7, #15]
 8000ee4:	6879      	ldr	r1, [r7, #4]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	4413      	add	r3, r2
 8000eec:	00db      	lsls	r3, r3, #3
 8000eee:	440b      	add	r3, r1
 8000ef0:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000ef8:	7bfa      	ldrb	r2, [r7, #15]
 8000efa:	6879      	ldr	r1, [r7, #4]
 8000efc:	4613      	mov	r3, r2
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	4413      	add	r3, r2
 8000f02:	00db      	lsls	r3, r3, #3
 8000f04:	440b      	add	r3, r1
 8000f06:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8000f0a:	7bfa      	ldrb	r2, [r7, #15]
 8000f0c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000f0e:	7bfa      	ldrb	r2, [r7, #15]
 8000f10:	6879      	ldr	r1, [r7, #4]
 8000f12:	4613      	mov	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	4413      	add	r3, r2
 8000f18:	00db      	lsls	r3, r3, #3
 8000f1a:	440b      	add	r3, r1
 8000f1c:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8000f20:	2200      	movs	r2, #0
 8000f22:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000f24:	7bfa      	ldrb	r2, [r7, #15]
 8000f26:	6879      	ldr	r1, [r7, #4]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	00db      	lsls	r3, r3, #3
 8000f30:	440b      	add	r3, r1
 8000f32:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000f3a:	7bfa      	ldrb	r2, [r7, #15]
 8000f3c:	6879      	ldr	r1, [r7, #4]
 8000f3e:	4613      	mov	r3, r2
 8000f40:	009b      	lsls	r3, r3, #2
 8000f42:	4413      	add	r3, r2
 8000f44:	00db      	lsls	r3, r3, #3
 8000f46:	440b      	add	r3, r1
 8000f48:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000f50:	7bfa      	ldrb	r2, [r7, #15]
 8000f52:	6879      	ldr	r1, [r7, #4]
 8000f54:	4613      	mov	r3, r2
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	4413      	add	r3, r2
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	440b      	add	r3, r1
 8000f5e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	73fb      	strb	r3, [r7, #15]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	791b      	ldrb	r3, [r3, #4]
 8000f70:	7bfa      	ldrb	r2, [r7, #15]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d3b5      	bcc.n	8000ee2 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6818      	ldr	r0, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000f82:	f003 fe36 	bl	8004bf2 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2201      	movs	r2, #1
 8000f90:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 8000f94:	2300      	movs	r3, #0
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d101      	bne.n	8000fb4 <HAL_PCD_Start+0x16>
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	e016      	b.n	8000fe2 <HAL_PCD_Start+0x44>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f003 fde4 	bl	8004b8e <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f008 f909 	bl	80091e0 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f006 f8a2 	bl	800711c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}

08000fea <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b084      	sub	sp, #16
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f006 f89b 	bl	8007132 <USB_ReadInterrupts>
 8000ffc:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d003      	beq.n	8001010 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f000 fab1 	bl	8001570 <PCD_EP_ISR_Handler>

    return;
 800100e:	e0bd      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001016:	2b00      	cmp	r3, #0
 8001018:	d013      	beq.n	8001042 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001022:	b29a      	uxth	r2, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800102c:	b292      	uxth	r2, r2
 800102e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f007 fed9 	bl	8008dea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001038:	2100      	movs	r1, #0
 800103a:	6878      	ldr	r0, [r7, #4]
 800103c:	f000 f8a9 	bl	8001192 <HAL_PCD_SetAddress>

    return;
 8001040:	e0a4      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001048:	2b00      	cmp	r3, #0
 800104a:	d00c      	beq.n	8001066 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001054:	b29a      	uxth	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800105e:	b292      	uxth	r2, r2
 8001060:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001064:	e092      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00c      	beq.n	800108a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001078:	b29a      	uxth	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001082:	b292      	uxth	r2, r2
 8001084:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001088:	e080      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d027      	beq.n	80010e4 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800109c:	b29a      	uxth	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f022 0204 	bic.w	r2, r2, #4
 80010a6:	b292      	uxth	r2, r2
 80010a8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f022 0208 	bic.w	r2, r2, #8
 80010be:	b292      	uxth	r2, r2
 80010c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f007 fec9 	bl	8008e5c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80010dc:	b292      	uxth	r2, r2
 80010de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80010e2:	e053      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d027      	beq.n	800113e <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80010f6:	b29a      	uxth	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f042 0208 	orr.w	r2, r2, #8
 8001100:	b292      	uxth	r2, r2
 8001102:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800110e:	b29a      	uxth	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001118:	b292      	uxth	r2, r2
 800111a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001126:	b29a      	uxth	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f042 0204 	orr.w	r2, r2, #4
 8001130:	b292      	uxth	r2, r2
 8001132:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f007 fe76 	bl	8008e28 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800113c:	e026      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001144:	2b00      	cmp	r3, #0
 8001146:	d00f      	beq.n	8001168 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001150:	b29a      	uxth	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800115a:	b292      	uxth	r2, r2
 800115c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f007 fe34 	bl	8008dce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001166:	e011      	b.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800116e:	2b00      	cmp	r3, #0
 8001170:	d00c      	beq.n	800118c <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800117a:	b29a      	uxth	r2, r3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001184:	b292      	uxth	r2, r2
 8001186:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800118a:	bf00      	nop
  }
}
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	460b      	mov	r3, r1
 800119c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d101      	bne.n	80011ac <HAL_PCD_SetAddress+0x1a>
 80011a8:	2302      	movs	r3, #2
 80011aa:	e012      	b.n	80011d2 <HAL_PCD_SetAddress+0x40>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	78fa      	ldrb	r2, [r7, #3]
 80011b8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	78fa      	ldrb	r2, [r7, #3]
 80011c0:	4611      	mov	r1, r2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f005 ff96 	bl	80070f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	2200      	movs	r2, #0
 80011cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b084      	sub	sp, #16
 80011de:	af00      	add	r7, sp, #0
 80011e0:	6078      	str	r0, [r7, #4]
 80011e2:	4608      	mov	r0, r1
 80011e4:	4611      	mov	r1, r2
 80011e6:	461a      	mov	r2, r3
 80011e8:	4603      	mov	r3, r0
 80011ea:	70fb      	strb	r3, [r7, #3]
 80011ec:	460b      	mov	r3, r1
 80011ee:	803b      	strh	r3, [r7, #0]
 80011f0:	4613      	mov	r3, r2
 80011f2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80011f4:	2300      	movs	r3, #0
 80011f6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80011f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	da0e      	bge.n	800121e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001200:	78fb      	ldrb	r3, [r7, #3]
 8001202:	f003 0207 	and.w	r2, r3, #7
 8001206:	4613      	mov	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	4413      	add	r3, r2
 800120c:	00db      	lsls	r3, r3, #3
 800120e:	3310      	adds	r3, #16
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	4413      	add	r3, r2
 8001214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2201      	movs	r2, #1
 800121a:	705a      	strb	r2, [r3, #1]
 800121c:	e00e      	b.n	800123c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800121e:	78fb      	ldrb	r3, [r7, #3]
 8001220:	f003 0207 	and.w	r2, r3, #7
 8001224:	4613      	mov	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4413      	add	r3, r2
 8001234:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2200      	movs	r2, #0
 800123a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800123c:	78fb      	ldrb	r3, [r7, #3]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	b2da      	uxtb	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001248:	883a      	ldrh	r2, [r7, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	78ba      	ldrb	r2, [r7, #2]
 8001252:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001254:	78bb      	ldrb	r3, [r7, #2]
 8001256:	2b02      	cmp	r3, #2
 8001258:	d102      	bne.n	8001260 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2200      	movs	r2, #0
 800125e:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001266:	2b01      	cmp	r3, #1
 8001268:	d101      	bne.n	800126e <HAL_PCD_EP_Open+0x94>
 800126a:	2302      	movs	r3, #2
 800126c:	e00e      	b.n	800128c <HAL_PCD_EP_Open+0xb2>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2201      	movs	r2, #1
 8001272:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	68f9      	ldr	r1, [r7, #12]
 800127c:	4618      	mov	r0, r3
 800127e:	f003 fcd7 	bl	8004c30 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2200      	movs	r2, #0
 8001286:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800128a:	7afb      	ldrb	r3, [r7, #11]
}
 800128c:	4618      	mov	r0, r3
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	460b      	mov	r3, r1
 800129e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80012a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	da0e      	bge.n	80012c6 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80012a8:	78fb      	ldrb	r3, [r7, #3]
 80012aa:	f003 0207 	and.w	r2, r3, #7
 80012ae:	4613      	mov	r3, r2
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	4413      	add	r3, r2
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	3310      	adds	r3, #16
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	4413      	add	r3, r2
 80012bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	2201      	movs	r2, #1
 80012c2:	705a      	strb	r2, [r3, #1]
 80012c4:	e00e      	b.n	80012e4 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80012c6:	78fb      	ldrb	r3, [r7, #3]
 80012c8:	f003 0207 	and.w	r2, r3, #7
 80012cc:	4613      	mov	r3, r2
 80012ce:	009b      	lsls	r3, r3, #2
 80012d0:	4413      	add	r3, r2
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	4413      	add	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	2200      	movs	r2, #0
 80012e2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80012e4:	78fb      	ldrb	r3, [r7, #3]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	b2da      	uxtb	r2, r3
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d101      	bne.n	80012fe <HAL_PCD_EP_Close+0x6a>
 80012fa:	2302      	movs	r3, #2
 80012fc:	e00e      	b.n	800131c <HAL_PCD_EP_Close+0x88>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2201      	movs	r2, #1
 8001302:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68f9      	ldr	r1, [r7, #12]
 800130c:	4618      	mov	r0, r3
 800130e:	f004 f853 	bl	80053b8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	603b      	str	r3, [r7, #0]
 8001330:	460b      	mov	r3, r1
 8001332:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001334:	7afb      	ldrb	r3, [r7, #11]
 8001336:	f003 0207 	and.w	r2, r3, #7
 800133a:	4613      	mov	r3, r2
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	4413      	add	r3, r2
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	4413      	add	r3, r2
 800134a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	687a      	ldr	r2, [r7, #4]
 8001350:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	683a      	ldr	r2, [r7, #0]
 8001356:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	2200      	movs	r2, #0
 8001362:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001364:	7afb      	ldrb	r3, [r7, #11]
 8001366:	f003 0307 	and.w	r3, r3, #7
 800136a:	b2da      	uxtb	r2, r3
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	6979      	ldr	r1, [r7, #20]
 8001376:	4618      	mov	r0, r3
 8001378:	f004 fa0b 	bl	8005792 <USB_EPStartXfer>

  return HAL_OK;
 800137c:	2300      	movs	r3, #0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
 800138e:	460b      	mov	r3, r1
 8001390:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001392:	78fb      	ldrb	r3, [r7, #3]
 8001394:	f003 0207 	and.w	r2, r3, #7
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	4613      	mov	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	4413      	add	r3, r2
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	440b      	add	r3, r1
 80013a4:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80013a8:	681b      	ldr	r3, [r3, #0]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr

080013b6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b086      	sub	sp, #24
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	60f8      	str	r0, [r7, #12]
 80013be:	607a      	str	r2, [r7, #4]
 80013c0:	603b      	str	r3, [r7, #0]
 80013c2:	460b      	mov	r3, r1
 80013c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80013c6:	7afb      	ldrb	r3, [r7, #11]
 80013c8:	f003 0207 	and.w	r2, r3, #7
 80013cc:	4613      	mov	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	3310      	adds	r3, #16
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4413      	add	r3, r2
 80013da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	2201      	movs	r2, #1
 80013ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	683a      	ldr	r2, [r7, #0]
 80013f4:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	2200      	movs	r2, #0
 80013fa:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	2201      	movs	r2, #1
 8001400:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001402:	7afb      	ldrb	r3, [r7, #11]
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	b2da      	uxtb	r2, r3
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6979      	ldr	r1, [r7, #20]
 8001414:	4618      	mov	r0, r3
 8001416:	f004 f9bc 	bl	8005792 <USB_EPStartXfer>

  return HAL_OK;
 800141a:	2300      	movs	r3, #0
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	7912      	ldrb	r2, [r2, #4]
 800143a:	4293      	cmp	r3, r2
 800143c:	d901      	bls.n	8001442 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e03e      	b.n	80014c0 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001442:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001446:	2b00      	cmp	r3, #0
 8001448:	da0e      	bge.n	8001468 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800144a:	78fb      	ldrb	r3, [r7, #3]
 800144c:	f003 0207 	and.w	r2, r3, #7
 8001450:	4613      	mov	r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	3310      	adds	r3, #16
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2201      	movs	r2, #1
 8001464:	705a      	strb	r2, [r3, #1]
 8001466:	e00c      	b.n	8001482 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001468:	78fa      	ldrb	r2, [r7, #3]
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2200      	movs	r2, #0
 8001480:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	2201      	movs	r2, #1
 8001486:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001488:	78fb      	ldrb	r3, [r7, #3]
 800148a:	f003 0307 	and.w	r3, r3, #7
 800148e:	b2da      	uxtb	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800149a:	2b01      	cmp	r3, #1
 800149c:	d101      	bne.n	80014a2 <HAL_PCD_EP_SetStall+0x7e>
 800149e:	2302      	movs	r3, #2
 80014a0:	e00e      	b.n	80014c0 <HAL_PCD_EP_SetStall+0x9c>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2201      	movs	r2, #1
 80014a6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68f9      	ldr	r1, [r7, #12]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f005 fd20 	bl	8006ef6 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80014be:	2300      	movs	r3, #0
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80014d4:	78fb      	ldrb	r3, [r7, #3]
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	7912      	ldrb	r2, [r2, #4]
 80014de:	4293      	cmp	r3, r2
 80014e0:	d901      	bls.n	80014e6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e040      	b.n	8001568 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80014e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	da0e      	bge.n	800150c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80014ee:	78fb      	ldrb	r3, [r7, #3]
 80014f0:	f003 0207 	and.w	r2, r3, #7
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	3310      	adds	r3, #16
 80014fe:	687a      	ldr	r2, [r7, #4]
 8001500:	4413      	add	r3, r2
 8001502:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2201      	movs	r2, #1
 8001508:	705a      	strb	r2, [r3, #1]
 800150a:	e00e      	b.n	800152a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800150c:	78fb      	ldrb	r3, [r7, #3]
 800150e:	f003 0207 	and.w	r2, r3, #7
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	4413      	add	r3, r2
 8001522:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	2200      	movs	r2, #0
 8001528:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	2200      	movs	r2, #0
 800152e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001530:	78fb      	ldrb	r3, [r7, #3]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	b2da      	uxtb	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <HAL_PCD_EP_ClrStall+0x82>
 8001546:	2302      	movs	r3, #2
 8001548:	e00e      	b.n	8001568 <HAL_PCD_EP_ClrStall+0xa0>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2201      	movs	r2, #1
 800154e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68f9      	ldr	r1, [r7, #12]
 8001558:	4618      	mov	r0, r3
 800155a:	f005 fd1d 	bl	8006f98 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2200      	movs	r2, #0
 8001562:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001566:	2300      	movs	r3, #0
}
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b096      	sub	sp, #88	@ 0x58
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001578:	e3bb      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001582:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001586:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800158a:	b2db      	uxtb	r3, r3
 800158c:	f003 030f 	and.w	r3, r3, #15
 8001590:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8001594:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001598:	2b00      	cmp	r3, #0
 800159a:	f040 8175 	bne.w	8001888 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800159e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80015a2:	f003 0310 	and.w	r3, r3, #16
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d14e      	bne.n	8001648 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	b29b      	uxth	r3, r3
 80015b2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80015b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80015ba:	81fb      	strh	r3, [r7, #14]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681a      	ldr	r2, [r3, #0]
 80015c0:	89fb      	ldrh	r3, [r7, #14]
 80015c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80015c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	3310      	adds	r3, #16
 80015d2:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80015dc:	b29b      	uxth	r3, r3
 80015de:	461a      	mov	r2, r3
 80015e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	4413      	add	r3, r2
 80015e8:	3302      	adds	r3, #2
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	4413      	add	r3, r2
 80015f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80015fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80015fe:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001602:	695a      	ldr	r2, [r3, #20]
 8001604:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	441a      	add	r2, r3
 800160a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800160c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800160e:	2100      	movs	r1, #0
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f007 fbc2 	bl	8008d9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7b1b      	ldrb	r3, [r3, #12]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	f000 8368 	beq.w	8001cf2 <PCD_EP_ISR_Handler+0x782>
 8001622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	2b00      	cmp	r3, #0
 8001628:	f040 8363 	bne.w	8001cf2 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	7b1b      	ldrb	r3, [r3, #12]
 8001630:	b2db      	uxtb	r3, r3
 8001632:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001636:	b2da      	uxtb	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2200      	movs	r2, #0
 8001644:	731a      	strb	r2, [r3, #12]
 8001646:	e354      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800164e:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800165a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800165e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001662:	2b00      	cmp	r3, #0
 8001664:	d034      	beq.n	80016d0 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800166e:	b29b      	uxth	r3, r3
 8001670:	461a      	mov	r2, r3
 8001672:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	4413      	add	r3, r2
 800167a:	3306      	adds	r3, #6
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	4413      	add	r3, r2
 8001684:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001688:	881b      	ldrh	r3, [r3, #0]
 800168a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800168e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001690:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6818      	ldr	r0, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800169c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800169e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80016a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80016a2:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	f005 fd9b 	bl	80071e0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	881b      	ldrh	r3, [r3, #0]
 80016b0:	b29a      	uxth	r2, r3
 80016b2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80016b6:	4013      	ands	r3, r2
 80016b8:	823b      	strh	r3, [r7, #16]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	8a3a      	ldrh	r2, [r7, #16]
 80016c0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016c4:	b292      	uxth	r2, r2
 80016c6:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f007 fb39 	bl	8008d40 <HAL_PCD_SetupStageCallback>
 80016ce:	e310      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80016d0:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	f280 830c 	bge.w	8001cf2 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	881b      	ldrh	r3, [r3, #0]
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80016e6:	4013      	ands	r3, r2
 80016e8:	83fb      	strh	r3, [r7, #30]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	8bfa      	ldrh	r2, [r7, #30]
 80016f0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016f4:	b292      	uxth	r2, r2
 80016f6:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001700:	b29b      	uxth	r3, r3
 8001702:	461a      	mov	r2, r3
 8001704:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4413      	add	r3, r2
 800170c:	3306      	adds	r3, #6
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	6812      	ldr	r2, [r2, #0]
 8001714:	4413      	add	r3, r2
 8001716:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800171a:	881b      	ldrh	r3, [r3, #0]
 800171c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001720:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001722:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001724:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001726:	69db      	ldr	r3, [r3, #28]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d019      	beq.n	8001760 <PCD_EP_ISR_Handler+0x1f0>
 800172c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800172e:	695b      	ldr	r3, [r3, #20]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d015      	beq.n	8001760 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6818      	ldr	r0, [r3, #0]
 8001738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800173a:	6959      	ldr	r1, [r3, #20]
 800173c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800173e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001740:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001742:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001744:	b29b      	uxth	r3, r3
 8001746:	f005 fd4b 	bl	80071e0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800174a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800174c:	695a      	ldr	r2, [r3, #20]
 800174e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001750:	69db      	ldr	r3, [r3, #28]
 8001752:	441a      	add	r2, r3
 8001754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001756:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001758:	2100      	movs	r1, #0
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f007 fb02 	bl	8008d64 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	881b      	ldrh	r3, [r3, #0]
 8001766:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800176a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800176e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001772:	2b00      	cmp	r3, #0
 8001774:	f040 82bd 	bne.w	8001cf2 <PCD_EP_ISR_Handler+0x782>
 8001778:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800177c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001780:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001784:	f000 82b5 	beq.w	8001cf2 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	61bb      	str	r3, [r7, #24]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001796:	b29b      	uxth	r3, r3
 8001798:	461a      	mov	r2, r3
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	4413      	add	r3, r2
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	69bb      	ldr	r3, [r7, #24]
 80017a2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80017a6:	617b      	str	r3, [r7, #20]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	881b      	ldrh	r3, [r3, #0]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	801a      	strh	r2, [r3, #0]
 80017b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d10a      	bne.n	80017d6 <PCD_EP_ISR_Handler+0x266>
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	881b      	ldrh	r3, [r3, #0]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80017ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	801a      	strh	r2, [r3, #0]
 80017d4:	e039      	b.n	800184a <PCD_EP_ISR_Handler+0x2da>
 80017d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	2b3e      	cmp	r3, #62	@ 0x3e
 80017dc:	d818      	bhi.n	8001810 <PCD_EP_ISR_Handler+0x2a0>
 80017de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017e0:	691b      	ldr	r3, [r3, #16]
 80017e2:	085b      	lsrs	r3, r3, #1
 80017e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80017e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017e8:	691b      	ldr	r3, [r3, #16]
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <PCD_EP_ISR_Handler+0x288>
 80017f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80017f4:	3301      	adds	r3, #1
 80017f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001800:	b29b      	uxth	r3, r3
 8001802:	029b      	lsls	r3, r3, #10
 8001804:	b29b      	uxth	r3, r3
 8001806:	4313      	orrs	r3, r2
 8001808:	b29a      	uxth	r2, r3
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	801a      	strh	r2, [r3, #0]
 800180e:	e01c      	b.n	800184a <PCD_EP_ISR_Handler+0x2da>
 8001810:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001812:	691b      	ldr	r3, [r3, #16]
 8001814:	095b      	lsrs	r3, r3, #5
 8001816:	647b      	str	r3, [r7, #68]	@ 0x44
 8001818:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	f003 031f 	and.w	r3, r3, #31
 8001820:	2b00      	cmp	r3, #0
 8001822:	d102      	bne.n	800182a <PCD_EP_ISR_Handler+0x2ba>
 8001824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001826:	3b01      	subs	r3, #1
 8001828:	647b      	str	r3, [r7, #68]	@ 0x44
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	b29a      	uxth	r2, r3
 8001830:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001832:	b29b      	uxth	r3, r3
 8001834:	029b      	lsls	r3, r3, #10
 8001836:	b29b      	uxth	r3, r3
 8001838:	4313      	orrs	r3, r2
 800183a:	b29b      	uxth	r3, r3
 800183c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001844:	b29a      	uxth	r2, r3
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	881b      	ldrh	r3, [r3, #0]
 8001850:	b29b      	uxth	r3, r3
 8001852:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800185a:	827b      	strh	r3, [r7, #18]
 800185c:	8a7b      	ldrh	r3, [r7, #18]
 800185e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001862:	827b      	strh	r3, [r7, #18]
 8001864:	8a7b      	ldrh	r3, [r7, #18]
 8001866:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800186a:	827b      	strh	r3, [r7, #18]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	8a7b      	ldrh	r3, [r7, #18]
 8001872:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001876:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800187a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800187e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001882:	b29b      	uxth	r3, r3
 8001884:	8013      	strh	r3, [r2, #0]
 8001886:	e234      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4413      	add	r3, r2
 8001896:	881b      	ldrh	r3, [r3, #0]
 8001898:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800189c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f280 80fc 	bge.w	8001a9e <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	461a      	mov	r2, r3
 80018ac:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	881b      	ldrh	r3, [r3, #0]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80018bc:	4013      	ands	r3, r2
 80018be:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	461a      	mov	r2, r3
 80018c8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80018d4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80018d8:	b292      	uxth	r2, r2
 80018da:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80018dc:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80018e0:	4613      	mov	r3, r2
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	4413      	add	r3, r2
 80018f0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80018f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80018f4:	7b1b      	ldrb	r3, [r3, #12]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d125      	bne.n	8001946 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001902:	b29b      	uxth	r3, r3
 8001904:	461a      	mov	r2, r3
 8001906:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	4413      	add	r3, r2
 800190e:	3306      	adds	r3, #6
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	6812      	ldr	r2, [r2, #0]
 8001916:	4413      	add	r3, r2
 8001918:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001922:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8001926:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 8092 	beq.w	8001a54 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6818      	ldr	r0, [r3, #0]
 8001934:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001936:	6959      	ldr	r1, [r3, #20]
 8001938:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800193a:	88da      	ldrh	r2, [r3, #6]
 800193c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001940:	f005 fc4e 	bl	80071e0 <USB_ReadPMA>
 8001944:	e086      	b.n	8001a54 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001948:	78db      	ldrb	r3, [r3, #3]
 800194a:	2b02      	cmp	r3, #2
 800194c:	d10a      	bne.n	8001964 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800194e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001952:	461a      	mov	r2, r3
 8001954:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	f000 f9d9 	bl	8001d0e <HAL_PCD_EP_DB_Receive>
 800195c:	4603      	mov	r3, r0
 800195e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8001962:	e077      	b.n	8001a54 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	881b      	ldrh	r3, [r3, #0]
 8001974:	b29b      	uxth	r3, r3
 8001976:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800197a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800197e:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	441a      	add	r2, r3
 8001990:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001994:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001998:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800199c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	4413      	add	r3, r2
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d024      	beq.n	8001a0c <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	461a      	mov	r2, r3
 80019ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	4413      	add	r3, r2
 80019d6:	3302      	adds	r3, #2
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019ea:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80019ee:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d02e      	beq.n	8001a54 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6818      	ldr	r0, [r3, #0]
 80019fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019fc:	6959      	ldr	r1, [r3, #20]
 80019fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a00:	891a      	ldrh	r2, [r3, #8]
 8001a02:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a06:	f005 fbeb 	bl	80071e0 <USB_ReadPMA>
 8001a0a:	e023      	b.n	8001a54 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	461a      	mov	r2, r3
 8001a18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	4413      	add	r3, r2
 8001a20:	3306      	adds	r3, #6
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	6812      	ldr	r2, [r2, #0]
 8001a28:	4413      	add	r3, r2
 8001a2a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a34:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8001a38:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d009      	beq.n	8001a54 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a46:	6959      	ldr	r1, [r3, #20]
 8001a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a4a:	895a      	ldrh	r2, [r3, #10]
 8001a4c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a50:	f005 fbc6 	bl	80071e0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001a54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a56:	69da      	ldr	r2, [r3, #28]
 8001a58:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a5c:	441a      	add	r2, r3
 8001a5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a60:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001a62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a64:	695a      	ldr	r2, [r3, #20]
 8001a66:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001a6a:	441a      	add	r2, r3
 8001a6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a6e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001a70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d005      	beq.n	8001a84 <PCD_EP_ISR_Handler+0x514>
 8001a78:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8001a7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a7e:	691b      	ldr	r3, [r3, #16]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d206      	bcs.n	8001a92 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001a84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f007 f96a 	bl	8008d64 <HAL_PCD_DataOutStageCallback>
 8001a90:	e005      	b.n	8001a9e <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f003 fe7a 	bl	8005792 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001a9e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 8123 	beq.w	8001cf2 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8001aac:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	3310      	adds	r3, #16
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	881b      	ldrh	r3, [r3, #0]
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001ad6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ada:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	441a      	add	r2, r3
 8001aec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8001af0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001af4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001af8:	b29b      	uxth	r3, r3
 8001afa:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001afe:	78db      	ldrb	r3, [r3, #3]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	f040 80a2 	bne.w	8001c4a <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8001b06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b08:	2200      	movs	r2, #0
 8001b0a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001b0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b0e:	7b1b      	ldrb	r3, [r3, #12]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 8093 	beq.w	8001c3c <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001b16:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d046      	beq.n	8001bb0 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001b22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b24:	785b      	ldrb	r3, [r3, #1]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d126      	bne.n	8001b78 <PCD_EP_ISR_Handler+0x608>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3e:	4413      	add	r3, r2
 8001b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	011a      	lsls	r2, r3, #4
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	4413      	add	r3, r2
 8001b4c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001b50:	623b      	str	r3, [r7, #32]
 8001b52:	6a3b      	ldr	r3, [r7, #32]
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b5c:	b29a      	uxth	r2, r3
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	801a      	strh	r2, [r3, #0]
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	881b      	ldrh	r3, [r3, #0]
 8001b66:	b29b      	uxth	r3, r3
 8001b68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001b6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	6a3b      	ldr	r3, [r7, #32]
 8001b74:	801a      	strh	r2, [r3, #0]
 8001b76:	e061      	b.n	8001c3c <PCD_EP_ISR_Handler+0x6cc>
 8001b78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b7a:	785b      	ldrb	r3, [r3, #1]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d15d      	bne.n	8001c3c <PCD_EP_ISR_Handler+0x6cc>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	461a      	mov	r2, r3
 8001b92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b94:	4413      	add	r3, r2
 8001b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	011a      	lsls	r2, r3, #4
 8001b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba0:	4413      	add	r3, r2
 8001ba2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001baa:	2200      	movs	r2, #0
 8001bac:	801a      	strh	r2, [r3, #0]
 8001bae:	e045      	b.n	8001c3c <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bb8:	785b      	ldrb	r3, [r3, #1]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d126      	bne.n	8001c0c <PCD_EP_ISR_Handler+0x69c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	461a      	mov	r2, r3
 8001bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bd2:	4413      	add	r3, r2
 8001bd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	011a      	lsls	r2, r3, #4
 8001bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bde:	4413      	add	r3, r2
 8001be0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001be4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001be8:	881b      	ldrh	r3, [r3, #0]
 8001bea:	b29b      	uxth	r3, r3
 8001bec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bf4:	801a      	strh	r2, [r3, #0]
 8001bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bf8:	881b      	ldrh	r3, [r3, #0]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c08:	801a      	strh	r2, [r3, #0]
 8001c0a:	e017      	b.n	8001c3c <PCD_EP_ISR_Handler+0x6cc>
 8001c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c0e:	785b      	ldrb	r3, [r3, #1]
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d113      	bne.n	8001c3c <PCD_EP_ISR_Handler+0x6cc>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	461a      	mov	r2, r3
 8001c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c22:	4413      	add	r3, r2
 8001c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	011a      	lsls	r2, r3, #4
 8001c2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c2e:	4413      	add	r3, r2
 8001c30:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001c34:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c38:	2200      	movs	r2, #0
 8001c3a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001c3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4619      	mov	r1, r3
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f007 f8a9 	bl	8008d9a <HAL_PCD_DataInStageCallback>
 8001c48:	e053      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001c4a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d146      	bne.n	8001ce4 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	461a      	mov	r2, r3
 8001c62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	4413      	add	r3, r2
 8001c6a:	3302      	adds	r3, #2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	6812      	ldr	r2, [r2, #0]
 8001c72:	4413      	add	r3, r2
 8001c74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c78:	881b      	ldrh	r3, [r3, #0]
 8001c7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c7e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8001c82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c84:	699a      	ldr	r2, [r3, #24]
 8001c86:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d907      	bls.n	8001c9e <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8001c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c90:	699a      	ldr	r2, [r3, #24]
 8001c92:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001c96:	1ad2      	subs	r2, r2, r3
 8001c98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c9a:	619a      	str	r2, [r3, #24]
 8001c9c:	e002      	b.n	8001ca4 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8001c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ca6:	699b      	ldr	r3, [r3, #24]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d106      	bne.n	8001cba <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001cac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f007 f871 	bl	8008d9a <HAL_PCD_DataInStageCallback>
 8001cb8:	e01b      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001cba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cbc:	695a      	ldr	r2, [r3, #20]
 8001cbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001cc2:	441a      	add	r2, r3
 8001cc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cc6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cca:	69da      	ldr	r2, [r3, #28]
 8001ccc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001cd0:	441a      	add	r2, r3
 8001cd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cd4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f003 fd58 	bl	8005792 <USB_EPStartXfer>
 8001ce2:	e006      	b.n	8001cf2 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001ce4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001ce8:	461a      	mov	r2, r3
 8001cea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f91b 	bl	8001f28 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	b21b      	sxth	r3, r3
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f6ff ac3b 	blt.w	800157a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3758      	adds	r7, #88	@ 0x58
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}

08001d0e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b088      	sub	sp, #32
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	60f8      	str	r0, [r7, #12]
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001d1c:	88fb      	ldrh	r3, [r7, #6]
 8001d1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d07e      	beq.n	8001e24 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	461a      	mov	r2, r3
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	00db      	lsls	r3, r3, #3
 8001d38:	4413      	add	r3, r2
 8001d3a:	3302      	adds	r3, #2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	68fa      	ldr	r2, [r7, #12]
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	4413      	add	r3, r2
 8001d44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d4e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	699a      	ldr	r2, [r3, #24]
 8001d54:	8b7b      	ldrh	r3, [r7, #26]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d306      	bcc.n	8001d68 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	699a      	ldr	r2, [r3, #24]
 8001d5e:	8b7b      	ldrh	r3, [r7, #26]
 8001d60:	1ad2      	subs	r2, r2, r3
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	619a      	str	r2, [r3, #24]
 8001d66:	e002      	b.n	8001d6e <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d123      	bne.n	8001dbe <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	b29b      	uxth	r3, r3
 8001d88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001d8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d90:	833b      	strh	r3, [r7, #24]
 8001d92:	8b3b      	ldrh	r3, [r7, #24]
 8001d94:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001d98:	833b      	strh	r3, [r7, #24]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	441a      	add	r2, r3
 8001da8:	8b3b      	ldrh	r3, [r7, #24]
 8001daa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001dae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001db2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001dbe:	88fb      	ldrh	r3, [r7, #6]
 8001dc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d01f      	beq.n	8001e08 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	4413      	add	r3, r2
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001de2:	82fb      	strh	r3, [r7, #22]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	461a      	mov	r2, r3
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	441a      	add	r2, r3
 8001df2:	8afb      	ldrh	r3, [r7, #22]
 8001df4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001df8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001dfc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001e08:	8b7b      	ldrh	r3, [r7, #26]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 8087 	beq.w	8001f1e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6818      	ldr	r0, [r3, #0]
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	6959      	ldr	r1, [r3, #20]
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	891a      	ldrh	r2, [r3, #8]
 8001e1c:	8b7b      	ldrh	r3, [r7, #26]
 8001e1e:	f005 f9df 	bl	80071e0 <USB_ReadPMA>
 8001e22:	e07c      	b.n	8001f1e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	4413      	add	r3, r2
 8001e38:	3306      	adds	r3, #6
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	6812      	ldr	r2, [r2, #0]
 8001e40:	4413      	add	r3, r2
 8001e42:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e46:	881b      	ldrh	r3, [r3, #0]
 8001e48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e4c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	699a      	ldr	r2, [r3, #24]
 8001e52:	8b7b      	ldrh	r3, [r7, #26]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d306      	bcc.n	8001e66 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	699a      	ldr	r2, [r3, #24]
 8001e5c:	8b7b      	ldrh	r3, [r7, #26]
 8001e5e:	1ad2      	subs	r2, r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	619a      	str	r2, [r3, #24]
 8001e64:	e002      	b.n	8001e6c <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d123      	bne.n	8001ebc <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	461a      	mov	r2, r3
 8001e7a:	68bb      	ldr	r3, [r7, #8]
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4413      	add	r3, r2
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e8e:	83fb      	strh	r3, [r7, #30]
 8001e90:	8bfb      	ldrh	r3, [r7, #30]
 8001e92:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001e96:	83fb      	strh	r3, [r7, #30]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	441a      	add	r2, r3
 8001ea6:	8bfb      	ldrh	r3, [r7, #30]
 8001ea8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001eac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001eb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d11f      	bne.n	8001f06 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001edc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ee0:	83bb      	strh	r3, [r7, #28]
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	441a      	add	r2, r3
 8001ef0:	8bbb      	ldrh	r3, [r7, #28]
 8001ef2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001ef6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001efa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001efe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001f06:	8b7b      	ldrh	r3, [r7, #26]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d008      	beq.n	8001f1e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	6959      	ldr	r1, [r3, #20]
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	895a      	ldrh	r2, [r3, #10]
 8001f18:	8b7b      	ldrh	r3, [r7, #26]
 8001f1a:	f005 f961 	bl	80071e0 <USB_ReadPMA>
    }
  }

  return count;
 8001f1e:	8b7b      	ldrh	r3, [r7, #26]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3720      	adds	r7, #32
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b0a4      	sub	sp, #144	@ 0x90
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	4613      	mov	r3, r2
 8001f34:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 81dd 	beq.w	80022fc <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	00db      	lsls	r3, r3, #3
 8001f54:	4413      	add	r3, r2
 8001f56:	3302      	adds	r3, #2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	6812      	ldr	r2, [r2, #0]
 8001f5e:	4413      	add	r3, r2
 8001f60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f6a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	699a      	ldr	r2, [r3, #24]
 8001f72:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d907      	bls.n	8001f8a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	699a      	ldr	r2, [r3, #24]
 8001f7e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8001f82:	1ad2      	subs	r2, r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	619a      	str	r2, [r3, #24]
 8001f88:	e002      	b.n	8001f90 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f040 80b9 	bne.w	800210c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	785b      	ldrb	r3, [r3, #1]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d126      	bne.n	8001ff0 <HAL_PCD_EP_DB_Transmit+0xc8>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb6:	4413      	add	r3, r2
 8001fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	011a      	lsls	r2, r3, #4
 8001fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fc2:	4413      	add	r3, r2
 8001fc4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fcc:	881b      	ldrh	r3, [r3, #0]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fd8:	801a      	strh	r2, [r3, #0]
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fec:	801a      	strh	r2, [r3, #0]
 8001fee:	e01a      	b.n	8002026 <HAL_PCD_EP_DB_Transmit+0xfe>
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	785b      	ldrb	r3, [r3, #1]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d116      	bne.n	8002026 <HAL_PCD_EP_DB_Transmit+0xfe>
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002006:	b29b      	uxth	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800200c:	4413      	add	r3, r2
 800200e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	011a      	lsls	r2, r3, #4
 8002016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002018:	4413      	add	r3, r2
 800201a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800201e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002022:	2200      	movs	r2, #0
 8002024:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	627b      	str	r3, [r7, #36]	@ 0x24
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	785b      	ldrb	r3, [r3, #1]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d126      	bne.n	8002082 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002042:	b29b      	uxth	r3, r3
 8002044:	461a      	mov	r2, r3
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	4413      	add	r3, r2
 800204a:	61fb      	str	r3, [r7, #28]
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	011a      	lsls	r2, r3, #4
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	4413      	add	r3, r2
 8002056:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800205a:	61bb      	str	r3, [r7, #24]
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	b29b      	uxth	r3, r3
 8002062:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002066:	b29a      	uxth	r2, r3
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	801a      	strh	r2, [r3, #0]
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	881b      	ldrh	r3, [r3, #0]
 8002070:	b29b      	uxth	r3, r3
 8002072:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002076:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800207a:	b29a      	uxth	r2, r3
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	801a      	strh	r2, [r3, #0]
 8002080:	e017      	b.n	80020b2 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	785b      	ldrb	r3, [r3, #1]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d113      	bne.n	80020b2 <HAL_PCD_EP_DB_Transmit+0x18a>
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002092:	b29b      	uxth	r3, r3
 8002094:	461a      	mov	r2, r3
 8002096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002098:	4413      	add	r3, r2
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	011a      	lsls	r2, r3, #4
 80020a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a4:	4413      	add	r3, r2
 80020a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80020aa:	623b      	str	r3, [r7, #32]
 80020ac:	6a3b      	ldr	r3, [r7, #32]
 80020ae:	2200      	movs	r2, #0
 80020b0:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	4619      	mov	r1, r3
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f006 fe6e 	bl	8008d9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80020be:	88fb      	ldrh	r3, [r7, #6]
 80020c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f000 82fc 	beq.w	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	461a      	mov	r2, r3
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	881b      	ldrh	r3, [r3, #0]
 80020da:	b29b      	uxth	r3, r3
 80020dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80020e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020e4:	82fb      	strh	r3, [r7, #22]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	461a      	mov	r2, r3
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	441a      	add	r2, r3
 80020f4:	8afb      	ldrh	r3, [r7, #22]
 80020f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80020fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80020fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002106:	b29b      	uxth	r3, r3
 8002108:	8013      	strh	r3, [r2, #0]
 800210a:	e2da      	b.n	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800210c:	88fb      	ldrh	r3, [r7, #6]
 800210e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d021      	beq.n	800215a <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	461a      	mov	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	881b      	ldrh	r3, [r3, #0]
 8002126:	b29b      	uxth	r3, r3
 8002128:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800212c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002130:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	461a      	mov	r2, r3
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	441a      	add	r2, r3
 8002142:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800214a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800214e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002156:	b29b      	uxth	r3, r3
 8002158:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002160:	2b01      	cmp	r3, #1
 8002162:	f040 82ae 	bne.w	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800216e:	441a      	add	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	69da      	ldr	r2, [r3, #28]
 8002178:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800217c:	441a      	add	r2, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	6a1a      	ldr	r2, [r3, #32]
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	429a      	cmp	r2, r3
 800218c:	d30b      	bcc.n	80021a6 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	6a1a      	ldr	r2, [r3, #32]
 800219a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800219e:	1ad2      	subs	r2, r2, r3
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	621a      	str	r2, [r3, #32]
 80021a4:	e017      	b.n	80021d6 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d108      	bne.n	80021c0 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80021ae:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80021b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80021be:	e00a      	b.n	80021d6 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2200      	movs	r2, #0
 80021d4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	785b      	ldrb	r3, [r3, #1]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d165      	bne.n	80022aa <HAL_PCD_EP_DB_Transmit+0x382>
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	461a      	mov	r2, r3
 80021f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021f2:	4413      	add	r3, r2
 80021f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	011a      	lsls	r2, r3, #4
 80021fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021fe:	4413      	add	r3, r2
 8002200:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002204:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002208:	881b      	ldrh	r3, [r3, #0]
 800220a:	b29b      	uxth	r3, r3
 800220c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002210:	b29a      	uxth	r2, r3
 8002212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002214:	801a      	strh	r2, [r3, #0]
 8002216:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800221a:	2b00      	cmp	r3, #0
 800221c:	d10a      	bne.n	8002234 <HAL_PCD_EP_DB_Transmit+0x30c>
 800221e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	b29b      	uxth	r3, r3
 8002224:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002228:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800222c:	b29a      	uxth	r2, r3
 800222e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002230:	801a      	strh	r2, [r3, #0]
 8002232:	e057      	b.n	80022e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002234:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002238:	2b3e      	cmp	r3, #62	@ 0x3e
 800223a:	d818      	bhi.n	800226e <HAL_PCD_EP_DB_Transmit+0x346>
 800223c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002240:	085b      	lsrs	r3, r3, #1
 8002242:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002244:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	2b00      	cmp	r3, #0
 800224e:	d002      	beq.n	8002256 <HAL_PCD_EP_DB_Transmit+0x32e>
 8002250:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002252:	3301      	adds	r3, #1
 8002254:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002258:	881b      	ldrh	r3, [r3, #0]
 800225a:	b29a      	uxth	r2, r3
 800225c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800225e:	b29b      	uxth	r3, r3
 8002260:	029b      	lsls	r3, r3, #10
 8002262:	b29b      	uxth	r3, r3
 8002264:	4313      	orrs	r3, r2
 8002266:	b29a      	uxth	r2, r3
 8002268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226a:	801a      	strh	r2, [r3, #0]
 800226c:	e03a      	b.n	80022e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800226e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002272:	095b      	lsrs	r3, r3, #5
 8002274:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002276:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800227a:	f003 031f 	and.w	r3, r3, #31
 800227e:	2b00      	cmp	r3, #0
 8002280:	d102      	bne.n	8002288 <HAL_PCD_EP_DB_Transmit+0x360>
 8002282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002284:	3b01      	subs	r3, #1
 8002286:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	b29a      	uxth	r2, r3
 800228e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002290:	b29b      	uxth	r3, r3
 8002292:	029b      	lsls	r3, r3, #10
 8002294:	b29b      	uxth	r3, r3
 8002296:	4313      	orrs	r3, r2
 8002298:	b29b      	uxth	r3, r3
 800229a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800229e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022a6:	801a      	strh	r2, [r3, #0]
 80022a8:	e01c      	b.n	80022e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	785b      	ldrb	r3, [r3, #1]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d118      	bne.n	80022e4 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	461a      	mov	r2, r3
 80022c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022c6:	4413      	add	r3, r2
 80022c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	011a      	lsls	r2, r3, #4
 80022d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022d2:	4413      	add	r3, r2
 80022d4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80022d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80022da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022de:	b29a      	uxth	r2, r3
 80022e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022e2:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6818      	ldr	r0, [r3, #0]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	6959      	ldr	r1, [r3, #20]
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	891a      	ldrh	r2, [r3, #8]
 80022f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	f004 ff2c 	bl	8007152 <USB_WritePMA>
 80022fa:	e1e2      	b.n	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002304:	b29b      	uxth	r3, r3
 8002306:	461a      	mov	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	781b      	ldrb	r3, [r3, #0]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	3306      	adds	r3, #6
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	4413      	add	r3, r2
 800231a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002324:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	699a      	ldr	r2, [r3, #24]
 800232c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002330:	429a      	cmp	r2, r3
 8002332:	d307      	bcc.n	8002344 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	699a      	ldr	r2, [r3, #24]
 8002338:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800233c:	1ad2      	subs	r2, r2, r3
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	619a      	str	r2, [r3, #24]
 8002342:	e002      	b.n	800234a <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	2b00      	cmp	r3, #0
 8002350:	f040 80c0 	bne.w	80024d4 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	785b      	ldrb	r3, [r3, #1]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d126      	bne.n	80023aa <HAL_PCD_EP_DB_Transmit+0x482>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800236a:	b29b      	uxth	r3, r3
 800236c:	461a      	mov	r2, r3
 800236e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002370:	4413      	add	r3, r2
 8002372:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	011a      	lsls	r2, r3, #4
 800237a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800237c:	4413      	add	r3, r2
 800237e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002382:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002384:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002386:	881b      	ldrh	r3, [r3, #0]
 8002388:	b29b      	uxth	r3, r3
 800238a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800238e:	b29a      	uxth	r2, r3
 8002390:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002392:	801a      	strh	r2, [r3, #0]
 8002394:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002396:	881b      	ldrh	r3, [r3, #0]
 8002398:	b29b      	uxth	r3, r3
 800239a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800239e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023a6:	801a      	strh	r2, [r3, #0]
 80023a8:	e01a      	b.n	80023e0 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	785b      	ldrb	r3, [r3, #1]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d116      	bne.n	80023e0 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	461a      	mov	r2, r3
 80023c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023c6:	4413      	add	r3, r2
 80023c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	011a      	lsls	r2, r3, #4
 80023d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023d2:	4413      	add	r3, r2
 80023d4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80023d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80023da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80023dc:	2200      	movs	r2, #0
 80023de:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	677b      	str	r3, [r7, #116]	@ 0x74
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	785b      	ldrb	r3, [r3, #1]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d12b      	bne.n	8002446 <HAL_PCD_EP_DB_Transmit+0x51e>
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	461a      	mov	r2, r3
 8002400:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002402:	4413      	add	r3, r2
 8002404:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	011a      	lsls	r2, r3, #4
 800240c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800240e:	4413      	add	r3, r2
 8002410:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002414:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002418:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	b29b      	uxth	r3, r3
 8002420:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002424:	b29a      	uxth	r2, r3
 8002426:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800242a:	801a      	strh	r2, [r3, #0]
 800242c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	b29b      	uxth	r3, r3
 8002434:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002438:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800243c:	b29a      	uxth	r2, r3
 800243e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002442:	801a      	strh	r2, [r3, #0]
 8002444:	e017      	b.n	8002476 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	785b      	ldrb	r3, [r3, #1]
 800244a:	2b01      	cmp	r3, #1
 800244c:	d113      	bne.n	8002476 <HAL_PCD_EP_DB_Transmit+0x54e>
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002456:	b29b      	uxth	r3, r3
 8002458:	461a      	mov	r2, r3
 800245a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800245c:	4413      	add	r3, r2
 800245e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	011a      	lsls	r2, r3, #4
 8002466:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002468:	4413      	add	r3, r2
 800246a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800246e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002470:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002472:	2200      	movs	r2, #0
 8002474:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	4619      	mov	r1, r3
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f006 fc8c 	bl	8008d9a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002488:	2b00      	cmp	r3, #0
 800248a:	f040 811a 	bne.w	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	461a      	mov	r2, r3
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	4413      	add	r3, r2
 800249c:	881b      	ldrh	r3, [r3, #0]
 800249e:	b29b      	uxth	r3, r3
 80024a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024a8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	461a      	mov	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	441a      	add	r2, r3
 80024ba:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80024be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	8013      	strh	r3, [r2, #0]
 80024d2:	e0f6      	b.n	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80024d4:	88fb      	ldrh	r3, [r7, #6]
 80024d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d121      	bne.n	8002522 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	4413      	add	r3, r2
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	b29b      	uxth	r3, r3
 80024f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024f8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	441a      	add	r2, r3
 800250a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800250e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002512:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002516:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800251a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800251e:	b29b      	uxth	r3, r3
 8002520:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002528:	2b01      	cmp	r3, #1
 800252a:	f040 80ca 	bne.w	80026c2 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	695a      	ldr	r2, [r3, #20]
 8002532:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002536:	441a      	add	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	69da      	ldr	r2, [r3, #28]
 8002540:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002544:	441a      	add	r2, r3
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	6a1a      	ldr	r2, [r3, #32]
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	429a      	cmp	r2, r3
 8002554:	d30b      	bcc.n	800256e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	6a1a      	ldr	r2, [r3, #32]
 8002562:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002566:	1ad2      	subs	r2, r2, r3
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	621a      	str	r2, [r3, #32]
 800256c:	e017      	b.n	800259e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d108      	bne.n	8002588 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002576:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800257a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2200      	movs	r2, #0
 8002582:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002586:	e00a      	b.n	800259e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	6a1b      	ldr	r3, [r3, #32]
 800258c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	2200      	movs	r2, #0
 8002594:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	785b      	ldrb	r3, [r3, #1]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d165      	bne.n	8002678 <HAL_PCD_EP_DB_Transmit+0x750>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	461a      	mov	r2, r3
 80025be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025c0:	4413      	add	r3, r2
 80025c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	011a      	lsls	r2, r3, #4
 80025ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025cc:	4413      	add	r3, r2
 80025ce:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80025d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80025d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025d6:	881b      	ldrh	r3, [r3, #0]
 80025d8:	b29b      	uxth	r3, r3
 80025da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025de:	b29a      	uxth	r2, r3
 80025e0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025e2:	801a      	strh	r2, [r3, #0]
 80025e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10a      	bne.n	8002602 <HAL_PCD_EP_DB_Transmit+0x6da>
 80025ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025fe:	801a      	strh	r2, [r3, #0]
 8002600:	e054      	b.n	80026ac <HAL_PCD_EP_DB_Transmit+0x784>
 8002602:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002606:	2b3e      	cmp	r3, #62	@ 0x3e
 8002608:	d818      	bhi.n	800263c <HAL_PCD_EP_DB_Transmit+0x714>
 800260a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800260e:	085b      	lsrs	r3, r3, #1
 8002610:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002612:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d002      	beq.n	8002624 <HAL_PCD_EP_DB_Transmit+0x6fc>
 800261e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002620:	3301      	adds	r3, #1
 8002622:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002624:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002626:	881b      	ldrh	r3, [r3, #0]
 8002628:	b29a      	uxth	r2, r3
 800262a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800262c:	b29b      	uxth	r3, r3
 800262e:	029b      	lsls	r3, r3, #10
 8002630:	b29b      	uxth	r3, r3
 8002632:	4313      	orrs	r3, r2
 8002634:	b29a      	uxth	r2, r3
 8002636:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002638:	801a      	strh	r2, [r3, #0]
 800263a:	e037      	b.n	80026ac <HAL_PCD_EP_DB_Transmit+0x784>
 800263c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002640:	095b      	lsrs	r3, r3, #5
 8002642:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002644:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002648:	f003 031f 	and.w	r3, r3, #31
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <HAL_PCD_EP_DB_Transmit+0x72e>
 8002650:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002652:	3b01      	subs	r3, #1
 8002654:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002656:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	b29a      	uxth	r2, r3
 800265c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800265e:	b29b      	uxth	r3, r3
 8002660:	029b      	lsls	r3, r3, #10
 8002662:	b29b      	uxth	r3, r3
 8002664:	4313      	orrs	r3, r2
 8002666:	b29b      	uxth	r3, r3
 8002668:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800266c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002670:	b29a      	uxth	r2, r3
 8002672:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002674:	801a      	strh	r2, [r3, #0]
 8002676:	e019      	b.n	80026ac <HAL_PCD_EP_DB_Transmit+0x784>
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	785b      	ldrb	r3, [r3, #1]
 800267c:	2b01      	cmp	r3, #1
 800267e:	d115      	bne.n	80026ac <HAL_PCD_EP_DB_Transmit+0x784>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002688:	b29b      	uxth	r3, r3
 800268a:	461a      	mov	r2, r3
 800268c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800268e:	4413      	add	r3, r2
 8002690:	657b      	str	r3, [r7, #84]	@ 0x54
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	011a      	lsls	r2, r3, #4
 8002698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800269a:	4413      	add	r3, r2
 800269c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80026a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80026a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026aa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	6818      	ldr	r0, [r3, #0]
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	6959      	ldr	r1, [r3, #20]
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	895a      	ldrh	r2, [r3, #10]
 80026b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80026bc:	b29b      	uxth	r3, r3
 80026be:	f004 fd48 	bl	8007152 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	4413      	add	r3, r2
 80026d0:	881b      	ldrh	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80026dc:	82bb      	strh	r3, [r7, #20]
 80026de:	8abb      	ldrh	r3, [r7, #20]
 80026e0:	f083 0310 	eor.w	r3, r3, #16
 80026e4:	82bb      	strh	r3, [r7, #20]
 80026e6:	8abb      	ldrh	r3, [r7, #20]
 80026e8:	f083 0320 	eor.w	r3, r3, #32
 80026ec:	82bb      	strh	r3, [r7, #20]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	441a      	add	r2, r3
 80026fc:	8abb      	ldrh	r3, [r7, #20]
 80026fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002702:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800270a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800270e:	b29b      	uxth	r3, r3
 8002710:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3790      	adds	r7, #144	@ 0x90
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800271c:	b480      	push	{r7}
 800271e:	b087      	sub	sp, #28
 8002720:	af00      	add	r7, sp, #0
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	607b      	str	r3, [r7, #4]
 8002726:	460b      	mov	r3, r1
 8002728:	817b      	strh	r3, [r7, #10]
 800272a:	4613      	mov	r3, r2
 800272c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800272e:	897b      	ldrh	r3, [r7, #10]
 8002730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002734:	b29b      	uxth	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00b      	beq.n	8002752 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800273a:	897b      	ldrh	r3, [r7, #10]
 800273c:	f003 0207 	and.w	r2, r3, #7
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	3310      	adds	r3, #16
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	4413      	add	r3, r2
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	e009      	b.n	8002766 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002752:	897a      	ldrh	r2, [r7, #10]
 8002754:	4613      	mov	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	00db      	lsls	r3, r3, #3
 800275c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	4413      	add	r3, r2
 8002764:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002766:	893b      	ldrh	r3, [r7, #8]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d107      	bne.n	800277c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	2200      	movs	r2, #0
 8002770:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	b29a      	uxth	r2, r3
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	80da      	strh	r2, [r3, #6]
 800277a:	e00b      	b.n	8002794 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	2201      	movs	r2, #1
 8002780:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	b29a      	uxth	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	0c1b      	lsrs	r3, r3, #16
 800278e:	b29a      	uxth	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	371c      	adds	r7, #28
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
	...

080027a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027b4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d102      	bne.n	80027ca <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	f000 bff4 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 816d 	beq.w	8002aba <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027e0:	4bb4      	ldr	r3, [pc, #720]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f003 030c 	and.w	r3, r3, #12
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d00c      	beq.n	8002806 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027ec:	4bb1      	ldr	r3, [pc, #708]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 030c 	and.w	r3, r3, #12
 80027f4:	2b08      	cmp	r3, #8
 80027f6:	d157      	bne.n	80028a8 <HAL_RCC_OscConfig+0x104>
 80027f8:	4bae      	ldr	r3, [pc, #696]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002804:	d150      	bne.n	80028a8 <HAL_RCC_OscConfig+0x104>
 8002806:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800280a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002812:	fa93 f3a3 	rbit	r3, r3
 8002816:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800281a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281e:	fab3 f383 	clz	r3, r3
 8002822:	b2db      	uxtb	r3, r3
 8002824:	2b3f      	cmp	r3, #63	@ 0x3f
 8002826:	d802      	bhi.n	800282e <HAL_RCC_OscConfig+0x8a>
 8002828:	4ba2      	ldr	r3, [pc, #648]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	e015      	b.n	800285a <HAL_RCC_OscConfig+0xb6>
 800282e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002832:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002842:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002846:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800284a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 800284e:	fa93 f3a3 	rbit	r3, r3
 8002852:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002856:	4b97      	ldr	r3, [pc, #604]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800285e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002862:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002866:	fa92 f2a2 	rbit	r2, r2
 800286a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 800286e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002872:	fab2 f282 	clz	r2, r2
 8002876:	b2d2      	uxtb	r2, r2
 8002878:	f042 0220 	orr.w	r2, r2, #32
 800287c:	b2d2      	uxtb	r2, r2
 800287e:	f002 021f 	and.w	r2, r2, #31
 8002882:	2101      	movs	r1, #1
 8002884:	fa01 f202 	lsl.w	r2, r1, r2
 8002888:	4013      	ands	r3, r2
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 8114 	beq.w	8002ab8 <HAL_RCC_OscConfig+0x314>
 8002890:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002894:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	f040 810b 	bne.w	8002ab8 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	f000 bf85 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028b8:	d106      	bne.n	80028c8 <HAL_RCC_OscConfig+0x124>
 80028ba:	4b7e      	ldr	r3, [pc, #504]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a7d      	ldr	r2, [pc, #500]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80028c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c4:	6013      	str	r3, [r2, #0]
 80028c6:	e036      	b.n	8002936 <HAL_RCC_OscConfig+0x192>
 80028c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d10c      	bne.n	80028f2 <HAL_RCC_OscConfig+0x14e>
 80028d8:	4b76      	ldr	r3, [pc, #472]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a75      	ldr	r2, [pc, #468]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80028de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028e2:	6013      	str	r3, [r2, #0]
 80028e4:	4b73      	ldr	r3, [pc, #460]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a72      	ldr	r2, [pc, #456]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80028ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	e021      	b.n	8002936 <HAL_RCC_OscConfig+0x192>
 80028f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002902:	d10c      	bne.n	800291e <HAL_RCC_OscConfig+0x17a>
 8002904:	4b6b      	ldr	r3, [pc, #428]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a6a      	ldr	r2, [pc, #424]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 800290a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	4b68      	ldr	r3, [pc, #416]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a67      	ldr	r2, [pc, #412]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002916:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800291a:	6013      	str	r3, [r2, #0]
 800291c:	e00b      	b.n	8002936 <HAL_RCC_OscConfig+0x192>
 800291e:	4b65      	ldr	r3, [pc, #404]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a64      	ldr	r2, [pc, #400]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002924:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002928:	6013      	str	r3, [r2, #0]
 800292a:	4b62      	ldr	r3, [pc, #392]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a61      	ldr	r2, [pc, #388]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002930:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002934:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002936:	4b5f      	ldr	r3, [pc, #380]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293a:	f023 020f 	bic.w	r2, r3, #15
 800293e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002942:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	495a      	ldr	r1, [pc, #360]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 800294c:	4313      	orrs	r3, r2
 800294e:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002950:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002954:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d054      	beq.n	8002a0a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002960:	f7fd ffa6 	bl	80008b0 <HAL_GetTick>
 8002964:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002968:	e00a      	b.n	8002980 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800296a:	f7fd ffa1 	bl	80008b0 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	@ 0x64
 8002978:	d902      	bls.n	8002980 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	f000 bf19 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
 8002980:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002984:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002988:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800298c:	fa93 f3a3 	rbit	r3, r3
 8002990:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002994:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002998:	fab3 f383 	clz	r3, r3
 800299c:	b2db      	uxtb	r3, r3
 800299e:	2b3f      	cmp	r3, #63	@ 0x3f
 80029a0:	d802      	bhi.n	80029a8 <HAL_RCC_OscConfig+0x204>
 80029a2:	4b44      	ldr	r3, [pc, #272]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	e015      	b.n	80029d4 <HAL_RCC_OscConfig+0x230>
 80029a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029ac:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80029b4:	fa93 f3a3 	rbit	r3, r3
 80029b8:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80029bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80029c0:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80029c4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80029c8:	fa93 f3a3 	rbit	r3, r3
 80029cc:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80029d0:	4b38      	ldr	r3, [pc, #224]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 80029d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80029d8:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80029dc:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80029e0:	fa92 f2a2 	rbit	r2, r2
 80029e4:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 80029e8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 80029ec:	fab2 f282 	clz	r2, r2
 80029f0:	b2d2      	uxtb	r2, r2
 80029f2:	f042 0220 	orr.w	r2, r2, #32
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	f002 021f 	and.w	r2, r2, #31
 80029fc:	2101      	movs	r1, #1
 80029fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002a02:	4013      	ands	r3, r2
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0b0      	beq.n	800296a <HAL_RCC_OscConfig+0x1c6>
 8002a08:	e057      	b.n	8002aba <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0a:	f7fd ff51 	bl	80008b0 <HAL_GetTick>
 8002a0e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a12:	e00a      	b.n	8002a2a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a14:	f7fd ff4c 	bl	80008b0 <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b64      	cmp	r3, #100	@ 0x64
 8002a22:	d902      	bls.n	8002a2a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	f000 bec4 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
 8002a2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a2e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002a36:	fa93 f3a3 	rbit	r3, r3
 8002a3a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002a3e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a4a:	d802      	bhi.n	8002a52 <HAL_RCC_OscConfig+0x2ae>
 8002a4c:	4b19      	ldr	r3, [pc, #100]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	e015      	b.n	8002a7e <HAL_RCC_OscConfig+0x2da>
 8002a52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a56:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002a5e:	fa93 f3a3 	rbit	r3, r3
 8002a62:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002a66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a6a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002a6e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002a72:	fa93 f3a3 	rbit	r3, r3
 8002a76:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab4 <HAL_RCC_OscConfig+0x310>)
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a82:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002a86:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002a8a:	fa92 f2a2 	rbit	r2, r2
 8002a8e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002a92:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002a96:	fab2 f282 	clz	r2, r2
 8002a9a:	b2d2      	uxtb	r2, r2
 8002a9c:	f042 0220 	orr.w	r2, r2, #32
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	f002 021f 	and.w	r2, r2, #31
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aac:	4013      	ands	r3, r2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d1b0      	bne.n	8002a14 <HAL_RCC_OscConfig+0x270>
 8002ab2:	e002      	b.n	8002aba <HAL_RCC_OscConfig+0x316>
 8002ab4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002abe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 816c 	beq.w	8002da8 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002ad0:	4bcc      	ldr	r3, [pc, #816]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f003 030c 	and.w	r3, r3, #12
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d00b      	beq.n	8002af4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002adc:	4bc9      	ldr	r3, [pc, #804]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 030c 	and.w	r3, r3, #12
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d16d      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x420>
 8002ae8:	4bc6      	ldr	r3, [pc, #792]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d167      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x420>
 8002af4:	2302      	movs	r3, #2
 8002af6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002afe:	fa93 f3a3 	rbit	r3, r3
 8002b02:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002b06:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b0a:	fab3 f383 	clz	r3, r3
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b12:	d802      	bhi.n	8002b1a <HAL_RCC_OscConfig+0x376>
 8002b14:	4bbb      	ldr	r3, [pc, #748]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	e013      	b.n	8002b42 <HAL_RCC_OscConfig+0x39e>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b20:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002b24:	fa93 f3a3 	rbit	r3, r3
 8002b28:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002b32:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002b36:	fa93 f3a3 	rbit	r3, r3
 8002b3a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002b3e:	4bb1      	ldr	r3, [pc, #708]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	2202      	movs	r2, #2
 8002b44:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002b48:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002b4c:	fa92 f2a2 	rbit	r2, r2
 8002b50:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002b54:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002b58:	fab2 f282 	clz	r2, r2
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	f042 0220 	orr.w	r2, r2, #32
 8002b62:	b2d2      	uxtb	r2, r2
 8002b64:	f002 021f 	and.w	r2, r2, #31
 8002b68:	2101      	movs	r1, #1
 8002b6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b6e:	4013      	ands	r3, r2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <HAL_RCC_OscConfig+0x3e6>
 8002b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	691b      	ldr	r3, [r3, #16]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d002      	beq.n	8002b8a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	f000 be14 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b8a:	4b9e      	ldr	r3, [pc, #632]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	21f8      	movs	r1, #248	@ 0xf8
 8002ba0:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba4:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002ba8:	fa91 f1a1 	rbit	r1, r1
 8002bac:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002bb0:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002bb4:	fab1 f181 	clz	r1, r1
 8002bb8:	b2c9      	uxtb	r1, r1
 8002bba:	408b      	lsls	r3, r1
 8002bbc:	4991      	ldr	r1, [pc, #580]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bc2:	e0f1      	b.n	8002da8 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f000 8083 	beq.w	8002cdc <HAL_RCC_OscConfig+0x538>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bdc:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002be0:	fa93 f3a3 	rbit	r3, r3
 8002be4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002be8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bec:	fab3 f383 	clz	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bf6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	2301      	movs	r3, #1
 8002c00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c02:	f7fd fe55 	bl	80008b0 <HAL_GetTick>
 8002c06:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c0a:	e00a      	b.n	8002c22 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c0c:	f7fd fe50 	bl	80008b0 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d902      	bls.n	8002c22 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	f000 bdc8 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
 8002c22:	2302      	movs	r3, #2
 8002c24:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c28:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002c2c:	fa93 f3a3 	rbit	r3, r3
 8002c30:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002c34:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c38:	fab3 f383 	clz	r3, r3
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c40:	d802      	bhi.n	8002c48 <HAL_RCC_OscConfig+0x4a4>
 8002c42:	4b70      	ldr	r3, [pc, #448]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	e013      	b.n	8002c70 <HAL_RCC_OscConfig+0x4cc>
 8002c48:	2302      	movs	r3, #2
 8002c4a:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002c52:	fa93 f3a3 	rbit	r3, r3
 8002c56:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002c60:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002c64:	fa93 f3a3 	rbit	r3, r3
 8002c68:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002c6c:	4b65      	ldr	r3, [pc, #404]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	2202      	movs	r2, #2
 8002c72:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002c76:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002c7a:	fa92 f2a2 	rbit	r2, r2
 8002c7e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002c82:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002c86:	fab2 f282 	clz	r2, r2
 8002c8a:	b2d2      	uxtb	r2, r2
 8002c8c:	f042 0220 	orr.w	r2, r2, #32
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	f002 021f 	and.w	r2, r2, #31
 8002c96:	2101      	movs	r1, #1
 8002c98:	fa01 f202 	lsl.w	r2, r1, r2
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0b4      	beq.n	8002c0c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca2:	4b58      	ldr	r3, [pc, #352]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	21f8      	movs	r1, #248	@ 0xf8
 8002cb8:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbc:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002cc0:	fa91 f1a1 	rbit	r1, r1
 8002cc4:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002cc8:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002ccc:	fab1 f181 	clz	r1, r1
 8002cd0:	b2c9      	uxtb	r1, r1
 8002cd2:	408b      	lsls	r3, r1
 8002cd4:	494b      	ldr	r1, [pc, #300]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	600b      	str	r3, [r1, #0]
 8002cda:	e065      	b.n	8002da8 <HAL_RCC_OscConfig+0x604>
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002ce6:	fa93 f3a3 	rbit	r3, r3
 8002cea:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002cee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cf2:	fab3 f383 	clz	r3, r3
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002cfc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	461a      	mov	r2, r3
 8002d04:	2300      	movs	r3, #0
 8002d06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fd fdd2 	bl	80008b0 <HAL_GetTick>
 8002d0c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d10:	e00a      	b.n	8002d28 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d12:	f7fd fdcd 	bl	80008b0 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d902      	bls.n	8002d28 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	f000 bd45 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002d32:	fa93 f3a3 	rbit	r3, r3
 8002d36:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002d3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d3e:	fab3 f383 	clz	r3, r3
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d46:	d802      	bhi.n	8002d4e <HAL_RCC_OscConfig+0x5aa>
 8002d48:	4b2e      	ldr	r3, [pc, #184]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	e013      	b.n	8002d76 <HAL_RCC_OscConfig+0x5d2>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d54:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002d58:	fa93 f3a3 	rbit	r3, r3
 8002d5c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002d60:	2302      	movs	r3, #2
 8002d62:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002d66:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002d6a:	fa93 f3a3 	rbit	r3, r3
 8002d6e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002d72:	4b24      	ldr	r3, [pc, #144]	@ (8002e04 <HAL_RCC_OscConfig+0x660>)
 8002d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d76:	2202      	movs	r2, #2
 8002d78:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002d7c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002d80:	fa92 f2a2 	rbit	r2, r2
 8002d84:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002d88:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002d8c:	fab2 f282 	clz	r2, r2
 8002d90:	b2d2      	uxtb	r2, r2
 8002d92:	f042 0220 	orr.w	r2, r2, #32
 8002d96:	b2d2      	uxtb	r2, r2
 8002d98:	f002 021f 	and.w	r2, r2, #31
 8002d9c:	2101      	movs	r1, #1
 8002d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002da2:	4013      	ands	r3, r2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1b4      	bne.n	8002d12 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002da8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8115 	beq.w	8002fe8 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699b      	ldr	r3, [r3, #24]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d07e      	beq.n	8002ecc <HAL_RCC_OscConfig+0x728>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002dd8:	fa93 f3a3 	rbit	r3, r3
 8002ddc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002de0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002de4:	fab3 f383 	clz	r3, r3
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	461a      	mov	r2, r3
 8002dec:	4b06      	ldr	r3, [pc, #24]	@ (8002e08 <HAL_RCC_OscConfig+0x664>)
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	461a      	mov	r2, r3
 8002df4:	2301      	movs	r3, #1
 8002df6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002df8:	f7fd fd5a 	bl	80008b0 <HAL_GetTick>
 8002dfc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e00:	e00f      	b.n	8002e22 <HAL_RCC_OscConfig+0x67e>
 8002e02:	bf00      	nop
 8002e04:	40021000 	.word	0x40021000
 8002e08:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e0c:	f7fd fd50 	bl	80008b0 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d902      	bls.n	8002e22 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	f000 bcc8 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
 8002e22:	2302      	movs	r3, #2
 8002e24:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002e2c:	fa93 f3a3 	rbit	r3, r3
 8002e30:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002e34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e38:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e44:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	fa93 f2a3 	rbit	r2, r3
 8002e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002e60:	2202      	movs	r2, #2
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	fa93 f2a3 	rbit	r2, r3
 8002e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e76:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e7a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e7c:	4bb0      	ldr	r3, [pc, #704]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8002e7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e84:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002e88:	2102      	movs	r1, #2
 8002e8a:	6019      	str	r1, [r3, #0]
 8002e8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e90:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	fa93 f1a3 	rbit	r1, r3
 8002e9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e9e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002ea2:	6019      	str	r1, [r3, #0]
  return result;
 8002ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ea8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	f003 031f 	and.w	r3, r3, #31
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0a0      	beq.n	8002e0c <HAL_RCC_OscConfig+0x668>
 8002eca:	e08d      	b.n	8002fe8 <HAL_RCC_OscConfig+0x844>
 8002ecc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ed0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002edc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	fa93 f2a3 	rbit	r2, r3
 8002ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eea:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002eee:	601a      	str	r2, [r3, #0]
  return result;
 8002ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002ef8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002efa:	fab3 f383 	clz	r3, r3
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	4b90      	ldr	r3, [pc, #576]	@ (8003144 <HAL_RCC_OscConfig+0x9a0>)
 8002f04:	4413      	add	r3, r2
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	461a      	mov	r2, r3
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f0e:	f7fd fccf 	bl	80008b0 <HAL_GetTick>
 8002f12:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f16:	e00a      	b.n	8002f2e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f18:	f7fd fcca 	bl	80008b0 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d902      	bls.n	8002f2e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	f000 bc42 	b.w	80037b2 <HAL_RCC_OscConfig+0x100e>
 8002f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f32:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002f36:	2202      	movs	r2, #2
 8002f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f3e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	fa93 f2a3 	rbit	r2, r3
 8002f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f4c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f56:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f62:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	fa93 f2a3 	rbit	r2, r3
 8002f6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f70:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f7a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002f7e:	2202      	movs	r2, #2
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f86:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	fa93 f2a3 	rbit	r2, r3
 8002f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f94:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002f98:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f9a:	4b69      	ldr	r3, [pc, #420]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8002f9c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fa2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fa6:	2102      	movs	r1, #2
 8002fa8:	6019      	str	r1, [r3, #0]
 8002faa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fae:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	fa93 f1a3 	rbit	r1, r3
 8002fb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fbc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fc0:	6019      	str	r1, [r3, #0]
  return result;
 8002fc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	fab3 f383 	clz	r3, r3
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	f003 031f 	and.w	r3, r3, #31
 8002fdc:	2101      	movs	r1, #1
 8002fde:	fa01 f303 	lsl.w	r3, r1, r3
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d197      	bne.n	8002f18 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fec:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 819e 	beq.w	800333a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ffe:	2300      	movs	r3, #0
 8003000:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003004:	4b4e      	ldr	r3, [pc, #312]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d116      	bne.n	800303e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003010:	4b4b      	ldr	r3, [pc, #300]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	4a4a      	ldr	r2, [pc, #296]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800301a:	61d3      	str	r3, [r2, #28]
 800301c:	4b48      	ldr	r3, [pc, #288]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003028:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003032:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003036:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003038:	2301      	movs	r3, #1
 800303a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800303e:	4b42      	ldr	r3, [pc, #264]	@ (8003148 <HAL_RCC_OscConfig+0x9a4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003046:	2b00      	cmp	r3, #0
 8003048:	d11a      	bne.n	8003080 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800304a:	4b3f      	ldr	r3, [pc, #252]	@ (8003148 <HAL_RCC_OscConfig+0x9a4>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a3e      	ldr	r2, [pc, #248]	@ (8003148 <HAL_RCC_OscConfig+0x9a4>)
 8003050:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003054:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003056:	f7fd fc2b 	bl	80008b0 <HAL_GetTick>
 800305a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800305e:	e009      	b.n	8003074 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003060:	f7fd fc26 	bl	80008b0 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b64      	cmp	r3, #100	@ 0x64
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e39e      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003074:	4b34      	ldr	r3, [pc, #208]	@ (8003148 <HAL_RCC_OscConfig+0x9a4>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0ef      	beq.n	8003060 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003080:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003084:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d106      	bne.n	800309e <HAL_RCC_OscConfig+0x8fa>
 8003090:	4b2b      	ldr	r3, [pc, #172]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	4a2a      	ldr	r2, [pc, #168]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003096:	f043 0301 	orr.w	r3, r3, #1
 800309a:	6213      	str	r3, [r2, #32]
 800309c:	e035      	b.n	800310a <HAL_RCC_OscConfig+0x966>
 800309e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d10c      	bne.n	80030c8 <HAL_RCC_OscConfig+0x924>
 80030ae:	4b24      	ldr	r3, [pc, #144]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030b0:	6a1b      	ldr	r3, [r3, #32]
 80030b2:	4a23      	ldr	r2, [pc, #140]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030b4:	f023 0301 	bic.w	r3, r3, #1
 80030b8:	6213      	str	r3, [r2, #32]
 80030ba:	4b21      	ldr	r3, [pc, #132]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030bc:	6a1b      	ldr	r3, [r3, #32]
 80030be:	4a20      	ldr	r2, [pc, #128]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030c0:	f023 0304 	bic.w	r3, r3, #4
 80030c4:	6213      	str	r3, [r2, #32]
 80030c6:	e020      	b.n	800310a <HAL_RCC_OscConfig+0x966>
 80030c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030cc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	2b05      	cmp	r3, #5
 80030d6:	d10c      	bne.n	80030f2 <HAL_RCC_OscConfig+0x94e>
 80030d8:	4b19      	ldr	r3, [pc, #100]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030da:	6a1b      	ldr	r3, [r3, #32]
 80030dc:	4a18      	ldr	r2, [pc, #96]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030de:	f043 0304 	orr.w	r3, r3, #4
 80030e2:	6213      	str	r3, [r2, #32]
 80030e4:	4b16      	ldr	r3, [pc, #88]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	4a15      	ldr	r2, [pc, #84]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030ea:	f043 0301 	orr.w	r3, r3, #1
 80030ee:	6213      	str	r3, [r2, #32]
 80030f0:	e00b      	b.n	800310a <HAL_RCC_OscConfig+0x966>
 80030f2:	4b13      	ldr	r3, [pc, #76]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4a12      	ldr	r2, [pc, #72]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 80030f8:	f023 0301 	bic.w	r3, r3, #1
 80030fc:	6213      	str	r3, [r2, #32]
 80030fe:	4b10      	ldr	r3, [pc, #64]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003100:	6a1b      	ldr	r3, [r3, #32]
 8003102:	4a0f      	ldr	r2, [pc, #60]	@ (8003140 <HAL_RCC_OscConfig+0x99c>)
 8003104:	f023 0304 	bic.w	r3, r3, #4
 8003108:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800310a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800310e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	2b00      	cmp	r3, #0
 8003118:	f000 8087 	beq.w	800322a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800311c:	f7fd fbc8 	bl	80008b0 <HAL_GetTick>
 8003120:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003124:	e012      	b.n	800314c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003126:	f7fd fbc3 	bl	80008b0 <HAL_GetTick>
 800312a:	4602      	mov	r2, r0
 800312c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003136:	4293      	cmp	r3, r2
 8003138:	d908      	bls.n	800314c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e339      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
 800313e:	bf00      	nop
 8003140:	40021000 	.word	0x40021000
 8003144:	10908120 	.word	0x10908120
 8003148:	40007000 	.word	0x40007000
 800314c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003150:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003154:	2202      	movs	r2, #2
 8003156:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	fa93 f2a3 	rbit	r2, r3
 8003166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003174:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003178:	2202      	movs	r2, #2
 800317a:	601a      	str	r2, [r3, #0]
 800317c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003180:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	fa93 f2a3 	rbit	r2, r3
 800318a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003192:	601a      	str	r2, [r3, #0]
  return result;
 8003194:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003198:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800319c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319e:	fab3 f383 	clz	r3, r3
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d102      	bne.n	80031b4 <HAL_RCC_OscConfig+0xa10>
 80031ae:	4b98      	ldr	r3, [pc, #608]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	e013      	b.n	80031dc <HAL_RCC_OscConfig+0xa38>
 80031b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80031bc:	2202      	movs	r2, #2
 80031be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031c4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	fa93 f2a3 	rbit	r2, r3
 80031ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d2:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	4b8d      	ldr	r3, [pc, #564]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 80031da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031dc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031e0:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80031e4:	2102      	movs	r1, #2
 80031e6:	6011      	str	r1, [r2, #0]
 80031e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031ec:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80031f0:	6812      	ldr	r2, [r2, #0]
 80031f2:	fa92 f1a2 	rbit	r1, r2
 80031f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80031fa:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80031fe:	6011      	str	r1, [r2, #0]
  return result;
 8003200:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003204:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	fab2 f282 	clz	r2, r2
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	f002 021f 	and.w	r2, r2, #31
 800321a:	2101      	movs	r1, #1
 800321c:	fa01 f202 	lsl.w	r2, r1, r2
 8003220:	4013      	ands	r3, r2
 8003222:	2b00      	cmp	r3, #0
 8003224:	f43f af7f 	beq.w	8003126 <HAL_RCC_OscConfig+0x982>
 8003228:	e07d      	b.n	8003326 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800322a:	f7fd fb41 	bl	80008b0 <HAL_GetTick>
 800322e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003232:	e00b      	b.n	800324c <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003234:	f7fd fb3c 	bl	80008b0 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003244:	4293      	cmp	r3, r2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e2b2      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
 800324c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003250:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003254:	2202      	movs	r2, #2
 8003256:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003258:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800325c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	fa93 f2a3 	rbit	r2, r3
 8003266:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800326a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003274:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003278:	2202      	movs	r2, #2
 800327a:	601a      	str	r2, [r3, #0]
 800327c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003280:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	fa93 f2a3 	rbit	r2, r3
 800328a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800328e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003292:	601a      	str	r2, [r3, #0]
  return result;
 8003294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003298:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800329c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800329e:	fab3 f383 	clz	r3, r3
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d102      	bne.n	80032b4 <HAL_RCC_OscConfig+0xb10>
 80032ae:	4b58      	ldr	r3, [pc, #352]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	e013      	b.n	80032dc <HAL_RCC_OscConfig+0xb38>
 80032b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032b8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80032bc:	2202      	movs	r2, #2
 80032be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	fa93 f2a3 	rbit	r2, r3
 80032ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80032d6:	601a      	str	r2, [r3, #0]
 80032d8:	4b4d      	ldr	r3, [pc, #308]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 80032da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032dc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032e0:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80032e4:	2102      	movs	r1, #2
 80032e6:	6011      	str	r1, [r2, #0]
 80032e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032ec:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80032f0:	6812      	ldr	r2, [r2, #0]
 80032f2:	fa92 f1a2 	rbit	r1, r2
 80032f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80032fa:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80032fe:	6011      	str	r1, [r2, #0]
  return result;
 8003300:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003304:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003308:	6812      	ldr	r2, [r2, #0]
 800330a:	fab2 f282 	clz	r2, r2
 800330e:	b2d2      	uxtb	r2, r2
 8003310:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	f002 021f 	and.w	r2, r2, #31
 800331a:	2101      	movs	r1, #1
 800331c:	fa01 f202 	lsl.w	r2, r1, r2
 8003320:	4013      	ands	r3, r2
 8003322:	2b00      	cmp	r3, #0
 8003324:	d186      	bne.n	8003234 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003326:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800332a:	2b01      	cmp	r3, #1
 800332c:	d105      	bne.n	800333a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332e:	4b38      	ldr	r3, [pc, #224]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	4a37      	ldr	r2, [pc, #220]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 8003334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003338:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800333a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800333e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	2b00      	cmp	r3, #0
 8003348:	f000 8232 	beq.w	80037b0 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800334c:	4b30      	ldr	r3, [pc, #192]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 030c 	and.w	r3, r3, #12
 8003354:	2b08      	cmp	r3, #8
 8003356:	f000 8201 	beq.w	800375c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800335a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800335e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	2b02      	cmp	r3, #2
 8003368:	f040 8157 	bne.w	800361a <HAL_RCC_OscConfig+0xe76>
 800336c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003370:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003374:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003378:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800337a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800337e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	fa93 f2a3 	rbit	r2, r3
 8003388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003390:	601a      	str	r2, [r3, #0]
  return result;
 8003392:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003396:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800339a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800339c:	fab3 f383 	clz	r3, r3
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80033a6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	461a      	mov	r2, r3
 80033ae:	2300      	movs	r3, #0
 80033b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b2:	f7fd fa7d 	bl	80008b0 <HAL_GetTick>
 80033b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ba:	e009      	b.n	80033d0 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033bc:	f7fd fa78 	bl	80008b0 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e1f0      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
 80033d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033d4:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80033d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	fa93 f2a3 	rbit	r2, r3
 80033ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80033f4:	601a      	str	r2, [r3, #0]
  return result;
 80033f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033fa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80033fe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b3f      	cmp	r3, #63	@ 0x3f
 8003408:	d804      	bhi.n	8003414 <HAL_RCC_OscConfig+0xc70>
 800340a:	4b01      	ldr	r3, [pc, #4]	@ (8003410 <HAL_RCC_OscConfig+0xc6c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	e029      	b.n	8003464 <HAL_RCC_OscConfig+0xcc0>
 8003410:	40021000 	.word	0x40021000
 8003414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003418:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800341c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003426:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	fa93 f2a3 	rbit	r2, r3
 8003430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003434:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003438:	601a      	str	r2, [r3, #0]
 800343a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800343e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003442:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003446:	601a      	str	r2, [r3, #0]
 8003448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800344c:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	fa93 f2a3 	rbit	r2, r3
 8003456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800345a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	4bc3      	ldr	r3, [pc, #780]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 8003462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003464:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003468:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800346c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003470:	6011      	str	r1, [r2, #0]
 8003472:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003476:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800347a:	6812      	ldr	r2, [r2, #0]
 800347c:	fa92 f1a2 	rbit	r1, r2
 8003480:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003484:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003488:	6011      	str	r1, [r2, #0]
  return result;
 800348a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800348e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	fab2 f282 	clz	r2, r2
 8003498:	b2d2      	uxtb	r2, r2
 800349a:	f042 0220 	orr.w	r2, r2, #32
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	f002 021f 	and.w	r2, r2, #31
 80034a4:	2101      	movs	r1, #1
 80034a6:	fa01 f202 	lsl.w	r2, r1, r2
 80034aa:	4013      	ands	r3, r2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d185      	bne.n	80033bc <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034b0:	4baf      	ldr	r3, [pc, #700]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034bc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80034c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	6a1b      	ldr	r3, [r3, #32]
 80034d0:	430b      	orrs	r3, r1
 80034d2:	49a7      	ldr	r1, [pc, #668]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]
 80034d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034dc:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80034e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80034e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ea:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	fa93 f2a3 	rbit	r2, r3
 80034f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80034fc:	601a      	str	r2, [r3, #0]
  return result;
 80034fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003502:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003506:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003508:	fab3 f383 	clz	r3, r3
 800350c:	b2db      	uxtb	r3, r3
 800350e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003512:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	461a      	mov	r2, r3
 800351a:	2301      	movs	r3, #1
 800351c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351e:	f7fd f9c7 	bl	80008b0 <HAL_GetTick>
 8003522:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003526:	e009      	b.n	800353c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003528:	f7fd f9c2 	bl	80008b0 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e13a      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
 800353c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003540:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003544:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003548:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800354e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	fa93 f2a3 	rbit	r2, r3
 8003558:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003560:	601a      	str	r2, [r3, #0]
  return result;
 8003562:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003566:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800356a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800356c:	fab3 f383 	clz	r3, r3
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b3f      	cmp	r3, #63	@ 0x3f
 8003574:	d802      	bhi.n	800357c <HAL_RCC_OscConfig+0xdd8>
 8003576:	4b7e      	ldr	r3, [pc, #504]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	e027      	b.n	80035cc <HAL_RCC_OscConfig+0xe28>
 800357c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003580:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003584:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003588:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800358e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	fa93 f2a3 	rbit	r2, r3
 8003598:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800359c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80035aa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035ae:	601a      	str	r2, [r3, #0]
 80035b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	fa93 f2a3 	rbit	r2, r3
 80035be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	4b69      	ldr	r3, [pc, #420]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035d0:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80035d4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80035d8:	6011      	str	r1, [r2, #0]
 80035da:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035de:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	fa92 f1a2 	rbit	r1, r2
 80035e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035ec:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80035f0:	6011      	str	r1, [r2, #0]
  return result;
 80035f2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80035f6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	fab2 f282 	clz	r2, r2
 8003600:	b2d2      	uxtb	r2, r2
 8003602:	f042 0220 	orr.w	r2, r2, #32
 8003606:	b2d2      	uxtb	r2, r2
 8003608:	f002 021f 	and.w	r2, r2, #31
 800360c:	2101      	movs	r1, #1
 800360e:	fa01 f202 	lsl.w	r2, r1, r2
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d087      	beq.n	8003528 <HAL_RCC_OscConfig+0xd84>
 8003618:	e0ca      	b.n	80037b0 <HAL_RCC_OscConfig+0x100c>
 800361a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800361e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003622:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003626:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003628:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800362c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	fa93 f2a3 	rbit	r2, r3
 8003636:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800363a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800363e:	601a      	str	r2, [r3, #0]
  return result;
 8003640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003644:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003648:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800364a:	fab3 f383 	clz	r3, r3
 800364e:	b2db      	uxtb	r3, r3
 8003650:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003654:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	461a      	mov	r2, r3
 800365c:	2300      	movs	r3, #0
 800365e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003660:	f7fd f926 	bl	80008b0 <HAL_GetTick>
 8003664:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003668:	e009      	b.n	800367e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800366a:	f7fd f921 	bl	80008b0 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e099      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
 800367e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003682:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003686:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800368a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003690:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	fa93 f2a3 	rbit	r2, r3
 800369a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800369e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80036a2:	601a      	str	r2, [r3, #0]
  return result;
 80036a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 80036ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036ae:	fab3 f383 	clz	r3, r3
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80036b6:	d802      	bhi.n	80036be <HAL_RCC_OscConfig+0xf1a>
 80036b8:	4b2d      	ldr	r3, [pc, #180]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	e027      	b.n	800370e <HAL_RCC_OscConfig+0xf6a>
 80036be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80036c6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036d0:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	fa93 f2a3 	rbit	r2, r3
 80036da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036de:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80036ec:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	fa93 f2a3 	rbit	r2, r3
 8003700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003704:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	4b19      	ldr	r3, [pc, #100]	@ (8003770 <HAL_RCC_OscConfig+0xfcc>)
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003712:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003716:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800371a:	6011      	str	r1, [r2, #0]
 800371c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003720:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	fa92 f1a2 	rbit	r1, r2
 800372a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800372e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003732:	6011      	str	r1, [r2, #0]
  return result;
 8003734:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003738:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	fab2 f282 	clz	r2, r2
 8003742:	b2d2      	uxtb	r2, r2
 8003744:	f042 0220 	orr.w	r2, r2, #32
 8003748:	b2d2      	uxtb	r2, r2
 800374a:	f002 021f 	and.w	r2, r2, #31
 800374e:	2101      	movs	r1, #1
 8003750:	fa01 f202 	lsl.w	r2, r1, r2
 8003754:	4013      	ands	r3, r2
 8003756:	2b00      	cmp	r3, #0
 8003758:	d187      	bne.n	800366a <HAL_RCC_OscConfig+0xec6>
 800375a:	e029      	b.n	80037b0 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800375c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003760:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d103      	bne.n	8003774 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e020      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
 8003770:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003774:	4b11      	ldr	r3, [pc, #68]	@ (80037bc <HAL_RCC_OscConfig+0x1018>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800377c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003780:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6a1b      	ldr	r3, [r3, #32]
 8003790:	429a      	cmp	r2, r3
 8003792:	d10b      	bne.n	80037ac <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003794:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003798:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800379c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d001      	beq.n	80037b0 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e000      	b.n	80037b2 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40021000 	.word	0x40021000

080037c0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b09e      	sub	sp, #120	@ 0x78
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
 80037c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80037ca:	2300      	movs	r3, #0
 80037cc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d101      	bne.n	80037d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e154      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037d8:	4b89      	ldr	r3, [pc, #548]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d910      	bls.n	8003808 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037e6:	4b86      	ldr	r3, [pc, #536]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f023 0207 	bic.w	r2, r3, #7
 80037ee:	4984      	ldr	r1, [pc, #528]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f6:	4b82      	ldr	r3, [pc, #520]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d001      	beq.n	8003808 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e13c      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d008      	beq.n	8003826 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003814:	4b7b      	ldr	r3, [pc, #492]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	4978      	ldr	r1, [pc, #480]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 8003822:	4313      	orrs	r3, r2
 8003824:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 80cd 	beq.w	80039ce <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d137      	bne.n	80038ac <HAL_RCC_ClockConfig+0xec>
 800383c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003840:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003844:	fa93 f3a3 	rbit	r3, r3
 8003848:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800384a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384c:	fab3 f383 	clz	r3, r3
 8003850:	b2db      	uxtb	r3, r3
 8003852:	2b3f      	cmp	r3, #63	@ 0x3f
 8003854:	d802      	bhi.n	800385c <HAL_RCC_ClockConfig+0x9c>
 8003856:	4b6b      	ldr	r3, [pc, #428]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	e00f      	b.n	800387c <HAL_RCC_ClockConfig+0xbc>
 800385c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003860:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003862:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003864:	fa93 f3a3 	rbit	r3, r3
 8003868:	667b      	str	r3, [r7, #100]	@ 0x64
 800386a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800386e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003870:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003872:	fa93 f3a3 	rbit	r3, r3
 8003876:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003878:	4b62      	ldr	r3, [pc, #392]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 800387a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003880:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003882:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003884:	fa92 f2a2 	rbit	r2, r2
 8003888:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800388a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800388c:	fab2 f282 	clz	r2, r2
 8003890:	b2d2      	uxtb	r2, r2
 8003892:	f042 0220 	orr.w	r2, r2, #32
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	f002 021f 	and.w	r2, r2, #31
 800389c:	2101      	movs	r1, #1
 800389e:	fa01 f202 	lsl.w	r2, r1, r2
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d171      	bne.n	800398c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e0ea      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d137      	bne.n	8003924 <HAL_RCC_ClockConfig+0x164>
 80038b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038b8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80038bc:	fa93 f3a3 	rbit	r3, r3
 80038c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80038c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038c4:	fab3 f383 	clz	r3, r3
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b3f      	cmp	r3, #63	@ 0x3f
 80038cc:	d802      	bhi.n	80038d4 <HAL_RCC_ClockConfig+0x114>
 80038ce:	4b4d      	ldr	r3, [pc, #308]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	e00f      	b.n	80038f4 <HAL_RCC_ClockConfig+0x134>
 80038d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038dc:	fa93 f3a3 	rbit	r3, r3
 80038e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80038e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038e6:	643b      	str	r3, [r7, #64]	@ 0x40
 80038e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038ea:	fa93 f3a3 	rbit	r3, r3
 80038ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038f0:	4b44      	ldr	r3, [pc, #272]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 80038f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80038f8:	63ba      	str	r2, [r7, #56]	@ 0x38
 80038fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80038fc:	fa92 f2a2 	rbit	r2, r2
 8003900:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003902:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003904:	fab2 f282 	clz	r2, r2
 8003908:	b2d2      	uxtb	r2, r2
 800390a:	f042 0220 	orr.w	r2, r2, #32
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	f002 021f 	and.w	r2, r2, #31
 8003914:	2101      	movs	r1, #1
 8003916:	fa01 f202 	lsl.w	r2, r1, r2
 800391a:	4013      	ands	r3, r2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d135      	bne.n	800398c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	e0ae      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
 8003924:	2302      	movs	r3, #2
 8003926:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003930:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003932:	fab3 f383 	clz	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b3f      	cmp	r3, #63	@ 0x3f
 800393a:	d802      	bhi.n	8003942 <HAL_RCC_ClockConfig+0x182>
 800393c:	4b31      	ldr	r3, [pc, #196]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	e00d      	b.n	800395e <HAL_RCC_ClockConfig+0x19e>
 8003942:	2302      	movs	r3, #2
 8003944:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003948:	fa93 f3a3 	rbit	r3, r3
 800394c:	627b      	str	r3, [r7, #36]	@ 0x24
 800394e:	2302      	movs	r3, #2
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	6a3b      	ldr	r3, [r7, #32]
 8003954:	fa93 f3a3 	rbit	r3, r3
 8003958:	61fb      	str	r3, [r7, #28]
 800395a:	4b2a      	ldr	r3, [pc, #168]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	2202      	movs	r2, #2
 8003960:	61ba      	str	r2, [r7, #24]
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	fa92 f2a2 	rbit	r2, r2
 8003968:	617a      	str	r2, [r7, #20]
  return result;
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	fab2 f282 	clz	r2, r2
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	f042 0220 	orr.w	r2, r2, #32
 8003976:	b2d2      	uxtb	r2, r2
 8003978:	f002 021f 	and.w	r2, r2, #31
 800397c:	2101      	movs	r1, #1
 800397e:	fa01 f202 	lsl.w	r2, r1, r2
 8003982:	4013      	ands	r3, r2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d101      	bne.n	800398c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e07a      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800398c:	4b1d      	ldr	r3, [pc, #116]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f023 0203 	bic.w	r2, r3, #3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	491a      	ldr	r1, [pc, #104]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 800399a:	4313      	orrs	r3, r2
 800399c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800399e:	f7fc ff87 	bl	80008b0 <HAL_GetTick>
 80039a2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039a4:	e00a      	b.n	80039bc <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039a6:	f7fc ff83 	bl	80008b0 <HAL_GetTick>
 80039aa:	4602      	mov	r2, r0
 80039ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e062      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039bc:	4b11      	ldr	r3, [pc, #68]	@ (8003a04 <HAL_RCC_ClockConfig+0x244>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f003 020c 	and.w	r2, r3, #12
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	009b      	lsls	r3, r3, #2
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d1eb      	bne.n	80039a6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039ce:	4b0c      	ldr	r3, [pc, #48]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0307 	and.w	r3, r3, #7
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d215      	bcs.n	8003a08 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039dc:	4b08      	ldr	r3, [pc, #32]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f023 0207 	bic.w	r2, r3, #7
 80039e4:	4906      	ldr	r1, [pc, #24]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ec:	4b04      	ldr	r3, [pc, #16]	@ (8003a00 <HAL_RCC_ClockConfig+0x240>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d006      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	e041      	b.n	8003a82 <HAL_RCC_ClockConfig+0x2c2>
 80039fe:	bf00      	nop
 8003a00:	40022000 	.word	0x40022000
 8003a04:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d008      	beq.n	8003a26 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a14:	4b1d      	ldr	r3, [pc, #116]	@ (8003a8c <HAL_RCC_ClockConfig+0x2cc>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	491a      	ldr	r1, [pc, #104]	@ (8003a8c <HAL_RCC_ClockConfig+0x2cc>)
 8003a22:	4313      	orrs	r3, r2
 8003a24:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0308 	and.w	r3, r3, #8
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d009      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a32:	4b16      	ldr	r3, [pc, #88]	@ (8003a8c <HAL_RCC_ClockConfig+0x2cc>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	4912      	ldr	r1, [pc, #72]	@ (8003a8c <HAL_RCC_ClockConfig+0x2cc>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003a46:	f000 f829 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 8003a4a:	4601      	mov	r1, r0
 8003a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a8c <HAL_RCC_ClockConfig+0x2cc>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a54:	22f0      	movs	r2, #240	@ 0xf0
 8003a56:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	fa92 f2a2 	rbit	r2, r2
 8003a5e:	60fa      	str	r2, [r7, #12]
  return result;
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	fab2 f282 	clz	r2, r2
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	40d3      	lsrs	r3, r2
 8003a6a:	4a09      	ldr	r2, [pc, #36]	@ (8003a90 <HAL_RCC_ClockConfig+0x2d0>)
 8003a6c:	5cd3      	ldrb	r3, [r2, r3]
 8003a6e:	fa21 f303 	lsr.w	r3, r1, r3
 8003a72:	4a08      	ldr	r2, [pc, #32]	@ (8003a94 <HAL_RCC_ClockConfig+0x2d4>)
 8003a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003a76:	4b08      	ldr	r3, [pc, #32]	@ (8003a98 <HAL_RCC_ClockConfig+0x2d8>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f7fc fed4 	bl	8000828 <HAL_InitTick>
  
  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3778      	adds	r7, #120	@ 0x78
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	08009318 	.word	0x08009318
 8003a94:	20000000 	.word	0x20000000
 8003a98:	20000004 	.word	0x20000004

08003a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b087      	sub	sp, #28
 8003aa0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	617b      	str	r3, [r7, #20]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f003 030c 	and.w	r3, r3, #12
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	d002      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x30>
 8003ac6:	2b08      	cmp	r3, #8
 8003ac8:	d003      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x36>
 8003aca:	e026      	b.n	8003b1a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003acc:	4b19      	ldr	r3, [pc, #100]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ace:	613b      	str	r3, [r7, #16]
      break;
 8003ad0:	e026      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	0c9b      	lsrs	r3, r3, #18
 8003ad6:	f003 030f 	and.w	r3, r3, #15
 8003ada:	4a17      	ldr	r2, [pc, #92]	@ (8003b38 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003adc:	5cd3      	ldrb	r3, [r2, r3]
 8003ade:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003ae0:	4b13      	ldr	r3, [pc, #76]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae4:	f003 030f 	and.w	r3, r3, #15
 8003ae8:	4a14      	ldr	r2, [pc, #80]	@ (8003b3c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003aea:	5cd3      	ldrb	r3, [r2, r3]
 8003aec:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003af8:	4a0e      	ldr	r2, [pc, #56]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x98>)
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	fb02 f303 	mul.w	r3, r2, r3
 8003b06:	617b      	str	r3, [r7, #20]
 8003b08:	e004      	b.n	8003b14 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b40 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b0e:	fb02 f303 	mul.w	r3, r2, r3
 8003b12:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	613b      	str	r3, [r7, #16]
      break;
 8003b18:	e002      	b.n	8003b20 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b1a:	4b06      	ldr	r3, [pc, #24]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b1c:	613b      	str	r3, [r7, #16]
      break;
 8003b1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b20:	693b      	ldr	r3, [r7, #16]
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	371c      	adds	r7, #28
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	40021000 	.word	0x40021000
 8003b34:	007a1200 	.word	0x007a1200
 8003b38:	08009330 	.word	0x08009330
 8003b3c:	08009340 	.word	0x08009340
 8003b40:	003d0900 	.word	0x003d0900

08003b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b48:	4b03      	ldr	r3, [pc, #12]	@ (8003b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	20000000 	.word	0x20000000

08003b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003b62:	f7ff ffef 	bl	8003b44 <HAL_RCC_GetHCLKFreq>
 8003b66:	4601      	mov	r1, r0
 8003b68:	4b0b      	ldr	r3, [pc, #44]	@ (8003b98 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003b70:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003b74:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	fa92 f2a2 	rbit	r2, r2
 8003b7c:	603a      	str	r2, [r7, #0]
  return result;
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	fab2 f282 	clz	r2, r2
 8003b84:	b2d2      	uxtb	r2, r2
 8003b86:	40d3      	lsrs	r3, r2
 8003b88:	4a04      	ldr	r2, [pc, #16]	@ (8003b9c <HAL_RCC_GetPCLK1Freq+0x40>)
 8003b8a:	5cd3      	ldrb	r3, [r2, r3]
 8003b8c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003b90:	4618      	mov	r0, r3
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	08009328 	.word	0x08009328

08003ba0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b082      	sub	sp, #8
 8003ba4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ba6:	f7ff ffcd 	bl	8003b44 <HAL_RCC_GetHCLKFreq>
 8003baa:	4601      	mov	r1, r0
 8003bac:	4b0b      	ldr	r3, [pc, #44]	@ (8003bdc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003bb4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003bb8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	fa92 f2a2 	rbit	r2, r2
 8003bc0:	603a      	str	r2, [r7, #0]
  return result;
 8003bc2:	683a      	ldr	r2, [r7, #0]
 8003bc4:	fab2 f282 	clz	r2, r2
 8003bc8:	b2d2      	uxtb	r2, r2
 8003bca:	40d3      	lsrs	r3, r2
 8003bcc:	4a04      	ldr	r2, [pc, #16]	@ (8003be0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003bce:	5cd3      	ldrb	r3, [r2, r3]
 8003bd0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3708      	adds	r7, #8
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40021000 	.word	0x40021000
 8003be0:	08009328 	.word	0x08009328

08003be4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b092      	sub	sp, #72	@ 0x48
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bec:	2300      	movs	r3, #0
 8003bee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	f000 80d2 	beq.w	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c08:	4b4d      	ldr	r3, [pc, #308]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10e      	bne.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c14:	4b4a      	ldr	r3, [pc, #296]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c16:	69db      	ldr	r3, [r3, #28]
 8003c18:	4a49      	ldr	r2, [pc, #292]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c1e:	61d3      	str	r3, [r2, #28]
 8003c20:	4b47      	ldr	r3, [pc, #284]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c32:	4b44      	ldr	r3, [pc, #272]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d118      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c3e:	4b41      	ldr	r3, [pc, #260]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a40      	ldr	r2, [pc, #256]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c48:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c4a:	f7fc fe31 	bl	80008b0 <HAL_GetTick>
 8003c4e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c50:	e008      	b.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c52:	f7fc fe2d 	bl	80008b0 <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b64      	cmp	r3, #100	@ 0x64
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e167      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c64:	4b37      	ldr	r3, [pc, #220]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c70:	4b33      	ldr	r3, [pc, #204]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 8082 	beq.w	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d07a      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c90:	4b2b      	ldr	r3, [pc, #172]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003c92:	6a1b      	ldr	r3, [r3, #32]
 8003c94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c9a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003c9e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca2:	fa93 f3a3 	rbit	r3, r3
 8003ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003caa:	fab3 f383 	clz	r3, r3
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	4b25      	ldr	r3, [pc, #148]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	461a      	mov	r2, r3
 8003cba:	2301      	movs	r3, #1
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cc6:	fa93 f3a3 	rbit	r3, r3
 8003cca:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cce:	fab3 f383 	clz	r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	461a      	mov	r2, r3
 8003cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	461a      	mov	r2, r3
 8003cde:	2300      	movs	r3, #0
 8003ce0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003ce2:	4a17      	ldr	r2, [pc, #92]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ce4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ce6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003ce8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cea:	f003 0301 	and.w	r3, r3, #1
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d049      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf2:	f7fc fddd 	bl	80008b0 <HAL_GetTick>
 8003cf6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf8:	e00a      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfa:	f7fc fdd9 	bl	80008b0 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e111      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8003d10:	2302      	movs	r3, #2
 8003d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d16:	fa93 f3a3 	rbit	r3, r3
 8003d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	623b      	str	r3, [r7, #32]
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	fa93 f3a3 	rbit	r3, r3
 8003d26:	61fb      	str	r3, [r7, #28]
  return result;
 8003d28:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d2a:	fab3 f383 	clz	r3, r3
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d108      	bne.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003d3a:	4b01      	ldr	r3, [pc, #4]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	e00d      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003d40:	40021000 	.word	0x40021000
 8003d44:	40007000 	.word	0x40007000
 8003d48:	10908100 	.word	0x10908100
 8003d4c:	2302      	movs	r3, #2
 8003d4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	fa93 f3a3 	rbit	r3, r3
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	4b78      	ldr	r3, [pc, #480]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	613a      	str	r2, [r7, #16]
 8003d60:	693a      	ldr	r2, [r7, #16]
 8003d62:	fa92 f2a2 	rbit	r2, r2
 8003d66:	60fa      	str	r2, [r7, #12]
  return result;
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	fab2 f282 	clz	r2, r2
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	f002 021f 	and.w	r2, r2, #31
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d80:	4013      	ands	r3, r2
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0b9      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003d86:	4b6d      	ldr	r3, [pc, #436]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	496a      	ldr	r1, [pc, #424]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d98:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003d9c:	2b01      	cmp	r3, #1
 8003d9e:	d105      	bne.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da0:	4b66      	ldr	r3, [pc, #408]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003da2:	69db      	ldr	r3, [r3, #28]
 8003da4:	4a65      	ldr	r2, [pc, #404]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003da6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003daa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d008      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003db8:	4b60      	ldr	r3, [pc, #384]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dbc:	f023 0203 	bic.w	r2, r3, #3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	495d      	ldr	r1, [pc, #372]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d008      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dd6:	4b59      	ldr	r3, [pc, #356]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dda:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	4956      	ldr	r1, [pc, #344]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0304 	and.w	r3, r3, #4
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003df4:	4b51      	ldr	r3, [pc, #324]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003df8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	494e      	ldr	r1, [pc, #312]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d008      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e12:	4b4a      	ldr	r3, [pc, #296]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e16:	f023 0210 	bic.w	r2, r3, #16
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	69db      	ldr	r3, [r3, #28]
 8003e1e:	4947      	ldr	r1, [pc, #284]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e20:	4313      	orrs	r3, r2
 8003e22:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003e30:	4b42      	ldr	r3, [pc, #264]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3c:	493f      	ldr	r1, [pc, #252]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d008      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003e4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e52:	f023 0220 	bic.w	r2, r3, #32
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	4938      	ldr	r1, [pc, #224]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0308 	and.w	r3, r3, #8
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e6c:	4b33      	ldr	r3, [pc, #204]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e70:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	4930      	ldr	r1, [pc, #192]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0310 	and.w	r3, r3, #16
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	4929      	ldr	r1, [pc, #164]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d008      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003ea8:	4b24      	ldr	r3, [pc, #144]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb4:	4921      	ldr	r1, [pc, #132]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d008      	beq.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eca:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed2:	491a      	ldr	r1, [pc, #104]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d008      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003ee4:	4b15      	ldr	r3, [pc, #84]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee8:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef0:	4912      	ldr	r1, [pc, #72]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003f02:	4b0e      	ldr	r3, [pc, #56]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f06:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0e:	490b      	ldr	r1, [pc, #44]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d008      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003f20:	4b06      	ldr	r3, [pc, #24]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f24:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f2c:	4903      	ldr	r1, [pc, #12]	@ (8003f3c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3748      	adds	r7, #72	@ 0x48
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	40021000 	.word	0x40021000

08003f40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e09d      	b.n	800408e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d108      	bne.n	8003f6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f62:	d009      	beq.n	8003f78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	61da      	str	r2, [r3, #28]
 8003f6a:	e005      	b.n	8003f78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d106      	bne.n	8003f98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f7fc fb06 	bl	80005a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fb8:	d902      	bls.n	8003fc0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	60fb      	str	r3, [r7, #12]
 8003fbe:	e002      	b.n	8003fc6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fc4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fce:	d007      	beq.n	8003fe0 <HAL_SPI_Init+0xa0>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fd8:	d002      	beq.n	8003fe0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	f003 0302 	and.w	r3, r3, #2
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	431a      	orrs	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	699b      	ldr	r3, [r3, #24]
 800400a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004018:	431a      	orrs	r2, r3
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004022:	ea42 0103 	orr.w	r1, r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	0c1b      	lsrs	r3, r3, #16
 800403c:	f003 0204 	and.w	r2, r3, #4
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	f003 0310 	and.w	r3, r3, #16
 8004048:	431a      	orrs	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800405c:	ea42 0103 	orr.w	r1, r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	430a      	orrs	r2, r1
 800406c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	69da      	ldr	r2, [r3, #28]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800407c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b082      	sub	sp, #8
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d101      	bne.n	80040a8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e040      	b.n	800412a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d106      	bne.n	80040be <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f7fc fab5 	bl	8000628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2224      	movs	r2, #36	@ 0x24
 80040c2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0201 	bic.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 fb3b 	bl	8004758 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 f964 	bl	80043b0 <UART_SetConfig>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d101      	bne.n	80040f2 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e01b      	b.n	800412a <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004100:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	689a      	ldr	r2, [r3, #8]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004110:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f042 0201 	orr.w	r2, r2, #1
 8004120:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f000 fbba 	bl	800489c <UART_CheckIdleState>
 8004128:	4603      	mov	r3, r0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b08a      	sub	sp, #40	@ 0x28
 8004136:	af02      	add	r7, sp, #8
 8004138:	60f8      	str	r0, [r7, #12]
 800413a:	60b9      	str	r1, [r7, #8]
 800413c:	603b      	str	r3, [r7, #0]
 800413e:	4613      	mov	r3, r2
 8004140:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004146:	2b20      	cmp	r3, #32
 8004148:	d177      	bne.n	800423a <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <HAL_UART_Transmit+0x24>
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d101      	bne.n	800415a <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e070      	b.n	800423c <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2221      	movs	r2, #33	@ 0x21
 8004166:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004168:	f7fc fba2 	bl	80008b0 <HAL_GetTick>
 800416c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	88fa      	ldrh	r2, [r7, #6]
 8004172:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	88fa      	ldrh	r2, [r7, #6]
 800417a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004186:	d108      	bne.n	800419a <HAL_UART_Transmit+0x68>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d104      	bne.n	800419a <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004190:	2300      	movs	r3, #0
 8004192:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	e003      	b.n	80041a2 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800419e:	2300      	movs	r3, #0
 80041a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041a2:	e02f      	b.n	8004204 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	9300      	str	r3, [sp, #0]
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	2200      	movs	r2, #0
 80041ac:	2180      	movs	r1, #128	@ 0x80
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f000 fc1c 	bl	80049ec <UART_WaitOnFlagUntilTimeout>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d004      	beq.n	80041c4 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2220      	movs	r2, #32
 80041be:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80041c0:	2303      	movs	r3, #3
 80041c2:	e03b      	b.n	800423c <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10b      	bne.n	80041e2 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	881a      	ldrh	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041d6:	b292      	uxth	r2, r2
 80041d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	3302      	adds	r3, #2
 80041de:	61bb      	str	r3, [r7, #24]
 80041e0:	e007      	b.n	80041f2 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	781a      	ldrb	r2, [r3, #0]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	3301      	adds	r3, #1
 80041f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	3b01      	subs	r3, #1
 80041fc:	b29a      	uxth	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800420a:	b29b      	uxth	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1c9      	bne.n	80041a4 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	2200      	movs	r2, #0
 8004218:	2140      	movs	r1, #64	@ 0x40
 800421a:	68f8      	ldr	r0, [r7, #12]
 800421c:	f000 fbe6 	bl	80049ec <UART_WaitOnFlagUntilTimeout>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d004      	beq.n	8004230 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2220      	movs	r2, #32
 800422a:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e005      	b.n	800423c <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2220      	movs	r2, #32
 8004234:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004236:	2300      	movs	r3, #0
 8004238:	e000      	b.n	800423c <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800423a:	2302      	movs	r3, #2
  }
}
 800423c:	4618      	mov	r0, r3
 800423e:	3720      	adds	r7, #32
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b08a      	sub	sp, #40	@ 0x28
 8004248:	af02      	add	r7, sp, #8
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	4613      	mov	r3, r2
 8004252:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800425a:	2b20      	cmp	r3, #32
 800425c:	f040 80a3 	bne.w	80043a6 <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <HAL_UART_Receive+0x28>
 8004266:	88fb      	ldrh	r3, [r7, #6]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e09b      	b.n	80043a8 <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2222      	movs	r2, #34	@ 0x22
 800427c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004286:	f7fc fb13 	bl	80008b0 <HAL_GetTick>
 800428a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	88fa      	ldrh	r2, [r7, #6]
 8004290:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	88fa      	ldrh	r2, [r7, #6]
 8004298:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042a4:	d10e      	bne.n	80042c4 <HAL_UART_Receive+0x80>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d105      	bne.n	80042ba <HAL_UART_Receive+0x76>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80042b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042b8:	e01a      	b.n	80042f0 <HAL_UART_Receive+0xac>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	22ff      	movs	r2, #255	@ 0xff
 80042be:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042c2:	e015      	b.n	80042f0 <HAL_UART_Receive+0xac>
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10d      	bne.n	80042e8 <HAL_UART_Receive+0xa4>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d104      	bne.n	80042de <HAL_UART_Receive+0x9a>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	22ff      	movs	r2, #255	@ 0xff
 80042d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042dc:	e008      	b.n	80042f0 <HAL_UART_Receive+0xac>
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	227f      	movs	r2, #127	@ 0x7f
 80042e2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80042e6:	e003      	b.n	80042f0 <HAL_UART_Receive+0xac>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2200      	movs	r2, #0
 80042ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042f6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004300:	d108      	bne.n	8004314 <HAL_UART_Receive+0xd0>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d104      	bne.n	8004314 <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 800430a:	2300      	movs	r3, #0
 800430c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	61bb      	str	r3, [r7, #24]
 8004312:	e003      	b.n	800431c <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004318:	2300      	movs	r3, #0
 800431a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800431c:	e037      	b.n	800438e <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	2200      	movs	r2, #0
 8004326:	2120      	movs	r1, #32
 8004328:	68f8      	ldr	r0, [r7, #12]
 800432a:	f000 fb5f 	bl	80049ec <UART_WaitOnFlagUntilTimeout>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d005      	beq.n	8004340 <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2220      	movs	r2, #32
 8004338:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800433c:	2303      	movs	r3, #3
 800433e:	e033      	b.n	80043a8 <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10c      	bne.n	8004360 <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800434c:	b29a      	uxth	r2, r3
 800434e:	8a7b      	ldrh	r3, [r7, #18]
 8004350:	4013      	ands	r3, r2
 8004352:	b29a      	uxth	r2, r3
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	3302      	adds	r3, #2
 800435c:	61bb      	str	r3, [r7, #24]
 800435e:	e00d      	b.n	800437c <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004366:	b29b      	uxth	r3, r3
 8004368:	b2da      	uxtb	r2, r3
 800436a:	8a7b      	ldrh	r3, [r7, #18]
 800436c:	b2db      	uxtb	r3, r3
 800436e:	4013      	ands	r3, r2
 8004370:	b2da      	uxtb	r2, r3
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004376:	69fb      	ldr	r3, [r7, #28]
 8004378:	3301      	adds	r3, #1
 800437a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004394:	b29b      	uxth	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1c1      	bne.n	800431e <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2220      	movs	r2, #32
 800439e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80043a2:	2300      	movs	r3, #0
 80043a4:	e000      	b.n	80043a8 <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 80043a6:	2302      	movs	r3, #2
  }
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b088      	sub	sp, #32
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689a      	ldr	r2, [r3, #8]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	695b      	ldr	r3, [r3, #20]
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80043de:	f023 030c 	bic.w	r3, r3, #12
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	6812      	ldr	r2, [r2, #0]
 80043e6:	6979      	ldr	r1, [r7, #20]
 80043e8:	430b      	orrs	r3, r1
 80043ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	4313      	orrs	r3, r2
 8004410:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	430a      	orrs	r2, r1
 8004424:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4aa7      	ldr	r2, [pc, #668]	@ (80046c8 <UART_SetConfig+0x318>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d120      	bne.n	8004472 <UART_SetConfig+0xc2>
 8004430:	4ba6      	ldr	r3, [pc, #664]	@ (80046cc <UART_SetConfig+0x31c>)
 8004432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004434:	f003 0303 	and.w	r3, r3, #3
 8004438:	2b03      	cmp	r3, #3
 800443a:	d817      	bhi.n	800446c <UART_SetConfig+0xbc>
 800443c:	a201      	add	r2, pc, #4	@ (adr r2, 8004444 <UART_SetConfig+0x94>)
 800443e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004442:	bf00      	nop
 8004444:	08004455 	.word	0x08004455
 8004448:	08004461 	.word	0x08004461
 800444c:	08004467 	.word	0x08004467
 8004450:	0800445b 	.word	0x0800445b
 8004454:	2301      	movs	r3, #1
 8004456:	77fb      	strb	r3, [r7, #31]
 8004458:	e0b5      	b.n	80045c6 <UART_SetConfig+0x216>
 800445a:	2302      	movs	r3, #2
 800445c:	77fb      	strb	r3, [r7, #31]
 800445e:	e0b2      	b.n	80045c6 <UART_SetConfig+0x216>
 8004460:	2304      	movs	r3, #4
 8004462:	77fb      	strb	r3, [r7, #31]
 8004464:	e0af      	b.n	80045c6 <UART_SetConfig+0x216>
 8004466:	2308      	movs	r3, #8
 8004468:	77fb      	strb	r3, [r7, #31]
 800446a:	e0ac      	b.n	80045c6 <UART_SetConfig+0x216>
 800446c:	2310      	movs	r3, #16
 800446e:	77fb      	strb	r3, [r7, #31]
 8004470:	e0a9      	b.n	80045c6 <UART_SetConfig+0x216>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a96      	ldr	r2, [pc, #600]	@ (80046d0 <UART_SetConfig+0x320>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d124      	bne.n	80044c6 <UART_SetConfig+0x116>
 800447c:	4b93      	ldr	r3, [pc, #588]	@ (80046cc <UART_SetConfig+0x31c>)
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004480:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004484:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004488:	d011      	beq.n	80044ae <UART_SetConfig+0xfe>
 800448a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800448e:	d817      	bhi.n	80044c0 <UART_SetConfig+0x110>
 8004490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004494:	d011      	beq.n	80044ba <UART_SetConfig+0x10a>
 8004496:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800449a:	d811      	bhi.n	80044c0 <UART_SetConfig+0x110>
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <UART_SetConfig+0xf8>
 80044a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044a4:	d006      	beq.n	80044b4 <UART_SetConfig+0x104>
 80044a6:	e00b      	b.n	80044c0 <UART_SetConfig+0x110>
 80044a8:	2300      	movs	r3, #0
 80044aa:	77fb      	strb	r3, [r7, #31]
 80044ac:	e08b      	b.n	80045c6 <UART_SetConfig+0x216>
 80044ae:	2302      	movs	r3, #2
 80044b0:	77fb      	strb	r3, [r7, #31]
 80044b2:	e088      	b.n	80045c6 <UART_SetConfig+0x216>
 80044b4:	2304      	movs	r3, #4
 80044b6:	77fb      	strb	r3, [r7, #31]
 80044b8:	e085      	b.n	80045c6 <UART_SetConfig+0x216>
 80044ba:	2308      	movs	r3, #8
 80044bc:	77fb      	strb	r3, [r7, #31]
 80044be:	e082      	b.n	80045c6 <UART_SetConfig+0x216>
 80044c0:	2310      	movs	r3, #16
 80044c2:	77fb      	strb	r3, [r7, #31]
 80044c4:	e07f      	b.n	80045c6 <UART_SetConfig+0x216>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a82      	ldr	r2, [pc, #520]	@ (80046d4 <UART_SetConfig+0x324>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d124      	bne.n	800451a <UART_SetConfig+0x16a>
 80044d0:	4b7e      	ldr	r3, [pc, #504]	@ (80046cc <UART_SetConfig+0x31c>)
 80044d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044d4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80044d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044dc:	d011      	beq.n	8004502 <UART_SetConfig+0x152>
 80044de:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80044e2:	d817      	bhi.n	8004514 <UART_SetConfig+0x164>
 80044e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044e8:	d011      	beq.n	800450e <UART_SetConfig+0x15e>
 80044ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80044ee:	d811      	bhi.n	8004514 <UART_SetConfig+0x164>
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d003      	beq.n	80044fc <UART_SetConfig+0x14c>
 80044f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80044f8:	d006      	beq.n	8004508 <UART_SetConfig+0x158>
 80044fa:	e00b      	b.n	8004514 <UART_SetConfig+0x164>
 80044fc:	2300      	movs	r3, #0
 80044fe:	77fb      	strb	r3, [r7, #31]
 8004500:	e061      	b.n	80045c6 <UART_SetConfig+0x216>
 8004502:	2302      	movs	r3, #2
 8004504:	77fb      	strb	r3, [r7, #31]
 8004506:	e05e      	b.n	80045c6 <UART_SetConfig+0x216>
 8004508:	2304      	movs	r3, #4
 800450a:	77fb      	strb	r3, [r7, #31]
 800450c:	e05b      	b.n	80045c6 <UART_SetConfig+0x216>
 800450e:	2308      	movs	r3, #8
 8004510:	77fb      	strb	r3, [r7, #31]
 8004512:	e058      	b.n	80045c6 <UART_SetConfig+0x216>
 8004514:	2310      	movs	r3, #16
 8004516:	77fb      	strb	r3, [r7, #31]
 8004518:	e055      	b.n	80045c6 <UART_SetConfig+0x216>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a6e      	ldr	r2, [pc, #440]	@ (80046d8 <UART_SetConfig+0x328>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d124      	bne.n	800456e <UART_SetConfig+0x1be>
 8004524:	4b69      	ldr	r3, [pc, #420]	@ (80046cc <UART_SetConfig+0x31c>)
 8004526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004528:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800452c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004530:	d011      	beq.n	8004556 <UART_SetConfig+0x1a6>
 8004532:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004536:	d817      	bhi.n	8004568 <UART_SetConfig+0x1b8>
 8004538:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800453c:	d011      	beq.n	8004562 <UART_SetConfig+0x1b2>
 800453e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004542:	d811      	bhi.n	8004568 <UART_SetConfig+0x1b8>
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <UART_SetConfig+0x1a0>
 8004548:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800454c:	d006      	beq.n	800455c <UART_SetConfig+0x1ac>
 800454e:	e00b      	b.n	8004568 <UART_SetConfig+0x1b8>
 8004550:	2300      	movs	r3, #0
 8004552:	77fb      	strb	r3, [r7, #31]
 8004554:	e037      	b.n	80045c6 <UART_SetConfig+0x216>
 8004556:	2302      	movs	r3, #2
 8004558:	77fb      	strb	r3, [r7, #31]
 800455a:	e034      	b.n	80045c6 <UART_SetConfig+0x216>
 800455c:	2304      	movs	r3, #4
 800455e:	77fb      	strb	r3, [r7, #31]
 8004560:	e031      	b.n	80045c6 <UART_SetConfig+0x216>
 8004562:	2308      	movs	r3, #8
 8004564:	77fb      	strb	r3, [r7, #31]
 8004566:	e02e      	b.n	80045c6 <UART_SetConfig+0x216>
 8004568:	2310      	movs	r3, #16
 800456a:	77fb      	strb	r3, [r7, #31]
 800456c:	e02b      	b.n	80045c6 <UART_SetConfig+0x216>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a5a      	ldr	r2, [pc, #360]	@ (80046dc <UART_SetConfig+0x32c>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d124      	bne.n	80045c2 <UART_SetConfig+0x212>
 8004578:	4b54      	ldr	r3, [pc, #336]	@ (80046cc <UART_SetConfig+0x31c>)
 800457a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800457c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004580:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004584:	d011      	beq.n	80045aa <UART_SetConfig+0x1fa>
 8004586:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800458a:	d817      	bhi.n	80045bc <UART_SetConfig+0x20c>
 800458c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004590:	d011      	beq.n	80045b6 <UART_SetConfig+0x206>
 8004592:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004596:	d811      	bhi.n	80045bc <UART_SetConfig+0x20c>
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <UART_SetConfig+0x1f4>
 800459c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045a0:	d006      	beq.n	80045b0 <UART_SetConfig+0x200>
 80045a2:	e00b      	b.n	80045bc <UART_SetConfig+0x20c>
 80045a4:	2300      	movs	r3, #0
 80045a6:	77fb      	strb	r3, [r7, #31]
 80045a8:	e00d      	b.n	80045c6 <UART_SetConfig+0x216>
 80045aa:	2302      	movs	r3, #2
 80045ac:	77fb      	strb	r3, [r7, #31]
 80045ae:	e00a      	b.n	80045c6 <UART_SetConfig+0x216>
 80045b0:	2304      	movs	r3, #4
 80045b2:	77fb      	strb	r3, [r7, #31]
 80045b4:	e007      	b.n	80045c6 <UART_SetConfig+0x216>
 80045b6:	2308      	movs	r3, #8
 80045b8:	77fb      	strb	r3, [r7, #31]
 80045ba:	e004      	b.n	80045c6 <UART_SetConfig+0x216>
 80045bc:	2310      	movs	r3, #16
 80045be:	77fb      	strb	r3, [r7, #31]
 80045c0:	e001      	b.n	80045c6 <UART_SetConfig+0x216>
 80045c2:	2310      	movs	r3, #16
 80045c4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045ce:	d15b      	bne.n	8004688 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 80045d0:	7ffb      	ldrb	r3, [r7, #31]
 80045d2:	2b08      	cmp	r3, #8
 80045d4:	d827      	bhi.n	8004626 <UART_SetConfig+0x276>
 80045d6:	a201      	add	r2, pc, #4	@ (adr r2, 80045dc <UART_SetConfig+0x22c>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	08004601 	.word	0x08004601
 80045e0:	08004609 	.word	0x08004609
 80045e4:	08004611 	.word	0x08004611
 80045e8:	08004627 	.word	0x08004627
 80045ec:	08004617 	.word	0x08004617
 80045f0:	08004627 	.word	0x08004627
 80045f4:	08004627 	.word	0x08004627
 80045f8:	08004627 	.word	0x08004627
 80045fc:	0800461f 	.word	0x0800461f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004600:	f7ff faac 	bl	8003b5c <HAL_RCC_GetPCLK1Freq>
 8004604:	61b8      	str	r0, [r7, #24]
        break;
 8004606:	e013      	b.n	8004630 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004608:	f7ff faca 	bl	8003ba0 <HAL_RCC_GetPCLK2Freq>
 800460c:	61b8      	str	r0, [r7, #24]
        break;
 800460e:	e00f      	b.n	8004630 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004610:	4b33      	ldr	r3, [pc, #204]	@ (80046e0 <UART_SetConfig+0x330>)
 8004612:	61bb      	str	r3, [r7, #24]
        break;
 8004614:	e00c      	b.n	8004630 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004616:	f7ff fa41 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 800461a:	61b8      	str	r0, [r7, #24]
        break;
 800461c:	e008      	b.n	8004630 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800461e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004622:	61bb      	str	r3, [r7, #24]
        break;
 8004624:	e004      	b.n	8004630 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8004626:	2300      	movs	r3, #0
 8004628:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	77bb      	strb	r3, [r7, #30]
        break;
 800462e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	2b00      	cmp	r3, #0
 8004634:	f000 8082 	beq.w	800473c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	005a      	lsls	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	085b      	lsrs	r3, r3, #1
 8004642:	441a      	add	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	fbb2 f3f3 	udiv	r3, r2, r3
 800464c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	2b0f      	cmp	r3, #15
 8004652:	d916      	bls.n	8004682 <UART_SetConfig+0x2d2>
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800465a:	d212      	bcs.n	8004682 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	b29b      	uxth	r3, r3
 8004660:	f023 030f 	bic.w	r3, r3, #15
 8004664:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	b29b      	uxth	r3, r3
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	b29a      	uxth	r2, r3
 8004672:	89fb      	ldrh	r3, [r7, #14]
 8004674:	4313      	orrs	r3, r2
 8004676:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	89fa      	ldrh	r2, [r7, #14]
 800467e:	60da      	str	r2, [r3, #12]
 8004680:	e05c      	b.n	800473c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	77bb      	strb	r3, [r7, #30]
 8004686:	e059      	b.n	800473c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004688:	7ffb      	ldrb	r3, [r7, #31]
 800468a:	2b08      	cmp	r3, #8
 800468c:	d835      	bhi.n	80046fa <UART_SetConfig+0x34a>
 800468e:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <UART_SetConfig+0x2e4>)
 8004690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004694:	080046b9 	.word	0x080046b9
 8004698:	080046c1 	.word	0x080046c1
 800469c:	080046e5 	.word	0x080046e5
 80046a0:	080046fb 	.word	0x080046fb
 80046a4:	080046eb 	.word	0x080046eb
 80046a8:	080046fb 	.word	0x080046fb
 80046ac:	080046fb 	.word	0x080046fb
 80046b0:	080046fb 	.word	0x080046fb
 80046b4:	080046f3 	.word	0x080046f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046b8:	f7ff fa50 	bl	8003b5c <HAL_RCC_GetPCLK1Freq>
 80046bc:	61b8      	str	r0, [r7, #24]
        break;
 80046be:	e021      	b.n	8004704 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046c0:	f7ff fa6e 	bl	8003ba0 <HAL_RCC_GetPCLK2Freq>
 80046c4:	61b8      	str	r0, [r7, #24]
        break;
 80046c6:	e01d      	b.n	8004704 <UART_SetConfig+0x354>
 80046c8:	40013800 	.word	0x40013800
 80046cc:	40021000 	.word	0x40021000
 80046d0:	40004400 	.word	0x40004400
 80046d4:	40004800 	.word	0x40004800
 80046d8:	40004c00 	.word	0x40004c00
 80046dc:	40005000 	.word	0x40005000
 80046e0:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004754 <UART_SetConfig+0x3a4>)
 80046e6:	61bb      	str	r3, [r7, #24]
        break;
 80046e8:	e00c      	b.n	8004704 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ea:	f7ff f9d7 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 80046ee:	61b8      	str	r0, [r7, #24]
        break;
 80046f0:	e008      	b.n	8004704 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046f6:	61bb      	str	r3, [r7, #24]
        break;
 80046f8:	e004      	b.n	8004704 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	77bb      	strb	r3, [r7, #30]
        break;
 8004702:	bf00      	nop
    }

    if (pclk != 0U)
 8004704:	69bb      	ldr	r3, [r7, #24]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d018      	beq.n	800473c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	085a      	lsrs	r2, r3, #1
 8004710:	69bb      	ldr	r3, [r7, #24]
 8004712:	441a      	add	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	fbb2 f3f3 	udiv	r3, r2, r3
 800471c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	2b0f      	cmp	r3, #15
 8004722:	d909      	bls.n	8004738 <UART_SetConfig+0x388>
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800472a:	d205      	bcs.n	8004738 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	b29a      	uxth	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	60da      	str	r2, [r3, #12]
 8004736:	e001      	b.n	800473c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004748:	7fbb      	ldrb	r3, [r7, #30]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3720      	adds	r7, #32
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
 8004752:	bf00      	nop
 8004754:	007a1200 	.word	0x007a1200

08004758 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004764:	f003 0308 	and.w	r3, r3, #8
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00a      	beq.n	8004782 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	430a      	orrs	r2, r1
 8004780:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	430a      	orrs	r2, r1
 80047a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d00a      	beq.n	80047c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ca:	f003 0304 	and.w	r3, r3, #4
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00a      	beq.n	80047e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ec:	f003 0310 	and.w	r3, r3, #16
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	430a      	orrs	r2, r1
 8004808:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	f003 0320 	and.w	r3, r3, #32
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00a      	beq.n	800482c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	430a      	orrs	r2, r1
 800482a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01a      	beq.n	800486e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004852:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004856:	d10a      	bne.n	800486e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004872:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00a      	beq.n	8004890 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	605a      	str	r2, [r3, #4]
  }
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b098      	sub	sp, #96	@ 0x60
 80048a0:	af02      	add	r7, sp, #8
 80048a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048ac:	f7fc f800 	bl	80008b0 <HAL_GetTick>
 80048b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0308 	and.w	r3, r3, #8
 80048bc:	2b08      	cmp	r3, #8
 80048be:	d12e      	bne.n	800491e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048c8:	2200      	movs	r2, #0
 80048ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f88c 	bl	80049ec <UART_WaitOnFlagUntilTimeout>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d021      	beq.n	800491e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e2:	e853 3f00 	ldrex	r3, [r3]
 80048e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	461a      	mov	r2, r3
 80048f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004900:	e841 2300 	strex	r3, r2, [r1]
 8004904:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1e6      	bne.n	80048da <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2220      	movs	r2, #32
 8004910:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e062      	b.n	80049e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b04      	cmp	r3, #4
 800492a:	d149      	bne.n	80049c0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800492c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004934:	2200      	movs	r2, #0
 8004936:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f856 	bl	80049ec <UART_WaitOnFlagUntilTimeout>
 8004940:	4603      	mov	r3, r0
 8004942:	2b00      	cmp	r3, #0
 8004944:	d03c      	beq.n	80049c0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494e:	e853 3f00 	ldrex	r3, [r3]
 8004952:	623b      	str	r3, [r7, #32]
   return(result);
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800495a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	461a      	mov	r2, r3
 8004962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004964:	633b      	str	r3, [r7, #48]	@ 0x30
 8004966:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004968:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800496a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800496c:	e841 2300 	strex	r3, r2, [r1]
 8004970:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1e6      	bne.n	8004946 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3308      	adds	r3, #8
 800497e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	e853 3f00 	ldrex	r3, [r3]
 8004986:	60fb      	str	r3, [r7, #12]
   return(result);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0301 	bic.w	r3, r3, #1
 800498e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3308      	adds	r3, #8
 8004996:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004998:	61fa      	str	r2, [r7, #28]
 800499a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499c:	69b9      	ldr	r1, [r7, #24]
 800499e:	69fa      	ldr	r2, [r7, #28]
 80049a0:	e841 2300 	strex	r3, r2, [r1]
 80049a4:	617b      	str	r3, [r7, #20]
   return(result);
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d1e5      	bne.n	8004978 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2220      	movs	r2, #32
 80049b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e011      	b.n	80049e4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2220      	movs	r2, #32
 80049c4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2220      	movs	r2, #32
 80049ca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3758      	adds	r7, #88	@ 0x58
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	603b      	str	r3, [r7, #0]
 80049f8:	4613      	mov	r3, r2
 80049fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049fc:	e04f      	b.n	8004a9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a04:	d04b      	beq.n	8004a9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a06:	f7fb ff53 	bl	80008b0 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d302      	bcc.n	8004a1c <UART_WaitOnFlagUntilTimeout+0x30>
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e04e      	b.n	8004abe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0304 	and.w	r3, r3, #4
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d037      	beq.n	8004a9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	2b80      	cmp	r3, #128	@ 0x80
 8004a32:	d034      	beq.n	8004a9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a34:	68bb      	ldr	r3, [r7, #8]
 8004a36:	2b40      	cmp	r3, #64	@ 0x40
 8004a38:	d031      	beq.n	8004a9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	f003 0308 	and.w	r3, r3, #8
 8004a44:	2b08      	cmp	r3, #8
 8004a46:	d110      	bne.n	8004a6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2208      	movs	r2, #8
 8004a4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a50:	68f8      	ldr	r0, [r7, #12]
 8004a52:	f000 f838 	bl	8004ac6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2208      	movs	r2, #8
 8004a5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e029      	b.n	8004abe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a78:	d111      	bne.n	8004a9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 f81e 	bl	8004ac6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e00f      	b.n	8004abe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	69da      	ldr	r2, [r3, #28]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	bf0c      	ite	eq
 8004aae:	2301      	moveq	r3, #1
 8004ab0:	2300      	movne	r3, #0
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d0a0      	beq.n	80049fe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3710      	adds	r7, #16
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}

08004ac6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ac6:	b480      	push	{r7}
 8004ac8:	b095      	sub	sp, #84	@ 0x54
 8004aca:	af00      	add	r7, sp, #0
 8004acc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ad6:	e853 3f00 	ldrex	r3, [r3]
 8004ada:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ade:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ae2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	461a      	mov	r2, r3
 8004aea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004aec:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004af2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004af4:	e841 2300 	strex	r3, r2, [r1]
 8004af8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1e6      	bne.n	8004ace <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	3308      	adds	r3, #8
 8004b06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	e853 3f00 	ldrex	r3, [r3]
 8004b0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	f023 0301 	bic.w	r3, r3, #1
 8004b16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b28:	e841 2300 	strex	r3, r2, [r1]
 8004b2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1e5      	bne.n	8004b00 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d118      	bne.n	8004b6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	e853 3f00 	ldrex	r3, [r3]
 8004b48:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f023 0310 	bic.w	r3, r3, #16
 8004b50:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b5a:	61bb      	str	r3, [r7, #24]
 8004b5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5e:	6979      	ldr	r1, [r7, #20]
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	613b      	str	r3, [r7, #16]
   return(result);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1e6      	bne.n	8004b3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2200      	movs	r2, #0
 8004b7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2200      	movs	r2, #0
 8004b80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004b82:	bf00      	nop
 8004b84:	3754      	adds	r7, #84	@ 0x54
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b085      	sub	sp, #20
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004b9e:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004ba2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004bc4:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8004bc8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	43db      	mvns	r3, r3
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	4013      	ands	r3, r2
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3714      	adds	r7, #20
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b085      	sub	sp, #20
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	60f8      	str	r0, [r7, #12]
 8004bfa:	1d3b      	adds	r3, r7, #4
 8004bfc:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2201      	movs	r2, #1
 8004c04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3714      	adds	r7, #20
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b09d      	sub	sp, #116	@ 0x74
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4413      	add	r3, r2
 8004c4a:	881b      	ldrh	r3, [r3, #0]
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8004c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c56:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	78db      	ldrb	r3, [r3, #3]
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d81f      	bhi.n	8004ca2 <USB_ActivateEndpoint+0x72>
 8004c62:	a201      	add	r2, pc, #4	@ (adr r2, 8004c68 <USB_ActivateEndpoint+0x38>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c79 	.word	0x08004c79
 8004c6c:	08004c95 	.word	0x08004c95
 8004c70:	08004cab 	.word	0x08004cab
 8004c74:	08004c87 	.word	0x08004c87
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004c78:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004c7c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c80:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004c84:	e012      	b.n	8004cac <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004c86:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004c8a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8004c8e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004c92:	e00b      	b.n	8004cac <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004c94:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004c98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004c9c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8004ca0:	e004      	b.n	8004cac <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8004ca8:	e000      	b.n	8004cac <USB_ActivateEndpoint+0x7c>
      break;
 8004caa:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004cac:	687a      	ldr	r2, [r7, #4]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	441a      	add	r2, r3
 8004cb6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004cba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004cbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004cc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	4413      	add	r3, r2
 8004cd8:	881b      	ldrh	r3, [r3, #0]
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	b21b      	sxth	r3, r3
 8004cde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ce6:	b21a      	sxth	r2, r3
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	b21b      	sxth	r3, r3
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	b21b      	sxth	r3, r3
 8004cf2:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004cf6:	687a      	ldr	r2, [r7, #4]
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	441a      	add	r2, r3
 8004d00:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004d04:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d08:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	7b1b      	ldrb	r3, [r3, #12]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f040 8178 	bne.w	8005012 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	785b      	ldrb	r3, [r3, #1]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	f000 8084 	beq.w	8004e34 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	61bb      	str	r3, [r7, #24]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	461a      	mov	r2, r3
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	011a      	lsls	r2, r3, #4
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	88db      	ldrh	r3, [r3, #6]
 8004d54:	085b      	lsrs	r3, r3, #1
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	b29a      	uxth	r2, r3
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	4413      	add	r3, r2
 8004d6a:	881b      	ldrh	r3, [r3, #0]
 8004d6c:	827b      	strh	r3, [r7, #18]
 8004d6e:	8a7b      	ldrh	r3, [r7, #18]
 8004d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d01b      	beq.n	8004db0 <USB_ActivateEndpoint+0x180>
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	781b      	ldrb	r3, [r3, #0]
 8004d7e:	009b      	lsls	r3, r3, #2
 8004d80:	4413      	add	r3, r2
 8004d82:	881b      	ldrh	r3, [r3, #0]
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d8e:	823b      	strh	r3, [r7, #16]
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	441a      	add	r2, r3
 8004d9a:	8a3b      	ldrh	r3, [r7, #16]
 8004d9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004da0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004da4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004da8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	78db      	ldrb	r3, [r3, #3]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d020      	beq.n	8004dfa <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	4413      	add	r3, r2
 8004dc2:	881b      	ldrh	r3, [r3, #0]
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dce:	81bb      	strh	r3, [r7, #12]
 8004dd0:	89bb      	ldrh	r3, [r7, #12]
 8004dd2:	f083 0320 	eor.w	r3, r3, #32
 8004dd6:	81bb      	strh	r3, [r7, #12]
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	441a      	add	r2, r3
 8004de2:	89bb      	ldrh	r3, [r7, #12]
 8004de4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004de8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004dec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004df0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	8013      	strh	r3, [r2, #0]
 8004df8:	e2d5      	b.n	80053a6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	781b      	ldrb	r3, [r3, #0]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	4413      	add	r3, r2
 8004e04:	881b      	ldrh	r3, [r3, #0]
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e10:	81fb      	strh	r3, [r7, #14]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	441a      	add	r2, r3
 8004e1c:	89fb      	ldrh	r3, [r7, #14]
 8004e1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004e22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004e26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	8013      	strh	r3, [r2, #0]
 8004e32:	e2b8      	b.n	80053a6 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	461a      	mov	r2, r3
 8004e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e44:	4413      	add	r3, r2
 8004e46:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	011a      	lsls	r2, r3, #4
 8004e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e50:	4413      	add	r3, r2
 8004e52:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	88db      	ldrh	r3, [r3, #6]
 8004e5c:	085b      	lsrs	r3, r3, #1
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	b29a      	uxth	r2, r3
 8004e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e66:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	461a      	mov	r2, r3
 8004e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e78:	4413      	add	r3, r2
 8004e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	011a      	lsls	r2, r3, #4
 8004e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e84:	4413      	add	r3, r2
 8004e86:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004e8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	881b      	ldrh	r3, [r3, #0]
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	801a      	strh	r2, [r3, #0]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10a      	bne.n	8004eba <USB_ActivateEndpoint+0x28a>
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	881b      	ldrh	r3, [r3, #0]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004eae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004eb2:	b29a      	uxth	r2, r3
 8004eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb6:	801a      	strh	r2, [r3, #0]
 8004eb8:	e039      	b.n	8004f2e <USB_ActivateEndpoint+0x2fe>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b3e      	cmp	r3, #62	@ 0x3e
 8004ec0:	d818      	bhi.n	8004ef4 <USB_ActivateEndpoint+0x2c4>
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	085b      	lsrs	r3, r3, #1
 8004ec8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d002      	beq.n	8004edc <USB_ActivateEndpoint+0x2ac>
 8004ed6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ed8:	3301      	adds	r3, #1
 8004eda:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ede:	881b      	ldrh	r3, [r3, #0]
 8004ee0:	b29a      	uxth	r2, r3
 8004ee2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	029b      	lsls	r3, r3, #10
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	4313      	orrs	r3, r2
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef0:	801a      	strh	r2, [r3, #0]
 8004ef2:	e01c      	b.n	8004f2e <USB_ActivateEndpoint+0x2fe>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	095b      	lsrs	r3, r3, #5
 8004efa:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	f003 031f 	and.w	r3, r3, #31
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d102      	bne.n	8004f0e <USB_ActivateEndpoint+0x2de>
 8004f08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f10:	881b      	ldrh	r3, [r3, #0]
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	029b      	lsls	r3, r3, #10
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f2e:	687a      	ldr	r2, [r7, #4]
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4413      	add	r3, r2
 8004f38:	881b      	ldrh	r3, [r3, #0]
 8004f3a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004f3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004f3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d01b      	beq.n	8004f7e <USB_ActivateEndpoint+0x34e>
 8004f46:	687a      	ldr	r2, [r7, #4]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	4413      	add	r3, r2
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f5c:	843b      	strh	r3, [r7, #32]
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	781b      	ldrb	r3, [r3, #0]
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	441a      	add	r2, r3
 8004f68:	8c3b      	ldrh	r3, [r7, #32]
 8004f6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004f72:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004f76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	781b      	ldrb	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d124      	bne.n	8004fd0 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	881b      	ldrh	r3, [r3, #0]
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f9c:	83bb      	strh	r3, [r7, #28]
 8004f9e:	8bbb      	ldrh	r3, [r7, #28]
 8004fa0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8004fa4:	83bb      	strh	r3, [r7, #28]
 8004fa6:	8bbb      	ldrh	r3, [r7, #28]
 8004fa8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004fac:	83bb      	strh	r3, [r7, #28]
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	441a      	add	r2, r3
 8004fb8:	8bbb      	ldrh	r3, [r7, #28]
 8004fba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	8013      	strh	r3, [r2, #0]
 8004fce:	e1ea      	b.n	80053a6 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	4413      	add	r3, r2
 8004fda:	881b      	ldrh	r3, [r3, #0]
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fe6:	83fb      	strh	r3, [r7, #30]
 8004fe8:	8bfb      	ldrh	r3, [r7, #30]
 8004fea:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004fee:	83fb      	strh	r3, [r7, #30]
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	441a      	add	r2, r3
 8004ffa:	8bfb      	ldrh	r3, [r7, #30]
 8004ffc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005000:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005004:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005008:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800500c:	b29b      	uxth	r3, r3
 800500e:	8013      	strh	r3, [r2, #0]
 8005010:	e1c9      	b.n	80053a6 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	78db      	ldrb	r3, [r3, #3]
 8005016:	2b02      	cmp	r3, #2
 8005018:	d11e      	bne.n	8005058 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	781b      	ldrb	r3, [r3, #0]
 8005020:	009b      	lsls	r3, r3, #2
 8005022:	4413      	add	r3, r2
 8005024:	881b      	ldrh	r3, [r3, #0]
 8005026:	b29b      	uxth	r3, r3
 8005028:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800502c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005030:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	441a      	add	r2, r3
 800503e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005042:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005046:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800504a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800504e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005052:	b29b      	uxth	r3, r3
 8005054:	8013      	strh	r3, [r2, #0]
 8005056:	e01d      	b.n	8005094 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	781b      	ldrb	r3, [r3, #0]
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	4413      	add	r3, r2
 8005062:	881b      	ldrh	r3, [r3, #0]
 8005064:	b29b      	uxth	r3, r3
 8005066:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800506a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800506e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	441a      	add	r2, r3
 800507c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005080:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005084:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005088:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800508c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005090:	b29b      	uxth	r3, r3
 8005092:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800509e:	b29b      	uxth	r3, r3
 80050a0:	461a      	mov	r2, r3
 80050a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050a4:	4413      	add	r3, r2
 80050a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	011a      	lsls	r2, r3, #4
 80050ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050b0:	4413      	add	r3, r2
 80050b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050b6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	891b      	ldrh	r3, [r3, #8]
 80050bc:	085b      	lsrs	r3, r3, #1
 80050be:	b29b      	uxth	r3, r3
 80050c0:	005b      	lsls	r3, r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80050c6:	801a      	strh	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	461a      	mov	r2, r3
 80050d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d8:	4413      	add	r3, r2
 80050da:	657b      	str	r3, [r7, #84]	@ 0x54
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	011a      	lsls	r2, r3, #4
 80050e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050e4:	4413      	add	r3, r2
 80050e6:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80050ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	895b      	ldrh	r3, [r3, #10]
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050fa:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	785b      	ldrb	r3, [r3, #1]
 8005100:	2b00      	cmp	r3, #0
 8005102:	f040 8093 	bne.w	800522c <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	881b      	ldrh	r3, [r3, #0]
 8005112:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8005116:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800511a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d01b      	beq.n	800515a <USB_ActivateEndpoint+0x52a>
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4413      	add	r3, r2
 800512c:	881b      	ldrh	r3, [r3, #0]
 800512e:	b29b      	uxth	r3, r3
 8005130:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005134:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005138:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	441a      	add	r2, r3
 8005144:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005146:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800514a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800514e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005152:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005156:	b29b      	uxth	r3, r3
 8005158:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	881b      	ldrh	r3, [r3, #0]
 8005166:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8005168:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800516a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d01b      	beq.n	80051aa <USB_ActivateEndpoint+0x57a>
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	881b      	ldrh	r3, [r3, #0]
 800517e:	b29b      	uxth	r3, r3
 8005180:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005188:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	441a      	add	r2, r3
 8005194:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800519a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800519e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	881b      	ldrh	r3, [r3, #0]
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051c0:	873b      	strh	r3, [r7, #56]	@ 0x38
 80051c2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80051c4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80051c8:	873b      	strh	r3, [r7, #56]	@ 0x38
 80051ca:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80051cc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80051d0:	873b      	strh	r3, [r7, #56]	@ 0x38
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	781b      	ldrb	r3, [r3, #0]
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	441a      	add	r2, r3
 80051dc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80051de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80051e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80051e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	009b      	lsls	r3, r3, #2
 80051fa:	4413      	add	r3, r2
 80051fc:	881b      	ldrh	r3, [r3, #0]
 80051fe:	b29b      	uxth	r3, r3
 8005200:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005204:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005208:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	009b      	lsls	r3, r3, #2
 8005212:	441a      	add	r2, r3
 8005214:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005216:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800521a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800521e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005222:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005226:	b29b      	uxth	r3, r3
 8005228:	8013      	strh	r3, [r2, #0]
 800522a:	e0bc      	b.n	80053a6 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	781b      	ldrb	r3, [r3, #0]
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	881b      	ldrh	r3, [r3, #0]
 8005238:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800523c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005240:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01d      	beq.n	8005284 <USB_ActivateEndpoint+0x654>
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800525a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800525e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	009b      	lsls	r3, r3, #2
 800526a:	441a      	add	r2, r3
 800526c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005278:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800527c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005280:	b29b      	uxth	r3, r3
 8005282:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	009b      	lsls	r3, r3, #2
 800528c:	4413      	add	r3, r2
 800528e:	881b      	ldrh	r3, [r3, #0]
 8005290:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005294:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	d01d      	beq.n	80052dc <USB_ActivateEndpoint+0x6ac>
 80052a0:	687a      	ldr	r2, [r7, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	009b      	lsls	r3, r3, #2
 80052a8:	4413      	add	r3, r2
 80052aa:	881b      	ldrh	r3, [r3, #0]
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052b6:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	441a      	add	r2, r3
 80052c4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80052c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80052cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80052d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80052d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80052d8:	b29b      	uxth	r3, r3
 80052da:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	78db      	ldrb	r3, [r3, #3]
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d024      	beq.n	800532e <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	781b      	ldrb	r3, [r3, #0]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	881b      	ldrh	r3, [r3, #0]
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80052f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80052fa:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80052fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005302:	f083 0320 	eor.w	r3, r3, #32
 8005306:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	441a      	add	r2, r3
 8005314:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005318:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800531c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005320:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005328:	b29b      	uxth	r3, r3
 800532a:	8013      	strh	r3, [r2, #0]
 800532c:	e01d      	b.n	800536a <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	4413      	add	r3, r2
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	b29b      	uxth	r3, r3
 800533c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005344:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005348:	687a      	ldr	r2, [r7, #4]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	441a      	add	r2, r3
 8005352:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005356:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800535a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800535e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005366:	b29b      	uxth	r3, r3
 8005368:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	4413      	add	r3, r2
 8005374:	881b      	ldrh	r3, [r3, #0]
 8005376:	b29b      	uxth	r3, r3
 8005378:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800537c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005380:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	441a      	add	r2, r3
 800538e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005392:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005396:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800539a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800539e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80053a6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3774      	adds	r7, #116	@ 0x74
 80053ae:	46bd      	mov	sp, r7
 80053b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b4:	4770      	bx	lr
 80053b6:	bf00      	nop

080053b8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b08d      	sub	sp, #52	@ 0x34
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	7b1b      	ldrb	r3, [r3, #12]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f040 808e 	bne.w	80054e8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	785b      	ldrb	r3, [r3, #1]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d044      	beq.n	800545e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	4413      	add	r3, r2
 80053de:	881b      	ldrh	r3, [r3, #0]
 80053e0:	81bb      	strh	r3, [r7, #12]
 80053e2:	89bb      	ldrh	r3, [r7, #12]
 80053e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d01b      	beq.n	8005424 <USB_DeactivateEndpoint+0x6c>
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	781b      	ldrb	r3, [r3, #0]
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	881b      	ldrh	r3, [r3, #0]
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005402:	817b      	strh	r3, [r7, #10]
 8005404:	687a      	ldr	r2, [r7, #4]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	441a      	add	r2, r3
 800540e:	897b      	ldrh	r3, [r7, #10]
 8005410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800541c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005420:	b29b      	uxth	r3, r3
 8005422:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	781b      	ldrb	r3, [r3, #0]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	881b      	ldrh	r3, [r3, #0]
 8005430:	b29b      	uxth	r3, r3
 8005432:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005436:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800543a:	813b      	strh	r3, [r7, #8]
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	441a      	add	r2, r3
 8005446:	893b      	ldrh	r3, [r7, #8]
 8005448:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800544c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005450:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005454:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005458:	b29b      	uxth	r3, r3
 800545a:	8013      	strh	r3, [r2, #0]
 800545c:	e192      	b.n	8005784 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	4413      	add	r3, r2
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	827b      	strh	r3, [r7, #18]
 800546c:	8a7b      	ldrh	r3, [r7, #18]
 800546e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005472:	2b00      	cmp	r3, #0
 8005474:	d01b      	beq.n	80054ae <USB_DeactivateEndpoint+0xf6>
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	4413      	add	r3, r2
 8005480:	881b      	ldrh	r3, [r3, #0]
 8005482:	b29b      	uxth	r3, r3
 8005484:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005488:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800548c:	823b      	strh	r3, [r7, #16]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	441a      	add	r2, r3
 8005498:	8a3b      	ldrh	r3, [r7, #16]
 800549a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800549e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80054a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	781b      	ldrb	r3, [r3, #0]
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	4413      	add	r3, r2
 80054b8:	881b      	ldrh	r3, [r3, #0]
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80054c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054c4:	81fb      	strh	r3, [r7, #14]
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	009b      	lsls	r3, r3, #2
 80054ce:	441a      	add	r2, r3
 80054d0:	89fb      	ldrh	r3, [r7, #14]
 80054d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	8013      	strh	r3, [r2, #0]
 80054e6:	e14d      	b.n	8005784 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	785b      	ldrb	r3, [r3, #1]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	f040 80a5 	bne.w	800563c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	4413      	add	r3, r2
 80054fc:	881b      	ldrh	r3, [r3, #0]
 80054fe:	843b      	strh	r3, [r7, #32]
 8005500:	8c3b      	ldrh	r3, [r7, #32]
 8005502:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d01b      	beq.n	8005542 <USB_DeactivateEndpoint+0x18a>
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	781b      	ldrb	r3, [r3, #0]
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4413      	add	r3, r2
 8005514:	881b      	ldrh	r3, [r3, #0]
 8005516:	b29b      	uxth	r3, r3
 8005518:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800551c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005520:	83fb      	strh	r3, [r7, #30]
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	781b      	ldrb	r3, [r3, #0]
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	441a      	add	r2, r3
 800552c:	8bfb      	ldrh	r3, [r7, #30]
 800552e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005532:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005536:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800553a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800553e:	b29b      	uxth	r3, r3
 8005540:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	781b      	ldrb	r3, [r3, #0]
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	4413      	add	r3, r2
 800554c:	881b      	ldrh	r3, [r3, #0]
 800554e:	83bb      	strh	r3, [r7, #28]
 8005550:	8bbb      	ldrh	r3, [r7, #28]
 8005552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005556:	2b00      	cmp	r3, #0
 8005558:	d01b      	beq.n	8005592 <USB_DeactivateEndpoint+0x1da>
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	781b      	ldrb	r3, [r3, #0]
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	4413      	add	r3, r2
 8005564:	881b      	ldrh	r3, [r3, #0]
 8005566:	b29b      	uxth	r3, r3
 8005568:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800556c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005570:	837b      	strh	r3, [r7, #26]
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	009b      	lsls	r3, r3, #2
 800557a:	441a      	add	r2, r3
 800557c:	8b7b      	ldrh	r3, [r7, #26]
 800557e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800558a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800558e:	b29b      	uxth	r3, r3
 8005590:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4413      	add	r3, r2
 800559c:	881b      	ldrh	r3, [r3, #0]
 800559e:	b29b      	uxth	r3, r3
 80055a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055a8:	833b      	strh	r3, [r7, #24]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	441a      	add	r2, r3
 80055b4:	8b3b      	ldrh	r3, [r7, #24]
 80055b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055c2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80055c6:	b29b      	uxth	r3, r3
 80055c8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80055ca:	687a      	ldr	r2, [r7, #4]
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4413      	add	r3, r2
 80055d4:	881b      	ldrh	r3, [r3, #0]
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80055dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055e0:	82fb      	strh	r3, [r7, #22]
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	441a      	add	r2, r3
 80055ec:	8afb      	ldrh	r3, [r7, #22]
 80055ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055fe:	b29b      	uxth	r3, r3
 8005600:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	4413      	add	r3, r2
 800560c:	881b      	ldrh	r3, [r3, #0]
 800560e:	b29b      	uxth	r3, r3
 8005610:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005618:	82bb      	strh	r3, [r7, #20]
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	781b      	ldrb	r3, [r3, #0]
 8005620:	009b      	lsls	r3, r3, #2
 8005622:	441a      	add	r2, r3
 8005624:	8abb      	ldrh	r3, [r7, #20]
 8005626:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800562a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800562e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005632:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005636:	b29b      	uxth	r3, r3
 8005638:	8013      	strh	r3, [r2, #0]
 800563a:	e0a3      	b.n	8005784 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	881b      	ldrh	r3, [r3, #0]
 8005648:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800564a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800564c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d01b      	beq.n	800568c <USB_DeactivateEndpoint+0x2d4>
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	4413      	add	r3, r2
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	b29b      	uxth	r3, r3
 8005662:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005666:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	781b      	ldrb	r3, [r3, #0]
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	441a      	add	r2, r3
 8005676:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005678:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800567c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005680:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005688:	b29b      	uxth	r3, r3
 800568a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800568c:	687a      	ldr	r2, [r7, #4]
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	4413      	add	r3, r2
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800569a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800569c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d01b      	beq.n	80056dc <USB_DeactivateEndpoint+0x324>
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4413      	add	r3, r2
 80056ae:	881b      	ldrh	r3, [r3, #0]
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ba:	853b      	strh	r3, [r7, #40]	@ 0x28
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	441a      	add	r2, r3
 80056c6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80056c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056d4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80056d8:	b29b      	uxth	r3, r3
 80056da:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	781b      	ldrb	r3, [r3, #0]
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	4413      	add	r3, r2
 80056e6:	881b      	ldrh	r3, [r3, #0]
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	441a      	add	r2, r3
 80056fe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005700:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005704:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005708:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800570c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005710:	b29b      	uxth	r3, r3
 8005712:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	4413      	add	r3, r2
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	b29b      	uxth	r3, r3
 8005722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800572a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	441a      	add	r2, r3
 8005736:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800573c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005748:	b29b      	uxth	r3, r3
 800574a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	b29b      	uxth	r3, r3
 800575a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800575e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005762:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	441a      	add	r2, r3
 800576e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005770:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005774:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005778:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800577c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005780:	b29b      	uxth	r3, r3
 8005782:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3734      	adds	r7, #52	@ 0x34
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b0c2      	sub	sp, #264	@ 0x108
 8005796:	af00      	add	r7, sp, #0
 8005798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800579c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80057a0:	6018      	str	r0, [r3, #0]
 80057a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057aa:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80057ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	785b      	ldrb	r3, [r3, #1]
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	f040 86b7 	bne.w	800652c <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80057be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699a      	ldr	r2, [r3, #24]
 80057ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d908      	bls.n	80057ec <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80057da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80057ea:	e007      	b.n	80057fc <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80057ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80057fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005800:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	7b1b      	ldrb	r3, [r3, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d13a      	bne.n	8005882 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800580c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005810:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6959      	ldr	r1, [r3, #20]
 8005818:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800581c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	88da      	ldrh	r2, [r3, #6]
 8005824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005828:	b29b      	uxth	r3, r3
 800582a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800582e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005832:	6800      	ldr	r0, [r0, #0]
 8005834:	f001 fc8d 	bl	8007152 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005838:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800583c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	613b      	str	r3, [r7, #16]
 8005844:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005848:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005852:	b29b      	uxth	r3, r3
 8005854:	461a      	mov	r2, r3
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	4413      	add	r3, r2
 800585a:	613b      	str	r3, [r7, #16]
 800585c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005860:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	011a      	lsls	r2, r3, #4
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	4413      	add	r3, r2
 800586e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005872:	60fb      	str	r3, [r7, #12]
 8005874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005878:	b29a      	uxth	r2, r3
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	801a      	strh	r2, [r3, #0]
 800587e:	f000 be1f 	b.w	80064c0 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005882:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005886:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	78db      	ldrb	r3, [r3, #3]
 800588e:	2b02      	cmp	r3, #2
 8005890:	f040 8462 	bne.w	8006158 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8005894:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005898:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	6a1a      	ldr	r2, [r3, #32]
 80058a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	429a      	cmp	r2, r3
 80058ae:	f240 83df 	bls.w	8006070 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80058b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4413      	add	r3, r2
 80058cc:	881b      	ldrh	r3, [r3, #0]
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058d8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80058dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	781b      	ldrb	r3, [r3, #0]
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	441a      	add	r2, r3
 80058f6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80058fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005902:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005906:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800590a:	b29b      	uxth	r3, r3
 800590c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800590e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005912:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	6a1a      	ldr	r2, [r3, #32]
 800591a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800591e:	1ad2      	subs	r2, r2, r3
 8005920:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005924:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800592c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005930:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800593a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	4413      	add	r3, r2
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	b29b      	uxth	r3, r3
 800594a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 81c7 	beq.w	8005ce2 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005954:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005958:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005960:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005964:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	785b      	ldrb	r3, [r3, #1]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d177      	bne.n	8005a60 <USB_EPStartXfer+0x2ce>
 8005970:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005974:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800597c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005980:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800598a:	b29b      	uxth	r3, r3
 800598c:	461a      	mov	r2, r3
 800598e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005990:	4413      	add	r3, r2
 8005992:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	011a      	lsls	r2, r3, #4
 80059a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a4:	4413      	add	r3, r2
 80059a6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80059aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80059ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ae:	881b      	ldrh	r3, [r3, #0]
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ba:	801a      	strh	r2, [r3, #0]
 80059bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10a      	bne.n	80059da <USB_EPStartXfer+0x248>
 80059c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c6:	881b      	ldrh	r3, [r3, #0]
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d6:	801a      	strh	r2, [r3, #0]
 80059d8:	e067      	b.n	8005aaa <USB_EPStartXfer+0x318>
 80059da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059de:	2b3e      	cmp	r3, #62	@ 0x3e
 80059e0:	d81c      	bhi.n	8005a1c <USB_EPStartXfer+0x28a>
 80059e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059e6:	085b      	lsrs	r3, r3, #1
 80059e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80059ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d004      	beq.n	8005a02 <USB_EPStartXfer+0x270>
 80059f8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80059fc:	3301      	adds	r3, #1
 80059fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a04:	881b      	ldrh	r3, [r3, #0]
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	029b      	lsls	r3, r3, #10
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	4313      	orrs	r3, r2
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a18:	801a      	strh	r2, [r3, #0]
 8005a1a:	e046      	b.n	8005aaa <USB_EPStartXfer+0x318>
 8005a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a20:	095b      	lsrs	r3, r3, #5
 8005a22:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a2a:	f003 031f 	and.w	r3, r3, #31
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d104      	bne.n	8005a3c <USB_EPStartXfer+0x2aa>
 8005a32:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005a36:	3b01      	subs	r3, #1
 8005a38:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	b29a      	uxth	r2, r3
 8005a42:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	029b      	lsls	r3, r3, #10
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a58:	b29a      	uxth	r2, r3
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	801a      	strh	r2, [r3, #0]
 8005a5e:	e024      	b.n	8005aaa <USB_EPStartXfer+0x318>
 8005a60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	785b      	ldrb	r3, [r3, #1]
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d11c      	bne.n	8005aaa <USB_EPStartXfer+0x318>
 8005a70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a74:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	461a      	mov	r2, r3
 8005a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a84:	4413      	add	r3, r2
 8005a86:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	011a      	lsls	r2, r3, #4
 8005a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a98:	4413      	add	r3, r2
 8005a9a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005a9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005aa0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005aaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005aae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	895b      	ldrh	r3, [r3, #10]
 8005ab6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005aba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005abe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6959      	ldr	r1, [r3, #20]
 8005ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aca:	b29b      	uxth	r3, r3
 8005acc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005ad0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005ad4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005ad8:	6800      	ldr	r0, [r0, #0]
 8005ada:	f001 fb3a 	bl	8007152 <USB_WritePMA>
            ep->xfer_buff += len;
 8005ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ae2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695a      	ldr	r2, [r3, #20]
 8005aea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aee:	441a      	add	r2, r3
 8005af0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6a1a      	ldr	r2, [r3, #32]
 8005b08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d90f      	bls.n	8005b38 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8005b18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	6a1a      	ldr	r2, [r3, #32]
 8005b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b28:	1ad2      	subs	r2, r2, r3
 8005b2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	621a      	str	r2, [r3, #32]
 8005b36:	e00e      	b.n	8005b56 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8005b38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005b48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2200      	movs	r2, #0
 8005b54:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005b56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	785b      	ldrb	r3, [r3, #1]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d177      	bne.n	8005c56 <USB_EPStartXfer+0x4c4>
 8005b66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	61bb      	str	r3, [r7, #24]
 8005b72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	461a      	mov	r2, r3
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	4413      	add	r3, r2
 8005b88:	61bb      	str	r3, [r7, #24]
 8005b8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	011a      	lsls	r2, r3, #4
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005ba0:	617b      	str	r3, [r7, #20]
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	881b      	ldrh	r3, [r3, #0]
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005bac:	b29a      	uxth	r2, r3
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	801a      	strh	r2, [r3, #0]
 8005bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10a      	bne.n	8005bd0 <USB_EPStartXfer+0x43e>
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	881b      	ldrh	r3, [r3, #0]
 8005bbe:	b29b      	uxth	r3, r3
 8005bc0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bc4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	801a      	strh	r2, [r3, #0]
 8005bce:	e06d      	b.n	8005cac <USB_EPStartXfer+0x51a>
 8005bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd4:	2b3e      	cmp	r3, #62	@ 0x3e
 8005bd6:	d81c      	bhi.n	8005c12 <USB_EPStartXfer+0x480>
 8005bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bdc:	085b      	lsrs	r3, r3, #1
 8005bde:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d004      	beq.n	8005bf8 <USB_EPStartXfer+0x466>
 8005bee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	881b      	ldrh	r3, [r3, #0]
 8005bfc:	b29a      	uxth	r2, r3
 8005bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	029b      	lsls	r3, r3, #10
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	801a      	strh	r2, [r3, #0]
 8005c10:	e04c      	b.n	8005cac <USB_EPStartXfer+0x51a>
 8005c12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c16:	095b      	lsrs	r3, r3, #5
 8005c18:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c20:	f003 031f 	and.w	r3, r3, #31
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d104      	bne.n	8005c32 <USB_EPStartXfer+0x4a0>
 8005c28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c2c:	3b01      	subs	r3, #1
 8005c2e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	881b      	ldrh	r3, [r3, #0]
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	029b      	lsls	r3, r3, #10
 8005c40:	b29b      	uxth	r3, r3
 8005c42:	4313      	orrs	r3, r2
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	801a      	strh	r2, [r3, #0]
 8005c54:	e02a      	b.n	8005cac <USB_EPStartXfer+0x51a>
 8005c56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	785b      	ldrb	r3, [r3, #1]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d122      	bne.n	8005cac <USB_EPStartXfer+0x51a>
 8005c66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	623b      	str	r3, [r7, #32]
 8005c72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	461a      	mov	r2, r3
 8005c84:	6a3b      	ldr	r3, [r7, #32]
 8005c86:	4413      	add	r3, r2
 8005c88:	623b      	str	r3, [r7, #32]
 8005c8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	011a      	lsls	r2, r3, #4
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005ca0:	61fb      	str	r3, [r7, #28]
 8005ca2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005cac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	891b      	ldrh	r3, [r3, #8]
 8005cb8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	6959      	ldr	r1, [r3, #20]
 8005cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005cd2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005cd6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005cda:	6800      	ldr	r0, [r0, #0]
 8005cdc:	f001 fa39 	bl	8007152 <USB_WritePMA>
 8005ce0:	e3ee      	b.n	80064c0 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005ce2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	785b      	ldrb	r3, [r3, #1]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d177      	bne.n	8005de2 <USB_EPStartXfer+0x650>
 8005cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cf6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	461a      	mov	r2, r3
 8005d10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d12:	4413      	add	r3, r2
 8005d14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	781b      	ldrb	r3, [r3, #0]
 8005d22:	011a      	lsls	r2, r3, #4
 8005d24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d26:	4413      	add	r3, r2
 8005d28:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d30:	881b      	ldrh	r3, [r3, #0]
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d3c:	801a      	strh	r2, [r3, #0]
 8005d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10a      	bne.n	8005d5c <USB_EPStartXfer+0x5ca>
 8005d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d48:	881b      	ldrh	r3, [r3, #0]
 8005d4a:	b29b      	uxth	r3, r3
 8005d4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d54:	b29a      	uxth	r2, r3
 8005d56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d58:	801a      	strh	r2, [r3, #0]
 8005d5a:	e06d      	b.n	8005e38 <USB_EPStartXfer+0x6a6>
 8005d5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d60:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d62:	d81c      	bhi.n	8005d9e <USB_EPStartXfer+0x60c>
 8005d64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d68:	085b      	lsrs	r3, r3, #1
 8005d6a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d004      	beq.n	8005d84 <USB_EPStartXfer+0x5f2>
 8005d7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d86:	881b      	ldrh	r3, [r3, #0]
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	029b      	lsls	r3, r3, #10
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	4313      	orrs	r3, r2
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d9a:	801a      	strh	r2, [r3, #0]
 8005d9c:	e04c      	b.n	8005e38 <USB_EPStartXfer+0x6a6>
 8005d9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005da2:	095b      	lsrs	r3, r3, #5
 8005da4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dac:	f003 031f 	and.w	r3, r3, #31
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d104      	bne.n	8005dbe <USB_EPStartXfer+0x62c>
 8005db4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005db8:	3b01      	subs	r3, #1
 8005dba:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005dbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dc0:	881b      	ldrh	r3, [r3, #0]
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	029b      	lsls	r3, r3, #10
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dde:	801a      	strh	r2, [r3, #0]
 8005de0:	e02a      	b.n	8005e38 <USB_EPStartXfer+0x6a6>
 8005de2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005de6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	785b      	ldrb	r3, [r3, #1]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d122      	bne.n	8005e38 <USB_EPStartXfer+0x6a6>
 8005df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005df6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005dfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	461a      	mov	r2, r3
 8005e10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e12:	4413      	add	r3, r2
 8005e14:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	011a      	lsls	r2, r3, #4
 8005e24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e26:	4413      	add	r3, r2
 8005e28:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e36:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005e38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	891b      	ldrh	r3, [r3, #8]
 8005e44:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6959      	ldr	r1, [r3, #20]
 8005e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005e5e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005e62:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005e66:	6800      	ldr	r0, [r0, #0]
 8005e68:	f001 f973 	bl	8007152 <USB_WritePMA>
            ep->xfer_buff += len;
 8005e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	695a      	ldr	r2, [r3, #20]
 8005e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e7c:	441a      	add	r2, r3
 8005e7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005e8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6a1a      	ldr	r2, [r3, #32]
 8005e96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d90f      	bls.n	8005ec6 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8005ea6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eaa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6a1a      	ldr	r2, [r3, #32]
 8005eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005eb6:	1ad2      	subs	r2, r2, r3
 8005eb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ebc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	621a      	str	r2, [r3, #32]
 8005ec4:	e00e      	b.n	8005ee4 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005ec6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005ed6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005eda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005ee4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ee8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ef0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ef4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	785b      	ldrb	r3, [r3, #1]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d177      	bne.n	8005ff0 <USB_EPStartXfer+0x85e>
 8005f00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f10:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f20:	4413      	add	r3, r2
 8005f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	011a      	lsls	r2, r3, #4
 8005f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f34:	4413      	add	r3, r2
 8005f36:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005f3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f3e:	881b      	ldrh	r3, [r3, #0]
 8005f40:	b29b      	uxth	r3, r3
 8005f42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f4a:	801a      	strh	r2, [r3, #0]
 8005f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10a      	bne.n	8005f6a <USB_EPStartXfer+0x7d8>
 8005f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f56:	881b      	ldrh	r3, [r3, #0]
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f62:	b29a      	uxth	r2, r3
 8005f64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f66:	801a      	strh	r2, [r3, #0]
 8005f68:	e067      	b.n	800603a <USB_EPStartXfer+0x8a8>
 8005f6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f6e:	2b3e      	cmp	r3, #62	@ 0x3e
 8005f70:	d81c      	bhi.n	8005fac <USB_EPStartXfer+0x81a>
 8005f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f76:	085b      	lsrs	r3, r3, #1
 8005f78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005f7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f80:	f003 0301 	and.w	r3, r3, #1
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d004      	beq.n	8005f92 <USB_EPStartXfer+0x800>
 8005f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f94:	881b      	ldrh	r3, [r3, #0]
 8005f96:	b29a      	uxth	r2, r3
 8005f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	029b      	lsls	r3, r3, #10
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	b29a      	uxth	r2, r3
 8005fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa8:	801a      	strh	r2, [r3, #0]
 8005faa:	e046      	b.n	800603a <USB_EPStartXfer+0x8a8>
 8005fac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fb0:	095b      	lsrs	r3, r3, #5
 8005fb2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005fba:	f003 031f 	and.w	r3, r3, #31
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d104      	bne.n	8005fcc <USB_EPStartXfer+0x83a>
 8005fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fce:	881b      	ldrh	r3, [r3, #0]
 8005fd0:	b29a      	uxth	r2, r3
 8005fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	029b      	lsls	r3, r3, #10
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	b29b      	uxth	r3, r3
 8005fe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fe8:	b29a      	uxth	r2, r3
 8005fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fec:	801a      	strh	r2, [r3, #0]
 8005fee:	e024      	b.n	800603a <USB_EPStartXfer+0x8a8>
 8005ff0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ff4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	785b      	ldrb	r3, [r3, #1]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d11c      	bne.n	800603a <USB_EPStartXfer+0x8a8>
 8006000:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006004:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800600e:	b29b      	uxth	r3, r3
 8006010:	461a      	mov	r2, r3
 8006012:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006014:	4413      	add	r3, r2
 8006016:	643b      	str	r3, [r7, #64]	@ 0x40
 8006018:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800601c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	011a      	lsls	r2, r3, #4
 8006026:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006028:	4413      	add	r3, r2
 800602a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800602e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006030:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006034:	b29a      	uxth	r2, r3
 8006036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006038:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800603a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800603e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	895b      	ldrh	r3, [r3, #10]
 8006046:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800604a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800604e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6959      	ldr	r1, [r3, #20]
 8006056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800605a:	b29b      	uxth	r3, r3
 800605c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006060:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006064:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006068:	6800      	ldr	r0, [r0, #0]
 800606a:	f001 f872 	bl	8007152 <USB_WritePMA>
 800606e:	e227      	b.n	80064c0 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8006070:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006074:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8006080:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006084:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800608e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	009b      	lsls	r3, r3, #2
 8006098:	4413      	add	r3, r2
 800609a:	881b      	ldrh	r3, [r3, #0]
 800609c:	b29b      	uxth	r3, r3
 800609e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80060a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060a6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80060aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	781b      	ldrb	r3, [r3, #0]
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	441a      	add	r2, r3
 80060c4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80060c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80060cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80060d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80060d8:	b29b      	uxth	r3, r3
 80060da:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80060dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	461a      	mov	r2, r3
 80060fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060fc:	4413      	add	r3, r2
 80060fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006100:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	011a      	lsls	r2, r3, #4
 800610e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006110:	4413      	add	r3, r2
 8006112:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006116:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006118:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800611c:	b29a      	uxth	r2, r3
 800611e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006120:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006122:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006126:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	891b      	ldrh	r3, [r3, #8]
 800612e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006132:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006136:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6959      	ldr	r1, [r3, #20]
 800613e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006142:	b29b      	uxth	r3, r3
 8006144:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006148:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800614c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006150:	6800      	ldr	r0, [r0, #0]
 8006152:	f000 fffe 	bl	8007152 <USB_WritePMA>
 8006156:	e1b3      	b.n	80064c0 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	6a1a      	ldr	r2, [r3, #32]
 8006164:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006168:	1ad2      	subs	r2, r2, r3
 800616a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800616e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006176:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800617a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006184:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	781b      	ldrb	r3, [r3, #0]
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	4413      	add	r3, r2
 8006190:	881b      	ldrh	r3, [r3, #0]
 8006192:	b29b      	uxth	r3, r3
 8006194:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 80c6 	beq.w	800632a <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800619e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80061aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	785b      	ldrb	r3, [r3, #1]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d177      	bne.n	80062aa <USB_EPStartXfer+0xb18>
 80061ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	461a      	mov	r2, r3
 80061d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061da:	4413      	add	r3, r2
 80061dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	781b      	ldrb	r3, [r3, #0]
 80061ea:	011a      	lsls	r2, r3, #4
 80061ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80061ee:	4413      	add	r3, r2
 80061f0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80061f4:	667b      	str	r3, [r7, #100]	@ 0x64
 80061f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061f8:	881b      	ldrh	r3, [r3, #0]
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006200:	b29a      	uxth	r2, r3
 8006202:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006204:	801a      	strh	r2, [r3, #0]
 8006206:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10a      	bne.n	8006224 <USB_EPStartXfer+0xa92>
 800620e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006210:	881b      	ldrh	r3, [r3, #0]
 8006212:	b29b      	uxth	r3, r3
 8006214:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006218:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800621c:	b29a      	uxth	r2, r3
 800621e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006220:	801a      	strh	r2, [r3, #0]
 8006222:	e067      	b.n	80062f4 <USB_EPStartXfer+0xb62>
 8006224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006228:	2b3e      	cmp	r3, #62	@ 0x3e
 800622a:	d81c      	bhi.n	8006266 <USB_EPStartXfer+0xad4>
 800622c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006230:	085b      	lsrs	r3, r3, #1
 8006232:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b00      	cmp	r3, #0
 8006240:	d004      	beq.n	800624c <USB_EPStartXfer+0xaba>
 8006242:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006246:	3301      	adds	r3, #1
 8006248:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800624c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800624e:	881b      	ldrh	r3, [r3, #0]
 8006250:	b29a      	uxth	r2, r3
 8006252:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006256:	b29b      	uxth	r3, r3
 8006258:	029b      	lsls	r3, r3, #10
 800625a:	b29b      	uxth	r3, r3
 800625c:	4313      	orrs	r3, r2
 800625e:	b29a      	uxth	r2, r3
 8006260:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006262:	801a      	strh	r2, [r3, #0]
 8006264:	e046      	b.n	80062f4 <USB_EPStartXfer+0xb62>
 8006266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800626a:	095b      	lsrs	r3, r3, #5
 800626c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006274:	f003 031f 	and.w	r3, r3, #31
 8006278:	2b00      	cmp	r3, #0
 800627a:	d104      	bne.n	8006286 <USB_EPStartXfer+0xaf4>
 800627c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006280:	3b01      	subs	r3, #1
 8006282:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006286:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	b29a      	uxth	r2, r3
 800628c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006290:	b29b      	uxth	r3, r3
 8006292:	029b      	lsls	r3, r3, #10
 8006294:	b29b      	uxth	r3, r3
 8006296:	4313      	orrs	r3, r2
 8006298:	b29b      	uxth	r3, r3
 800629a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800629e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062a6:	801a      	strh	r2, [r3, #0]
 80062a8:	e024      	b.n	80062f4 <USB_EPStartXfer+0xb62>
 80062aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	785b      	ldrb	r3, [r3, #1]
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d11c      	bne.n	80062f4 <USB_EPStartXfer+0xb62>
 80062ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	461a      	mov	r2, r3
 80062cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062ce:	4413      	add	r3, r2
 80062d0:	673b      	str	r3, [r7, #112]	@ 0x70
 80062d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	011a      	lsls	r2, r3, #4
 80062e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062e2:	4413      	add	r3, r2
 80062e4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80062e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062f2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80062f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	895b      	ldrh	r3, [r3, #10]
 8006300:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006308:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	6959      	ldr	r1, [r3, #20]
 8006310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006314:	b29b      	uxth	r3, r3
 8006316:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800631a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800631e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006322:	6800      	ldr	r0, [r0, #0]
 8006324:	f000 ff15 	bl	8007152 <USB_WritePMA>
 8006328:	e0ca      	b.n	80064c0 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800632a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800632e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	785b      	ldrb	r3, [r3, #1]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d177      	bne.n	800642a <USB_EPStartXfer+0xc98>
 800633a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800633e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006346:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800634a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006354:	b29b      	uxth	r3, r3
 8006356:	461a      	mov	r2, r3
 8006358:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800635a:	4413      	add	r3, r2
 800635c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800635e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	011a      	lsls	r2, r3, #4
 800636c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800636e:	4413      	add	r3, r2
 8006370:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006374:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006376:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006378:	881b      	ldrh	r3, [r3, #0]
 800637a:	b29b      	uxth	r3, r3
 800637c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006380:	b29a      	uxth	r2, r3
 8006382:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006384:	801a      	strh	r2, [r3, #0]
 8006386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10a      	bne.n	80063a4 <USB_EPStartXfer+0xc12>
 800638e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006390:	881b      	ldrh	r3, [r3, #0]
 8006392:	b29b      	uxth	r3, r3
 8006394:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006398:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800639c:	b29a      	uxth	r2, r3
 800639e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063a0:	801a      	strh	r2, [r3, #0]
 80063a2:	e073      	b.n	800648c <USB_EPStartXfer+0xcfa>
 80063a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063a8:	2b3e      	cmp	r3, #62	@ 0x3e
 80063aa:	d81c      	bhi.n	80063e6 <USB_EPStartXfer+0xc54>
 80063ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063b0:	085b      	lsrs	r3, r3, #1
 80063b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80063b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d004      	beq.n	80063cc <USB_EPStartXfer+0xc3a>
 80063c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80063c6:	3301      	adds	r3, #1
 80063c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80063cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063ce:	881b      	ldrh	r3, [r3, #0]
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	029b      	lsls	r3, r3, #10
 80063da:	b29b      	uxth	r3, r3
 80063dc:	4313      	orrs	r3, r2
 80063de:	b29a      	uxth	r2, r3
 80063e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063e2:	801a      	strh	r2, [r3, #0]
 80063e4:	e052      	b.n	800648c <USB_EPStartXfer+0xcfa>
 80063e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ea:	095b      	lsrs	r3, r3, #5
 80063ec:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80063f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063f4:	f003 031f 	and.w	r3, r3, #31
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d104      	bne.n	8006406 <USB_EPStartXfer+0xc74>
 80063fc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006400:	3b01      	subs	r3, #1
 8006402:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006406:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006408:	881b      	ldrh	r3, [r3, #0]
 800640a:	b29a      	uxth	r2, r3
 800640c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006410:	b29b      	uxth	r3, r3
 8006412:	029b      	lsls	r3, r3, #10
 8006414:	b29b      	uxth	r3, r3
 8006416:	4313      	orrs	r3, r2
 8006418:	b29b      	uxth	r3, r3
 800641a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800641e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006422:	b29a      	uxth	r2, r3
 8006424:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006426:	801a      	strh	r2, [r3, #0]
 8006428:	e030      	b.n	800648c <USB_EPStartXfer+0xcfa>
 800642a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800642e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	785b      	ldrb	r3, [r3, #1]
 8006436:	2b01      	cmp	r3, #1
 8006438:	d128      	bne.n	800648c <USB_EPStartXfer+0xcfa>
 800643a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800643e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800644c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006456:	b29b      	uxth	r3, r3
 8006458:	461a      	mov	r2, r3
 800645a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800645e:	4413      	add	r3, r2
 8006460:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006464:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006468:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	781b      	ldrb	r3, [r3, #0]
 8006470:	011a      	lsls	r2, r3, #4
 8006472:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006476:	4413      	add	r3, r2
 8006478:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800647c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006484:	b29a      	uxth	r2, r3
 8006486:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800648a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800648c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006490:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	891b      	ldrh	r3, [r3, #8]
 8006498:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800649c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	6959      	ldr	r1, [r3, #20]
 80064a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064ac:	b29b      	uxth	r3, r3
 80064ae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80064b2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80064b6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80064ba:	6800      	ldr	r0, [r0, #0]
 80064bc:	f000 fe49 	bl	8007152 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80064c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	009b      	lsls	r3, r3, #2
 80064d8:	4413      	add	r3, r2
 80064da:	881b      	ldrh	r3, [r3, #0]
 80064dc:	b29b      	uxth	r3, r3
 80064de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064e6:	817b      	strh	r3, [r7, #10]
 80064e8:	897b      	ldrh	r3, [r7, #10]
 80064ea:	f083 0310 	eor.w	r3, r3, #16
 80064ee:	817b      	strh	r3, [r7, #10]
 80064f0:	897b      	ldrh	r3, [r7, #10]
 80064f2:	f083 0320 	eor.w	r3, r3, #32
 80064f6:	817b      	strh	r3, [r7, #10]
 80064f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80064fc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006506:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	441a      	add	r2, r3
 8006512:	897b      	ldrh	r3, [r7, #10]
 8006514:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006518:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800651c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006520:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006524:	b29b      	uxth	r3, r3
 8006526:	8013      	strh	r3, [r2, #0]
 8006528:	f000 bcdf 	b.w	8006eea <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800652c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006530:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	7b1b      	ldrb	r3, [r3, #12]
 8006538:	2b00      	cmp	r3, #0
 800653a:	f040 80bc 	bne.w	80066b6 <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800653e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006542:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699a      	ldr	r2, [r3, #24]
 800654a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800654e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	429a      	cmp	r2, r3
 8006558:	d917      	bls.n	800658a <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800655a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800655e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800656a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800656e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	699a      	ldr	r2, [r3, #24]
 8006576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800657a:	1ad2      	subs	r2, r2, r3
 800657c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006580:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	619a      	str	r2, [r3, #24]
 8006588:	e00e      	b.n	80065a8 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800658a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800658e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	699b      	ldr	r3, [r3, #24]
 8006596:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800659a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800659e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2200      	movs	r2, #0
 80065a6:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80065a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065ac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80065b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	461a      	mov	r2, r3
 80065c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80065cc:	4413      	add	r3, r2
 80065ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80065d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	011a      	lsls	r2, r3, #4
 80065e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80065e4:	4413      	add	r3, r2
 80065e6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80065ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80065ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065f2:	881b      	ldrh	r3, [r3, #0]
 80065f4:	b29b      	uxth	r3, r3
 80065f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006600:	801a      	strh	r2, [r3, #0]
 8006602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10d      	bne.n	8006626 <USB_EPStartXfer+0xe94>
 800660a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800660e:	881b      	ldrh	r3, [r3, #0]
 8006610:	b29b      	uxth	r3, r3
 8006612:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006616:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800661a:	b29a      	uxth	r2, r3
 800661c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	f000 bc28 	b.w	8006e76 <USB_EPStartXfer+0x16e4>
 8006626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800662a:	2b3e      	cmp	r3, #62	@ 0x3e
 800662c:	d81f      	bhi.n	800666e <USB_EPStartXfer+0xedc>
 800662e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006632:	085b      	lsrs	r3, r3, #1
 8006634:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800663c:	f003 0301 	and.w	r3, r3, #1
 8006640:	2b00      	cmp	r3, #0
 8006642:	d004      	beq.n	800664e <USB_EPStartXfer+0xebc>
 8006644:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006648:	3301      	adds	r3, #1
 800664a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800664e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006652:	881b      	ldrh	r3, [r3, #0]
 8006654:	b29a      	uxth	r2, r3
 8006656:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800665a:	b29b      	uxth	r3, r3
 800665c:	029b      	lsls	r3, r3, #10
 800665e:	b29b      	uxth	r3, r3
 8006660:	4313      	orrs	r3, r2
 8006662:	b29a      	uxth	r2, r3
 8006664:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006668:	801a      	strh	r2, [r3, #0]
 800666a:	f000 bc04 	b.w	8006e76 <USB_EPStartXfer+0x16e4>
 800666e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006672:	095b      	lsrs	r3, r3, #5
 8006674:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800667c:	f003 031f 	and.w	r3, r3, #31
 8006680:	2b00      	cmp	r3, #0
 8006682:	d104      	bne.n	800668e <USB_EPStartXfer+0xefc>
 8006684:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006688:	3b01      	subs	r3, #1
 800668a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800668e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006692:	881b      	ldrh	r3, [r3, #0]
 8006694:	b29a      	uxth	r2, r3
 8006696:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800669a:	b29b      	uxth	r3, r3
 800669c:	029b      	lsls	r3, r3, #10
 800669e:	b29b      	uxth	r3, r3
 80066a0:	4313      	orrs	r3, r2
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066b2:	801a      	strh	r2, [r3, #0]
 80066b4:	e3df      	b.n	8006e76 <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80066b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	78db      	ldrb	r3, [r3, #3]
 80066c2:	2b02      	cmp	r3, #2
 80066c4:	f040 8218 	bne.w	8006af8 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80066c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	785b      	ldrb	r3, [r3, #1]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	f040 809d 	bne.w	8006814 <USB_EPStartXfer+0x1082>
 80066da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80066e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	461a      	mov	r2, r3
 80066fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80066fe:	4413      	add	r3, r2
 8006700:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006704:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006708:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	011a      	lsls	r2, r3, #4
 8006712:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006716:	4413      	add	r3, r2
 8006718:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800671c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006720:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	b29b      	uxth	r3, r3
 8006728:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800672c:	b29a      	uxth	r2, r3
 800672e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006732:	801a      	strh	r2, [r3, #0]
 8006734:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006738:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	691b      	ldr	r3, [r3, #16]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d10c      	bne.n	800675e <USB_EPStartXfer+0xfcc>
 8006744:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	b29b      	uxth	r3, r3
 800674c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006750:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006754:	b29a      	uxth	r2, r3
 8006756:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800675a:	801a      	strh	r2, [r3, #0]
 800675c:	e08f      	b.n	800687e <USB_EPStartXfer+0x10ec>
 800675e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006762:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	691b      	ldr	r3, [r3, #16]
 800676a:	2b3e      	cmp	r3, #62	@ 0x3e
 800676c:	d826      	bhi.n	80067bc <USB_EPStartXfer+0x102a>
 800676e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006772:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	085b      	lsrs	r3, r3, #1
 800677c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006780:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006784:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d004      	beq.n	800679e <USB_EPStartXfer+0x100c>
 8006794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006798:	3301      	adds	r3, #1
 800679a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800679e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80067a2:	881b      	ldrh	r3, [r3, #0]
 80067a4:	b29a      	uxth	r2, r3
 80067a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	029b      	lsls	r3, r3, #10
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	4313      	orrs	r3, r2
 80067b2:	b29a      	uxth	r2, r3
 80067b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80067b8:	801a      	strh	r2, [r3, #0]
 80067ba:	e060      	b.n	800687e <USB_EPStartXfer+0x10ec>
 80067bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	691b      	ldr	r3, [r3, #16]
 80067c8:	095b      	lsrs	r3, r3, #5
 80067ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	f003 031f 	and.w	r3, r3, #31
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d104      	bne.n	80067ec <USB_EPStartXfer+0x105a>
 80067e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e6:	3b01      	subs	r3, #1
 80067e8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80067f0:	881b      	ldrh	r3, [r3, #0]
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	029b      	lsls	r3, r3, #10
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	4313      	orrs	r3, r2
 8006800:	b29b      	uxth	r3, r3
 8006802:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006806:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800680a:	b29a      	uxth	r2, r3
 800680c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006810:	801a      	strh	r2, [r3, #0]
 8006812:	e034      	b.n	800687e <USB_EPStartXfer+0x10ec>
 8006814:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006818:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	785b      	ldrb	r3, [r3, #1]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d12c      	bne.n	800687e <USB_EPStartXfer+0x10ec>
 8006824:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006828:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006832:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006836:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006840:	b29b      	uxth	r3, r3
 8006842:	461a      	mov	r2, r3
 8006844:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006848:	4413      	add	r3, r2
 800684a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800684e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006852:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	011a      	lsls	r2, r3, #4
 800685c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006860:	4413      	add	r3, r2
 8006862:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006866:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800686a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800686e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	b29a      	uxth	r2, r3
 8006878:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800687c:	801a      	strh	r2, [r3, #0]
 800687e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006882:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800688c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006890:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	785b      	ldrb	r3, [r3, #1]
 8006898:	2b00      	cmp	r3, #0
 800689a:	f040 809d 	bne.w	80069d8 <USB_EPStartXfer+0x1246>
 800689e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80068ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	461a      	mov	r2, r3
 80068be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068c2:	4413      	add	r3, r2
 80068c4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80068c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	011a      	lsls	r2, r3, #4
 80068d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068da:	4413      	add	r3, r2
 80068dc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80068e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80068e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068e8:	881b      	ldrh	r3, [r3, #0]
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80068f0:	b29a      	uxth	r2, r3
 80068f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068f6:	801a      	strh	r2, [r3, #0]
 80068f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	691b      	ldr	r3, [r3, #16]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d10c      	bne.n	8006922 <USB_EPStartXfer+0x1190>
 8006908:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800690c:	881b      	ldrh	r3, [r3, #0]
 800690e:	b29b      	uxth	r3, r3
 8006910:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006914:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006918:	b29a      	uxth	r2, r3
 800691a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800691e:	801a      	strh	r2, [r3, #0]
 8006920:	e088      	b.n	8006a34 <USB_EPStartXfer+0x12a2>
 8006922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006926:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006930:	d826      	bhi.n	8006980 <USB_EPStartXfer+0x11ee>
 8006932:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006936:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	691b      	ldr	r3, [r3, #16]
 800693e:	085b      	lsrs	r3, r3, #1
 8006940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006944:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006948:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	f003 0301 	and.w	r3, r3, #1
 8006954:	2b00      	cmp	r3, #0
 8006956:	d004      	beq.n	8006962 <USB_EPStartXfer+0x11d0>
 8006958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800695c:	3301      	adds	r3, #1
 800695e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006962:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006966:	881b      	ldrh	r3, [r3, #0]
 8006968:	b29a      	uxth	r2, r3
 800696a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800696e:	b29b      	uxth	r3, r3
 8006970:	029b      	lsls	r3, r3, #10
 8006972:	b29b      	uxth	r3, r3
 8006974:	4313      	orrs	r3, r2
 8006976:	b29a      	uxth	r2, r3
 8006978:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800697c:	801a      	strh	r2, [r3, #0]
 800697e:	e059      	b.n	8006a34 <USB_EPStartXfer+0x12a2>
 8006980:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006984:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	095b      	lsrs	r3, r3, #5
 800698e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006992:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006996:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	f003 031f 	and.w	r3, r3, #31
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d104      	bne.n	80069b0 <USB_EPStartXfer+0x121e>
 80069a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069aa:	3b01      	subs	r3, #1
 80069ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069b4:	881b      	ldrh	r3, [r3, #0]
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069bc:	b29b      	uxth	r3, r3
 80069be:	029b      	lsls	r3, r3, #10
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	4313      	orrs	r3, r2
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80069d4:	801a      	strh	r2, [r3, #0]
 80069d6:	e02d      	b.n	8006a34 <USB_EPStartXfer+0x12a2>
 80069d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	785b      	ldrb	r3, [r3, #1]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d125      	bne.n	8006a34 <USB_EPStartXfer+0x12a2>
 80069e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069f6:	b29b      	uxth	r3, r3
 80069f8:	461a      	mov	r2, r3
 80069fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80069fe:	4413      	add	r3, r2
 8006a00:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006a04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	011a      	lsls	r2, r3, #4
 8006a12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006a16:	4413      	add	r3, r2
 8006a18:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006a1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	691b      	ldr	r3, [r3, #16]
 8006a2c:	b29a      	uxth	r2, r3
 8006a2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a32:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006a34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	69db      	ldr	r3, [r3, #28]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 8218 	beq.w	8006e76 <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006a46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	4413      	add	r3, r2
 8006a60:	881b      	ldrh	r3, [r3, #0]
 8006a62:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006a66:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d005      	beq.n	8006a7e <USB_EPStartXfer+0x12ec>
 8006a72:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10d      	bne.n	8006a9a <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006a7e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	f040 81f5 	bne.w	8006e76 <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006a8c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006a90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f040 81ee 	bne.w	8006e76 <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8006a9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a9e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006aa8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4413      	add	r3, r2
 8006ab4:	881b      	ldrh	r3, [r3, #0]
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ac0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8006ac4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ac8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ad2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	781b      	ldrb	r3, [r3, #0]
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	441a      	add	r2, r3
 8006ade:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8006ae2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ae6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006aea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aee:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	8013      	strh	r3, [r2, #0]
 8006af6:	e1be      	b.n	8006e76 <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006af8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006afc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	78db      	ldrb	r3, [r3, #3]
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	f040 81b4 	bne.w	8006e72 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006b0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699a      	ldr	r2, [r3, #24]
 8006b16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d917      	bls.n	8006b56 <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 8006b26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	691b      	ldr	r3, [r3, #16]
 8006b32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8006b36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	699a      	ldr	r2, [r3, #24]
 8006b42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b46:	1ad2      	subs	r2, r2, r3
 8006b48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	619a      	str	r2, [r3, #24]
 8006b54:	e00e      	b.n	8006b74 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 8006b56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8006b66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b6a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2200      	movs	r2, #0
 8006b72:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006b74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	785b      	ldrb	r3, [r3, #1]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	f040 8085 	bne.w	8006c90 <USB_EPStartXfer+0x14fe>
 8006b86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006b94:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b98:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006baa:	4413      	add	r3, r2
 8006bac:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006bb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	011a      	lsls	r2, r3, #4
 8006bbe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006bc2:	4413      	add	r3, r2
 8006bc4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006bc8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bcc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006bd0:	881b      	ldrh	r3, [r3, #0]
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006bde:	801a      	strh	r2, [r3, #0]
 8006be0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d10c      	bne.n	8006c02 <USB_EPStartXfer+0x1470>
 8006be8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006bec:	881b      	ldrh	r3, [r3, #0]
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bf4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006bfe:	801a      	strh	r2, [r3, #0]
 8006c00:	e077      	b.n	8006cf2 <USB_EPStartXfer+0x1560>
 8006c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c06:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c08:	d81e      	bhi.n	8006c48 <USB_EPStartXfer+0x14b6>
 8006c0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c0e:	085b      	lsrs	r3, r3, #1
 8006c10:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c18:	f003 0301 	and.w	r3, r3, #1
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d004      	beq.n	8006c2a <USB_EPStartXfer+0x1498>
 8006c20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c24:	3301      	adds	r3, #1
 8006c26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006c2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c2e:	881b      	ldrh	r3, [r3, #0]
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c36:	b29b      	uxth	r3, r3
 8006c38:	029b      	lsls	r3, r3, #10
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c44:	801a      	strh	r2, [r3, #0]
 8006c46:	e054      	b.n	8006cf2 <USB_EPStartXfer+0x1560>
 8006c48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c4c:	095b      	lsrs	r3, r3, #5
 8006c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006c52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c56:	f003 031f 	and.w	r3, r3, #31
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d104      	bne.n	8006c68 <USB_EPStartXfer+0x14d6>
 8006c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c62:	3b01      	subs	r3, #1
 8006c64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006c68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c6c:	881b      	ldrh	r3, [r3, #0]
 8006c6e:	b29a      	uxth	r2, r3
 8006c70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	029b      	lsls	r3, r3, #10
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006c8c:	801a      	strh	r2, [r3, #0]
 8006c8e:	e030      	b.n	8006cf2 <USB_EPStartXfer+0x1560>
 8006c90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	785b      	ldrb	r3, [r3, #1]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d128      	bne.n	8006cf2 <USB_EPStartXfer+0x1560>
 8006ca0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ca4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006cae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006cca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	781b      	ldrb	r3, [r3, #0]
 8006cd6:	011a      	lsls	r2, r3, #4
 8006cd8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cdc:	4413      	add	r3, r2
 8006cde:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006ce2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cea:	b29a      	uxth	r2, r3
 8006cec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006cf0:	801a      	strh	r2, [r3, #0]
 8006cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cf6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	785b      	ldrb	r3, [r3, #1]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f040 8085 	bne.w	8006e1c <USB_EPStartXfer+0x168a>
 8006d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006d20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	461a      	mov	r2, r3
 8006d32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d36:	4413      	add	r3, r2
 8006d38:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006d3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	011a      	lsls	r2, r3, #4
 8006d4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006d4e:	4413      	add	r3, r2
 8006d50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006d54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006d58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d5c:	881b      	ldrh	r3, [r3, #0]
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d64:	b29a      	uxth	r2, r3
 8006d66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d6a:	801a      	strh	r2, [r3, #0]
 8006d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d10c      	bne.n	8006d8e <USB_EPStartXfer+0x15fc>
 8006d74:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d78:	881b      	ldrh	r3, [r3, #0]
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d84:	b29a      	uxth	r2, r3
 8006d86:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006d8a:	801a      	strh	r2, [r3, #0]
 8006d8c:	e073      	b.n	8006e76 <USB_EPStartXfer+0x16e4>
 8006d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d92:	2b3e      	cmp	r3, #62	@ 0x3e
 8006d94:	d81e      	bhi.n	8006dd4 <USB_EPStartXfer+0x1642>
 8006d96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d9a:	085b      	lsrs	r3, r3, #1
 8006d9c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006da4:	f003 0301 	and.w	r3, r3, #1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d004      	beq.n	8006db6 <USB_EPStartXfer+0x1624>
 8006dac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006db0:	3301      	adds	r3, #1
 8006db2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006db6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	029b      	lsls	r3, r3, #10
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006dd0:	801a      	strh	r2, [r3, #0]
 8006dd2:	e050      	b.n	8006e76 <USB_EPStartXfer+0x16e4>
 8006dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006dd8:	095b      	lsrs	r3, r3, #5
 8006dda:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006dde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006de2:	f003 031f 	and.w	r3, r3, #31
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d104      	bne.n	8006df4 <USB_EPStartXfer+0x1662>
 8006dea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dee:	3b01      	subs	r3, #1
 8006df0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006df4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006df8:	881b      	ldrh	r3, [r3, #0]
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e00:	b29b      	uxth	r3, r3
 8006e02:	029b      	lsls	r3, r3, #10
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	4313      	orrs	r3, r2
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006e18:	801a      	strh	r2, [r3, #0]
 8006e1a:	e02c      	b.n	8006e76 <USB_EPStartXfer+0x16e4>
 8006e1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	785b      	ldrb	r3, [r3, #1]
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d124      	bne.n	8006e76 <USB_EPStartXfer+0x16e4>
 8006e2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e30:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e3a:	b29b      	uxth	r3, r3
 8006e3c:	461a      	mov	r2, r3
 8006e3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e42:	4413      	add	r3, r2
 8006e44:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	781b      	ldrb	r3, [r3, #0]
 8006e54:	011a      	lsls	r2, r3, #4
 8006e56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006e5a:	4413      	add	r3, r2
 8006e5c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006e60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e68:	b29a      	uxth	r2, r3
 8006e6a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006e6e:	801a      	strh	r2, [r3, #0]
 8006e70:	e001      	b.n	8006e76 <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e03a      	b.n	8006eec <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006e76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e7a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	009b      	lsls	r3, r3, #2
 8006e8e:	4413      	add	r3, r2
 8006e90:	881b      	ldrh	r3, [r3, #0]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e9c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006ea0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006ea4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006ea8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006eac:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006eb0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006eb4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006eb8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ebc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	441a      	add	r2, r3
 8006ed2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006ed6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006eda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ede:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006eea:	2300      	movs	r3, #0
}
 8006eec:	4618      	mov	r0, r3
 8006eee:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b085      	sub	sp, #20
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
 8006efe:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	785b      	ldrb	r3, [r3, #1]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d020      	beq.n	8006f4a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	781b      	ldrb	r3, [r3, #0]
 8006f0e:	009b      	lsls	r3, r3, #2
 8006f10:	4413      	add	r3, r2
 8006f12:	881b      	ldrh	r3, [r3, #0]
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f1e:	81bb      	strh	r3, [r7, #12]
 8006f20:	89bb      	ldrh	r3, [r7, #12]
 8006f22:	f083 0310 	eor.w	r3, r3, #16
 8006f26:	81bb      	strh	r3, [r7, #12]
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	441a      	add	r2, r3
 8006f32:	89bb      	ldrh	r3, [r7, #12]
 8006f34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	8013      	strh	r3, [r2, #0]
 8006f48:	e01f      	b.n	8006f8a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	781b      	ldrb	r3, [r3, #0]
 8006f50:	009b      	lsls	r3, r3, #2
 8006f52:	4413      	add	r3, r2
 8006f54:	881b      	ldrh	r3, [r3, #0]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f60:	81fb      	strh	r3, [r7, #14]
 8006f62:	89fb      	ldrh	r3, [r7, #14]
 8006f64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006f68:	81fb      	strh	r3, [r7, #14]
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	441a      	add	r2, r3
 8006f74:	89fb      	ldrh	r3, [r7, #14]
 8006f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3714      	adds	r7, #20
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr

08006f98 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b087      	sub	sp, #28
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
 8006fa0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	7b1b      	ldrb	r3, [r3, #12]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	f040 809d 	bne.w	80070e6 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	785b      	ldrb	r3, [r3, #1]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d04c      	beq.n	800704e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	4413      	add	r3, r2
 8006fbe:	881b      	ldrh	r3, [r3, #0]
 8006fc0:	823b      	strh	r3, [r7, #16]
 8006fc2:	8a3b      	ldrh	r3, [r7, #16]
 8006fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d01b      	beq.n	8007004 <USB_EPClearStall+0x6c>
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	009b      	lsls	r3, r3, #2
 8006fd4:	4413      	add	r3, r2
 8006fd6:	881b      	ldrh	r3, [r3, #0]
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fe2:	81fb      	strh	r3, [r7, #14]
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	441a      	add	r2, r3
 8006fee:	89fb      	ldrh	r3, [r7, #14]
 8006ff0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ff4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ff8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ffc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007000:	b29b      	uxth	r3, r3
 8007002:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	78db      	ldrb	r3, [r3, #3]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d06c      	beq.n	80070e6 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	781b      	ldrb	r3, [r3, #0]
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	881b      	ldrh	r3, [r3, #0]
 8007018:	b29b      	uxth	r3, r3
 800701a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800701e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007022:	81bb      	strh	r3, [r7, #12]
 8007024:	89bb      	ldrh	r3, [r7, #12]
 8007026:	f083 0320 	eor.w	r3, r3, #32
 800702a:	81bb      	strh	r3, [r7, #12]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	441a      	add	r2, r3
 8007036:	89bb      	ldrh	r3, [r7, #12]
 8007038:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800703c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007040:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007044:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007048:	b29b      	uxth	r3, r3
 800704a:	8013      	strh	r3, [r2, #0]
 800704c:	e04b      	b.n	80070e6 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4413      	add	r3, r2
 8007058:	881b      	ldrh	r3, [r3, #0]
 800705a:	82fb      	strh	r3, [r7, #22]
 800705c:	8afb      	ldrh	r3, [r7, #22]
 800705e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d01b      	beq.n	800709e <USB_EPClearStall+0x106>
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	781b      	ldrb	r3, [r3, #0]
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4413      	add	r3, r2
 8007070:	881b      	ldrh	r3, [r3, #0]
 8007072:	b29b      	uxth	r3, r3
 8007074:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007078:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800707c:	82bb      	strh	r3, [r7, #20]
 800707e:	687a      	ldr	r2, [r7, #4]
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	441a      	add	r2, r3
 8007088:	8abb      	ldrh	r3, [r7, #20]
 800708a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800708e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007092:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800709a:	b29b      	uxth	r3, r3
 800709c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	781b      	ldrb	r3, [r3, #0]
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	4413      	add	r3, r2
 80070a8:	881b      	ldrh	r3, [r3, #0]
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070b4:	827b      	strh	r3, [r7, #18]
 80070b6:	8a7b      	ldrh	r3, [r7, #18]
 80070b8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80070bc:	827b      	strh	r3, [r7, #18]
 80070be:	8a7b      	ldrh	r3, [r7, #18]
 80070c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80070c4:	827b      	strh	r3, [r7, #18]
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	781b      	ldrb	r3, [r3, #0]
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	441a      	add	r2, r3
 80070d0:	8a7b      	ldrh	r3, [r7, #18]
 80070d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	371c      	adds	r7, #28
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b083      	sub	sp, #12
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	460b      	mov	r3, r1
 80070fe:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8007100:	78fb      	ldrb	r3, [r7, #3]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d103      	bne.n	800710e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	2280      	movs	r2, #128	@ 0x80
 800710a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	370c      	adds	r7, #12
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	4618      	mov	r0, r3
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8007132:	b480      	push	{r7}
 8007134:	b085      	sub	sp, #20
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007140:	b29b      	uxth	r3, r3
 8007142:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007144:	68fb      	ldr	r3, [r7, #12]
}
 8007146:	4618      	mov	r0, r3
 8007148:	3714      	adds	r7, #20
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007152:	b480      	push	{r7}
 8007154:	b08b      	sub	sp, #44	@ 0x2c
 8007156:	af00      	add	r7, sp, #0
 8007158:	60f8      	str	r0, [r7, #12]
 800715a:	60b9      	str	r1, [r7, #8]
 800715c:	4611      	mov	r1, r2
 800715e:	461a      	mov	r2, r3
 8007160:	460b      	mov	r3, r1
 8007162:	80fb      	strh	r3, [r7, #6]
 8007164:	4613      	mov	r3, r2
 8007166:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007168:	88bb      	ldrh	r3, [r7, #4]
 800716a:	3301      	adds	r3, #1
 800716c:	085b      	lsrs	r3, r3, #1
 800716e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007178:	88fb      	ldrh	r3, [r7, #6]
 800717a:	005a      	lsls	r2, r3, #1
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	4413      	add	r3, r2
 8007180:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007184:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007186:	69bb      	ldr	r3, [r7, #24]
 8007188:	627b      	str	r3, [r7, #36]	@ 0x24
 800718a:	e01f      	b.n	80071cc <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800718c:	69fb      	ldr	r3, [r7, #28]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	3301      	adds	r3, #1
 8007196:	781b      	ldrb	r3, [r3, #0]
 8007198:	b21b      	sxth	r3, r3
 800719a:	021b      	lsls	r3, r3, #8
 800719c:	b21a      	sxth	r2, r3
 800719e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	b21b      	sxth	r3, r3
 80071a6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80071a8:	6a3b      	ldr	r3, [r7, #32]
 80071aa:	8a7a      	ldrh	r2, [r7, #18]
 80071ac:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80071ae:	6a3b      	ldr	r3, [r7, #32]
 80071b0:	3302      	adds	r3, #2
 80071b2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80071b4:	6a3b      	ldr	r3, [r7, #32]
 80071b6:	3302      	adds	r3, #2
 80071b8:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	3301      	adds	r3, #1
 80071be:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	3301      	adds	r3, #1
 80071c4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80071c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c8:	3b01      	subs	r3, #1
 80071ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80071cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1dc      	bne.n	800718c <USB_WritePMA+0x3a>
  }
}
 80071d2:	bf00      	nop
 80071d4:	bf00      	nop
 80071d6:	372c      	adds	r7, #44	@ 0x2c
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80071e0:	b480      	push	{r7}
 80071e2:	b08b      	sub	sp, #44	@ 0x2c
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	60f8      	str	r0, [r7, #12]
 80071e8:	60b9      	str	r1, [r7, #8]
 80071ea:	4611      	mov	r1, r2
 80071ec:	461a      	mov	r2, r3
 80071ee:	460b      	mov	r3, r1
 80071f0:	80fb      	strh	r3, [r7, #6]
 80071f2:	4613      	mov	r3, r2
 80071f4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80071f6:	88bb      	ldrh	r3, [r7, #4]
 80071f8:	085b      	lsrs	r3, r3, #1
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007206:	88fb      	ldrh	r3, [r7, #6]
 8007208:	005a      	lsls	r2, r3, #1
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	4413      	add	r3, r2
 800720e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007212:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	627b      	str	r3, [r7, #36]	@ 0x24
 8007218:	e01b      	b.n	8007252 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800721a:	6a3b      	ldr	r3, [r7, #32]
 800721c:	881b      	ldrh	r3, [r3, #0]
 800721e:	b29b      	uxth	r3, r3
 8007220:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007222:	6a3b      	ldr	r3, [r7, #32]
 8007224:	3302      	adds	r3, #2
 8007226:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	b2da      	uxtb	r2, r3
 800722c:	69fb      	ldr	r3, [r7, #28]
 800722e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	3301      	adds	r3, #1
 8007234:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	0a1b      	lsrs	r3, r3, #8
 800723a:	b2da      	uxtb	r2, r3
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	3301      	adds	r3, #1
 8007244:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007246:	6a3b      	ldr	r3, [r7, #32]
 8007248:	3302      	adds	r3, #2
 800724a:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	3b01      	subs	r3, #1
 8007250:	627b      	str	r3, [r7, #36]	@ 0x24
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e0      	bne.n	800721a <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007258:	88bb      	ldrh	r3, [r7, #4]
 800725a:	f003 0301 	and.w	r3, r3, #1
 800725e:	b29b      	uxth	r3, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d007      	beq.n	8007274 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8007264:	6a3b      	ldr	r3, [r7, #32]
 8007266:	881b      	ldrh	r3, [r3, #0]
 8007268:	b29b      	uxth	r3, r3
 800726a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	b2da      	uxtb	r2, r3
 8007270:	69fb      	ldr	r3, [r7, #28]
 8007272:	701a      	strb	r2, [r3, #0]
  }
}
 8007274:	bf00      	nop
 8007276:	372c      	adds	r7, #44	@ 0x2c
 8007278:	46bd      	mov	sp, r7
 800727a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727e:	4770      	bx	lr

08007280 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b084      	sub	sp, #16
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
 8007288:	460b      	mov	r3, r1
 800728a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7c1b      	ldrb	r3, [r3, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d115      	bne.n	80072c4 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007298:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800729c:	2202      	movs	r2, #2
 800729e:	2181      	movs	r1, #129	@ 0x81
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f001 fe5e 	bl	8008f62 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2201      	movs	r2, #1
 80072aa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80072ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80072b0:	2202      	movs	r2, #2
 80072b2:	2101      	movs	r1, #1
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f001 fe54 	bl	8008f62 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2201      	movs	r2, #1
 80072be:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 80072c2:	e012      	b.n	80072ea <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80072c4:	2340      	movs	r3, #64	@ 0x40
 80072c6:	2202      	movs	r2, #2
 80072c8:	2181      	movs	r1, #129	@ 0x81
 80072ca:	6878      	ldr	r0, [r7, #4]
 80072cc:	f001 fe49 	bl	8008f62 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80072d6:	2340      	movs	r3, #64	@ 0x40
 80072d8:	2202      	movs	r2, #2
 80072da:	2101      	movs	r1, #1
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f001 fe40 	bl	8008f62 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80072ea:	2308      	movs	r3, #8
 80072ec:	2203      	movs	r2, #3
 80072ee:	2182      	movs	r1, #130	@ 0x82
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f001 fe36 	bl	8008f62 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2201      	movs	r2, #1
 80072fa:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80072fc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007300:	f001 ff56 	bl	80091b0 <USBD_static_malloc>
 8007304:	4602      	mov	r2, r0
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007312:	2b00      	cmp	r3, #0
 8007314:	d102      	bne.n	800731c <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007316:	2301      	movs	r3, #1
 8007318:	73fb      	strb	r3, [r7, #15]
 800731a:	e026      	b.n	800736a <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007322:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2200      	movs	r2, #0
 8007332:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	2200      	movs	r2, #0
 800733a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	7c1b      	ldrb	r3, [r3, #16]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d109      	bne.n	800735a <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800734c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007350:	2101      	movs	r1, #1
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f001 fef6 	bl	8009144 <USBD_LL_PrepareReceive>
 8007358:	e007      	b.n	800736a <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007360:	2340      	movs	r3, #64	@ 0x40
 8007362:	2101      	movs	r1, #1
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f001 feed 	bl	8009144 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800736a:	7bfb      	ldrb	r3, [r7, #15]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b084      	sub	sp, #16
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	460b      	mov	r3, r1
 800737e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007380:	2300      	movs	r3, #0
 8007382:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007384:	2181      	movs	r1, #129	@ 0x81
 8007386:	6878      	ldr	r0, [r7, #4]
 8007388:	f001 fe11 	bl	8008fae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007392:	2101      	movs	r1, #1
 8007394:	6878      	ldr	r0, [r7, #4]
 8007396:	f001 fe0a 	bl	8008fae <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80073a2:	2182      	movs	r1, #130	@ 0x82
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f001 fe02 	bl	8008fae <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d00e      	beq.n	80073d8 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073ca:	4618      	mov	r0, r3
 80073cc:	f001 fefe 	bl	80091cc <USBD_static_free>
    pdev->pClassData = NULL;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 80073d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3710      	adds	r7, #16
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}

080073e2 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80073e2:	b580      	push	{r7, lr}
 80073e4:	b086      	sub	sp, #24
 80073e6:	af00      	add	r7, sp, #0
 80073e8:	6078      	str	r0, [r7, #4]
 80073ea:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073f2:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80073f4:	2300      	movs	r3, #0
 80073f6:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80073f8:	2300      	movs	r3, #0
 80073fa:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80073fc:	2300      	movs	r3, #0
 80073fe:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	781b      	ldrb	r3, [r3, #0]
 8007404:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007408:	2b00      	cmp	r3, #0
 800740a:	d039      	beq.n	8007480 <USBD_CDC_Setup+0x9e>
 800740c:	2b20      	cmp	r3, #32
 800740e:	d17f      	bne.n	8007510 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	88db      	ldrh	r3, [r3, #6]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d029      	beq.n	800746c <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	781b      	ldrb	r3, [r3, #0]
 800741c:	b25b      	sxtb	r3, r3
 800741e:	2b00      	cmp	r3, #0
 8007420:	da11      	bge.n	8007446 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800742e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007430:	683a      	ldr	r2, [r7, #0]
 8007432:	88d2      	ldrh	r2, [r2, #6]
 8007434:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007436:	6939      	ldr	r1, [r7, #16]
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	88db      	ldrh	r3, [r3, #6]
 800743c:	461a      	mov	r2, r3
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f001 f9e0 	bl	8008804 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007444:	e06b      	b.n	800751e <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	785a      	ldrb	r2, [r3, #1]
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	88db      	ldrh	r3, [r3, #6]
 8007454:	b2da      	uxtb	r2, r3
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800745c:	6939      	ldr	r1, [r7, #16]
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	88db      	ldrh	r3, [r3, #6]
 8007462:	461a      	mov	r2, r3
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f001 f9fb 	bl	8008860 <USBD_CtlPrepareRx>
      break;
 800746a:	e058      	b.n	800751e <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	683a      	ldr	r2, [r7, #0]
 8007476:	7850      	ldrb	r0, [r2, #1]
 8007478:	2200      	movs	r2, #0
 800747a:	6839      	ldr	r1, [r7, #0]
 800747c:	4798      	blx	r3
      break;
 800747e:	e04e      	b.n	800751e <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	785b      	ldrb	r3, [r3, #1]
 8007484:	2b0b      	cmp	r3, #11
 8007486:	d02e      	beq.n	80074e6 <USBD_CDC_Setup+0x104>
 8007488:	2b0b      	cmp	r3, #11
 800748a:	dc38      	bgt.n	80074fe <USBD_CDC_Setup+0x11c>
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <USBD_CDC_Setup+0xb4>
 8007490:	2b0a      	cmp	r3, #10
 8007492:	d014      	beq.n	80074be <USBD_CDC_Setup+0xdc>
 8007494:	e033      	b.n	80074fe <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800749c:	2b03      	cmp	r3, #3
 800749e:	d107      	bne.n	80074b0 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80074a0:	f107 030c 	add.w	r3, r7, #12
 80074a4:	2202      	movs	r2, #2
 80074a6:	4619      	mov	r1, r3
 80074a8:	6878      	ldr	r0, [r7, #4]
 80074aa:	f001 f9ab 	bl	8008804 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074ae:	e02e      	b.n	800750e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80074b0:	6839      	ldr	r1, [r7, #0]
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f001 f93b 	bl	800872e <USBD_CtlError>
            ret = USBD_FAIL;
 80074b8:	2302      	movs	r3, #2
 80074ba:	75fb      	strb	r3, [r7, #23]
          break;
 80074bc:	e027      	b.n	800750e <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074c4:	2b03      	cmp	r3, #3
 80074c6:	d107      	bne.n	80074d8 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80074c8:	f107 030f 	add.w	r3, r7, #15
 80074cc:	2201      	movs	r2, #1
 80074ce:	4619      	mov	r1, r3
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f001 f997 	bl	8008804 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074d6:	e01a      	b.n	800750e <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80074d8:	6839      	ldr	r1, [r7, #0]
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f001 f927 	bl	800872e <USBD_CtlError>
            ret = USBD_FAIL;
 80074e0:	2302      	movs	r3, #2
 80074e2:	75fb      	strb	r3, [r7, #23]
          break;
 80074e4:	e013      	b.n	800750e <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074ec:	2b03      	cmp	r3, #3
 80074ee:	d00d      	beq.n	800750c <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 80074f0:	6839      	ldr	r1, [r7, #0]
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f001 f91b 	bl	800872e <USBD_CtlError>
            ret = USBD_FAIL;
 80074f8:	2302      	movs	r3, #2
 80074fa:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80074fc:	e006      	b.n	800750c <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80074fe:	6839      	ldr	r1, [r7, #0]
 8007500:	6878      	ldr	r0, [r7, #4]
 8007502:	f001 f914 	bl	800872e <USBD_CtlError>
          ret = USBD_FAIL;
 8007506:	2302      	movs	r3, #2
 8007508:	75fb      	strb	r3, [r7, #23]
          break;
 800750a:	e000      	b.n	800750e <USBD_CDC_Setup+0x12c>
          break;
 800750c:	bf00      	nop
      }
      break;
 800750e:	e006      	b.n	800751e <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007510:	6839      	ldr	r1, [r7, #0]
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f001 f90b 	bl	800872e <USBD_CtlError>
      ret = USBD_FAIL;
 8007518:	2302      	movs	r3, #2
 800751a:	75fb      	strb	r3, [r7, #23]
      break;
 800751c:	bf00      	nop
  }

  return ret;
 800751e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007520:	4618      	mov	r0, r3
 8007522:	3718      	adds	r7, #24
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}

08007528 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	460b      	mov	r3, r1
 8007532:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800753a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007542:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800754a:	2b00      	cmp	r3, #0
 800754c:	d03a      	beq.n	80075c4 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800754e:	78fa      	ldrb	r2, [r7, #3]
 8007550:	6879      	ldr	r1, [r7, #4]
 8007552:	4613      	mov	r3, r2
 8007554:	009b      	lsls	r3, r3, #2
 8007556:	4413      	add	r3, r2
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	440b      	add	r3, r1
 800755c:	331c      	adds	r3, #28
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d029      	beq.n	80075b8 <USBD_CDC_DataIn+0x90>
 8007564:	78fa      	ldrb	r2, [r7, #3]
 8007566:	6879      	ldr	r1, [r7, #4]
 8007568:	4613      	mov	r3, r2
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	4413      	add	r3, r2
 800756e:	009b      	lsls	r3, r3, #2
 8007570:	440b      	add	r3, r1
 8007572:	331c      	adds	r3, #28
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	78f9      	ldrb	r1, [r7, #3]
 8007578:	68b8      	ldr	r0, [r7, #8]
 800757a:	460b      	mov	r3, r1
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	440b      	add	r3, r1
 8007580:	00db      	lsls	r3, r3, #3
 8007582:	4403      	add	r3, r0
 8007584:	3320      	adds	r3, #32
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	fbb2 f1f3 	udiv	r1, r2, r3
 800758c:	fb01 f303 	mul.w	r3, r1, r3
 8007590:	1ad3      	subs	r3, r2, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	d110      	bne.n	80075b8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007596:	78fa      	ldrb	r2, [r7, #3]
 8007598:	6879      	ldr	r1, [r7, #4]
 800759a:	4613      	mov	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4413      	add	r3, r2
 80075a0:	009b      	lsls	r3, r3, #2
 80075a2:	440b      	add	r3, r1
 80075a4:	331c      	adds	r3, #28
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80075aa:	78f9      	ldrb	r1, [r7, #3]
 80075ac:	2300      	movs	r3, #0
 80075ae:	2200      	movs	r2, #0
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f001 fda4 	bl	80090fe <USBD_LL_Transmit>
 80075b6:	e003      	b.n	80075c0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 80075c0:	2300      	movs	r3, #0
 80075c2:	e000      	b.n	80075c6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80075c4:	2302      	movs	r3, #2
  }
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80075ce:	b580      	push	{r7, lr}
 80075d0:	b084      	sub	sp, #16
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
 80075d6:	460b      	mov	r3, r1
 80075d8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075e0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80075e2:	78fb      	ldrb	r3, [r7, #3]
 80075e4:	4619      	mov	r1, r3
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f001 fdcf 	bl	800918a <USBD_LL_GetRxDataSize>
 80075ec:	4602      	mov	r2, r0
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00d      	beq.n	800761a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	68fa      	ldr	r2, [r7, #12]
 8007608:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007612:	4611      	mov	r1, r2
 8007614:	4798      	blx	r3

    return USBD_OK;
 8007616:	2300      	movs	r3, #0
 8007618:	e000      	b.n	800761c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800761a:	2302      	movs	r3, #2
  }
}
 800761c:	4618      	mov	r0, r3
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007632:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800763a:	2b00      	cmp	r3, #0
 800763c:	d014      	beq.n	8007668 <USBD_CDC_EP0_RxReady+0x44>
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007644:	2bff      	cmp	r3, #255	@ 0xff
 8007646:	d00f      	beq.n	8007668 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007656:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007658:	68fa      	ldr	r2, [r7, #12]
 800765a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800765e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	22ff      	movs	r2, #255	@ 0xff
 8007664:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3710      	adds	r7, #16
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
	...

08007674 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2243      	movs	r2, #67	@ 0x43
 8007680:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007682:	4b03      	ldr	r3, [pc, #12]	@ (8007690 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007684:	4618      	mov	r0, r3
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	20000094 	.word	0x20000094

08007694 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2243      	movs	r2, #67	@ 0x43
 80076a0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80076a2:	4b03      	ldr	r3, [pc, #12]	@ (80076b0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr
 80076b0:	20000050 	.word	0x20000050

080076b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b083      	sub	sp, #12
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2243      	movs	r2, #67	@ 0x43
 80076c0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80076c2:	4b03      	ldr	r3, [pc, #12]	@ (80076d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	370c      	adds	r7, #12
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr
 80076d0:	200000d8 	.word	0x200000d8

080076d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b083      	sub	sp, #12
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	220a      	movs	r2, #10
 80076e0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80076e2:	4b03      	ldr	r3, [pc, #12]	@ (80076f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	370c      	adds	r7, #12
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr
 80076f0:	2000000c 	.word	0x2000000c

080076f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b085      	sub	sp, #20
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 80076fe:	2302      	movs	r3, #2
 8007700:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d005      	beq.n	8007714 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	683a      	ldr	r2, [r7, #0]
 800770c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007710:	2300      	movs	r3, #0
 8007712:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007714:	7bfb      	ldrb	r3, [r7, #15]
}
 8007716:	4618      	mov	r0, r3
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr

08007722 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007722:	b480      	push	{r7}
 8007724:	b087      	sub	sp, #28
 8007726:	af00      	add	r7, sp, #0
 8007728:	60f8      	str	r0, [r7, #12]
 800772a:	60b9      	str	r1, [r7, #8]
 800772c:	4613      	mov	r3, r2
 800772e:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007736:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	68ba      	ldr	r2, [r7, #8]
 800773c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007740:	88fa      	ldrh	r2, [r7, #6]
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007748:	2300      	movs	r3, #0
}
 800774a:	4618      	mov	r0, r3
 800774c:	371c      	adds	r7, #28
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007756:	b480      	push	{r7}
 8007758:	b085      	sub	sp, #20
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
 800775e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007766:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3714      	adds	r7, #20
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800778c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007794:	2b00      	cmp	r3, #0
 8007796:	d017      	beq.n	80077c8 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	7c1b      	ldrb	r3, [r3, #16]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d109      	bne.n	80077b4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80077a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80077aa:	2101      	movs	r1, #1
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f001 fcc9 	bl	8009144 <USBD_LL_PrepareReceive>
 80077b2:	e007      	b.n	80077c4 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80077ba:	2340      	movs	r3, #64	@ 0x40
 80077bc:	2101      	movs	r1, #1
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f001 fcc0 	bl	8009144 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80077c4:	2300      	movs	r3, #0
 80077c6:	e000      	b.n	80077ca <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80077c8:	2302      	movs	r3, #2
  }
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3710      	adds	r7, #16
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}

080077d2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b084      	sub	sp, #16
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	60f8      	str	r0, [r7, #12]
 80077da:	60b9      	str	r1, [r7, #8]
 80077dc:	4613      	mov	r3, r2
 80077de:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d101      	bne.n	80077ea <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80077e6:	2302      	movs	r3, #2
 80077e8:	e01a      	b.n	8007820 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d003      	beq.n	80077fc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2200      	movs	r2, #0
 80077f8:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d003      	beq.n	800780a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	68ba      	ldr	r2, [r7, #8]
 8007806:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2201      	movs	r2, #1
 800780e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	79fa      	ldrb	r2, [r7, #7]
 8007816:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007818:	68f8      	ldr	r0, [r7, #12]
 800781a:	f001 fb2d 	bl	8008e78 <USBD_LL_Init>

  return USBD_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3710      	adds	r7, #16
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007832:	2300      	movs	r3, #0
 8007834:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d006      	beq.n	800784a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	683a      	ldr	r2, [r7, #0]
 8007840:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	73fb      	strb	r3, [r7, #15]
 8007848:	e001      	b.n	800784e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800784a:	2302      	movs	r3, #2
 800784c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800784e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007850:	4618      	mov	r0, r3
 8007852:	3714      	adds	r7, #20
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f001 fb61 	bl	8008f2c <USBD_LL_Start>

  return USBD_OK;
 800786a:	2300      	movs	r3, #0
}
 800786c:	4618      	mov	r0, r3
 800786e:	3708      	adds	r7, #8
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800787c:	2300      	movs	r3, #0
}
 800787e:	4618      	mov	r0, r3
 8007880:	370c      	adds	r7, #12
 8007882:	46bd      	mov	sp, r7
 8007884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007888:	4770      	bx	lr

0800788a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800788a:	b580      	push	{r7, lr}
 800788c:	b084      	sub	sp, #16
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	460b      	mov	r3, r1
 8007894:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007896:	2302      	movs	r3, #2
 8007898:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00c      	beq.n	80078be <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	78fa      	ldrb	r2, [r7, #3]
 80078ae:	4611      	mov	r1, r2
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	4798      	blx	r3
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d101      	bne.n	80078be <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80078ba:	2300      	movs	r3, #0
 80078bc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80078be:	7bfb      	ldrb	r3, [r7, #15]
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	460b      	mov	r3, r1
 80078d2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	78fa      	ldrb	r2, [r7, #3]
 80078de:	4611      	mov	r1, r2
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	4798      	blx	r3

  return USBD_OK;
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3708      	adds	r7, #8
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b082      	sub	sp, #8
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
 80078f6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80078fe:	6839      	ldr	r1, [r7, #0]
 8007900:	4618      	mov	r0, r3
 8007902:	f000 feda 	bl	80086ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007914:	461a      	mov	r2, r3
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8007922:	f003 031f 	and.w	r3, r3, #31
 8007926:	2b02      	cmp	r3, #2
 8007928:	d016      	beq.n	8007958 <USBD_LL_SetupStage+0x6a>
 800792a:	2b02      	cmp	r3, #2
 800792c:	d81c      	bhi.n	8007968 <USBD_LL_SetupStage+0x7a>
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <USBD_LL_SetupStage+0x4a>
 8007932:	2b01      	cmp	r3, #1
 8007934:	d008      	beq.n	8007948 <USBD_LL_SetupStage+0x5a>
 8007936:	e017      	b.n	8007968 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800793e:	4619      	mov	r1, r3
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f000 f9cd 	bl	8007ce0 <USBD_StdDevReq>
      break;
 8007946:	e01a      	b.n	800797e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800794e:	4619      	mov	r1, r3
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 fa2f 	bl	8007db4 <USBD_StdItfReq>
      break;
 8007956:	e012      	b.n	800797e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800795e:	4619      	mov	r1, r3
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 fa6f 	bl	8007e44 <USBD_StdEPReq>
      break;
 8007966:	e00a      	b.n	800797e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800796e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007972:	b2db      	uxtb	r3, r3
 8007974:	4619      	mov	r1, r3
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f001 fb38 	bl	8008fec <USBD_LL_StallEP>
      break;
 800797c:	bf00      	nop
  }

  return USBD_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3708      	adds	r7, #8
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b086      	sub	sp, #24
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	460b      	mov	r3, r1
 8007992:	607a      	str	r2, [r7, #4]
 8007994:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007996:	7afb      	ldrb	r3, [r7, #11]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d14b      	bne.n	8007a34 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80079a2:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80079aa:	2b03      	cmp	r3, #3
 80079ac:	d134      	bne.n	8007a18 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	68da      	ldr	r2, [r3, #12]
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d919      	bls.n	80079ee <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	68da      	ldr	r2, [r3, #12]
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	1ad2      	subs	r2, r2, r3
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	68da      	ldr	r2, [r3, #12]
 80079cc:	697b      	ldr	r3, [r7, #20]
 80079ce:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d203      	bcs.n	80079dc <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80079d8:	b29b      	uxth	r3, r3
 80079da:	e002      	b.n	80079e2 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	461a      	mov	r2, r3
 80079e4:	6879      	ldr	r1, [r7, #4]
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 ff58 	bl	800889c <USBD_CtlContinueRx>
 80079ec:	e038      	b.n	8007a60 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d00a      	beq.n	8007a10 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007a00:	2b03      	cmp	r3, #3
 8007a02:	d105      	bne.n	8007a10 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 ff55 	bl	80088c0 <USBD_CtlSendStatus>
 8007a16:	e023      	b.n	8007a60 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a1e:	2b05      	cmp	r3, #5
 8007a20:	d11e      	bne.n	8007a60 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007a2a:	2100      	movs	r1, #0
 8007a2c:	68f8      	ldr	r0, [r7, #12]
 8007a2e:	f001 fadd 	bl	8008fec <USBD_LL_StallEP>
 8007a32:	e015      	b.n	8007a60 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00d      	beq.n	8007a5c <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007a46:	2b03      	cmp	r3, #3
 8007a48:	d108      	bne.n	8007a5c <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	7afa      	ldrb	r2, [r7, #11]
 8007a54:	4611      	mov	r1, r2
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	4798      	blx	r3
 8007a5a:	e001      	b.n	8007a60 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007a5c:	2302      	movs	r3, #2
 8007a5e:	e000      	b.n	8007a62 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3718      	adds	r7, #24
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bd80      	pop	{r7, pc}

08007a6a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007a6a:	b580      	push	{r7, lr}
 8007a6c:	b086      	sub	sp, #24
 8007a6e:	af00      	add	r7, sp, #0
 8007a70:	60f8      	str	r0, [r7, #12]
 8007a72:	460b      	mov	r3, r1
 8007a74:	607a      	str	r2, [r7, #4]
 8007a76:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007a78:	7afb      	ldrb	r3, [r7, #11]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d17f      	bne.n	8007b7e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	3314      	adds	r3, #20
 8007a82:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a8a:	2b02      	cmp	r3, #2
 8007a8c:	d15c      	bne.n	8007b48 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d915      	bls.n	8007ac6 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	68da      	ldr	r2, [r3, #12]
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	1ad2      	subs	r2, r2, r3
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	461a      	mov	r2, r3
 8007ab0:	6879      	ldr	r1, [r7, #4]
 8007ab2:	68f8      	ldr	r0, [r7, #12]
 8007ab4:	f000 fec2 	bl	800883c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007ab8:	2300      	movs	r3, #0
 8007aba:	2200      	movs	r2, #0
 8007abc:	2100      	movs	r1, #0
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f001 fb40 	bl	8009144 <USBD_LL_PrepareReceive>
 8007ac4:	e04e      	b.n	8007b64 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	689b      	ldr	r3, [r3, #8]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	6912      	ldr	r2, [r2, #16]
 8007ace:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ad2:	fb01 f202 	mul.w	r2, r1, r2
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d11c      	bne.n	8007b16 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	689a      	ldr	r2, [r3, #8]
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d316      	bcc.n	8007b16 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	689a      	ldr	r2, [r3, #8]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d20f      	bcs.n	8007b16 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007af6:	2200      	movs	r2, #0
 8007af8:	2100      	movs	r1, #0
 8007afa:	68f8      	ldr	r0, [r7, #12]
 8007afc:	f000 fe9e 	bl	800883c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b08:	2300      	movs	r3, #0
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f001 fb18 	bl	8009144 <USBD_LL_PrepareReceive>
 8007b14:	e026      	b.n	8007b64 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00a      	beq.n	8007b38 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007b28:	2b03      	cmp	r3, #3
 8007b2a:	d105      	bne.n	8007b38 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007b38:	2180      	movs	r1, #128	@ 0x80
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f001 fa56 	bl	8008fec <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f000 fed0 	bl	80088e6 <USBD_CtlReceiveStatus>
 8007b46:	e00d      	b.n	8007b64 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007b4e:	2b04      	cmp	r3, #4
 8007b50:	d004      	beq.n	8007b5c <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d103      	bne.n	8007b64 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007b5c:	2180      	movs	r1, #128	@ 0x80
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f001 fa44 	bl	8008fec <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d11d      	bne.n	8007baa <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f7ff fe80 	bl	8007874 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	2200      	movs	r2, #0
 8007b78:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007b7c:	e015      	b.n	8007baa <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d00d      	beq.n	8007ba6 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d108      	bne.n	8007ba6 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	7afa      	ldrb	r2, [r7, #11]
 8007b9e:	4611      	mov	r1, r2
 8007ba0:	68f8      	ldr	r0, [r7, #12]
 8007ba2:	4798      	blx	r3
 8007ba4:	e001      	b.n	8007baa <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007ba6:	2302      	movs	r3, #2
 8007ba8:	e000      	b.n	8007bac <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007baa:	2300      	movs	r3, #0
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3718      	adds	r7, #24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b082      	sub	sp, #8
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007bbc:	2340      	movs	r3, #64	@ 0x40
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f001 f9cd 	bl	8008f62 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2240      	movs	r2, #64	@ 0x40
 8007bd4:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007bd8:	2340      	movs	r3, #64	@ 0x40
 8007bda:	2200      	movs	r2, #0
 8007bdc:	2180      	movs	r1, #128	@ 0x80
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f001 f9bf 	bl	8008f62 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2240      	movs	r2, #64	@ 0x40
 8007bee:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d009      	beq.n	8007c2c <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	6852      	ldr	r2, [r2, #4]
 8007c24:	b2d2      	uxtb	r2, r2
 8007c26:	4611      	mov	r1, r2
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	4798      	blx	r3
  }

  return USBD_OK;
 8007c2c:	2300      	movs	r3, #0
}
 8007c2e:	4618      	mov	r0, r3
 8007c30:	3708      	adds	r7, #8
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}

08007c36 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007c36:	b480      	push	{r7}
 8007c38:	b083      	sub	sp, #12
 8007c3a:	af00      	add	r7, sp, #0
 8007c3c:	6078      	str	r0, [r7, #4]
 8007c3e:	460b      	mov	r3, r1
 8007c40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	78fa      	ldrb	r2, [r7, #3]
 8007c46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	370c      	adds	r7, #12
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b083      	sub	sp, #12
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2204      	movs	r2, #4
 8007c6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007c72:	2300      	movs	r3, #0
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	370c      	adds	r7, #12
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7e:	4770      	bx	lr

08007c80 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c8e:	2b04      	cmp	r3, #4
 8007c90:	d105      	bne.n	8007c9e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	370c      	adds	r7, #12
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cba:	2b03      	cmp	r3, #3
 8007cbc:	d10b      	bne.n	8007cd6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cc4:	69db      	ldr	r3, [r3, #28]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d005      	beq.n	8007cd6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007cd0:	69db      	ldr	r3, [r3, #28]
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007cd6:	2300      	movs	r3, #0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	3708      	adds	r7, #8
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bd80      	pop	{r7, pc}

08007ce0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007cea:	2300      	movs	r3, #0
 8007cec:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007cf6:	2b40      	cmp	r3, #64	@ 0x40
 8007cf8:	d005      	beq.n	8007d06 <USBD_StdDevReq+0x26>
 8007cfa:	2b40      	cmp	r3, #64	@ 0x40
 8007cfc:	d84f      	bhi.n	8007d9e <USBD_StdDevReq+0xbe>
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d009      	beq.n	8007d16 <USBD_StdDevReq+0x36>
 8007d02:	2b20      	cmp	r3, #32
 8007d04:	d14b      	bne.n	8007d9e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	6839      	ldr	r1, [r7, #0]
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	4798      	blx	r3
      break;
 8007d14:	e048      	b.n	8007da8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	785b      	ldrb	r3, [r3, #1]
 8007d1a:	2b09      	cmp	r3, #9
 8007d1c:	d839      	bhi.n	8007d92 <USBD_StdDevReq+0xb2>
 8007d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d24 <USBD_StdDevReq+0x44>)
 8007d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d24:	08007d75 	.word	0x08007d75
 8007d28:	08007d89 	.word	0x08007d89
 8007d2c:	08007d93 	.word	0x08007d93
 8007d30:	08007d7f 	.word	0x08007d7f
 8007d34:	08007d93 	.word	0x08007d93
 8007d38:	08007d57 	.word	0x08007d57
 8007d3c:	08007d4d 	.word	0x08007d4d
 8007d40:	08007d93 	.word	0x08007d93
 8007d44:	08007d6b 	.word	0x08007d6b
 8007d48:	08007d61 	.word	0x08007d61
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007d4c:	6839      	ldr	r1, [r7, #0]
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	f000 f9dc 	bl	800810c <USBD_GetDescriptor>
          break;
 8007d54:	e022      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007d56:	6839      	ldr	r1, [r7, #0]
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 fb3f 	bl	80083dc <USBD_SetAddress>
          break;
 8007d5e:	e01d      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007d60:	6839      	ldr	r1, [r7, #0]
 8007d62:	6878      	ldr	r0, [r7, #4]
 8007d64:	f000 fb7e 	bl	8008464 <USBD_SetConfig>
          break;
 8007d68:	e018      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007d6a:	6839      	ldr	r1, [r7, #0]
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 fc07 	bl	8008580 <USBD_GetConfig>
          break;
 8007d72:	e013      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fc37 	bl	80085ea <USBD_GetStatus>
          break;
 8007d7c:	e00e      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007d7e:	6839      	ldr	r1, [r7, #0]
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f000 fc65 	bl	8008650 <USBD_SetFeature>
          break;
 8007d86:	e009      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007d88:	6839      	ldr	r1, [r7, #0]
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 fc74 	bl	8008678 <USBD_ClrFeature>
          break;
 8007d90:	e004      	b.n	8007d9c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007d92:	6839      	ldr	r1, [r7, #0]
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f000 fcca 	bl	800872e <USBD_CtlError>
          break;
 8007d9a:	bf00      	nop
      }
      break;
 8007d9c:	e004      	b.n	8007da8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007d9e:	6839      	ldr	r1, [r7, #0]
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 fcc4 	bl	800872e <USBD_CtlError>
      break;
 8007da6:	bf00      	nop
  }

  return ret;
 8007da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop

08007db4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b084      	sub	sp, #16
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	781b      	ldrb	r3, [r3, #0]
 8007dc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007dca:	2b40      	cmp	r3, #64	@ 0x40
 8007dcc:	d005      	beq.n	8007dda <USBD_StdItfReq+0x26>
 8007dce:	2b40      	cmp	r3, #64	@ 0x40
 8007dd0:	d82e      	bhi.n	8007e30 <USBD_StdItfReq+0x7c>
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d001      	beq.n	8007dda <USBD_StdItfReq+0x26>
 8007dd6:	2b20      	cmp	r3, #32
 8007dd8:	d12a      	bne.n	8007e30 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007de0:	3b01      	subs	r3, #1
 8007de2:	2b02      	cmp	r3, #2
 8007de4:	d81d      	bhi.n	8007e22 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	889b      	ldrh	r3, [r3, #4]
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d813      	bhi.n	8007e18 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	6839      	ldr	r1, [r7, #0]
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	4798      	blx	r3
 8007dfe:	4603      	mov	r3, r0
 8007e00:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	88db      	ldrh	r3, [r3, #6]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d110      	bne.n	8007e2c <USBD_StdItfReq+0x78>
 8007e0a:	7bfb      	ldrb	r3, [r7, #15]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d10d      	bne.n	8007e2c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007e10:	6878      	ldr	r0, [r7, #4]
 8007e12:	f000 fd55 	bl	80088c0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007e16:	e009      	b.n	8007e2c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007e18:	6839      	ldr	r1, [r7, #0]
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 fc87 	bl	800872e <USBD_CtlError>
          break;
 8007e20:	e004      	b.n	8007e2c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007e22:	6839      	ldr	r1, [r7, #0]
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f000 fc82 	bl	800872e <USBD_CtlError>
          break;
 8007e2a:	e000      	b.n	8007e2e <USBD_StdItfReq+0x7a>
          break;
 8007e2c:	bf00      	nop
      }
      break;
 8007e2e:	e004      	b.n	8007e3a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007e30:	6839      	ldr	r1, [r7, #0]
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 fc7b 	bl	800872e <USBD_CtlError>
      break;
 8007e38:	bf00      	nop
  }

  return USBD_OK;
 8007e3a:	2300      	movs	r3, #0
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	3710      	adds	r7, #16
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b084      	sub	sp, #16
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	889b      	ldrh	r3, [r3, #4]
 8007e56:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e60:	2b40      	cmp	r3, #64	@ 0x40
 8007e62:	d007      	beq.n	8007e74 <USBD_StdEPReq+0x30>
 8007e64:	2b40      	cmp	r3, #64	@ 0x40
 8007e66:	f200 8146 	bhi.w	80080f6 <USBD_StdEPReq+0x2b2>
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00a      	beq.n	8007e84 <USBD_StdEPReq+0x40>
 8007e6e:	2b20      	cmp	r3, #32
 8007e70:	f040 8141 	bne.w	80080f6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	6839      	ldr	r1, [r7, #0]
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	4798      	blx	r3
      break;
 8007e82:	e13d      	b.n	8008100 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e8c:	2b20      	cmp	r3, #32
 8007e8e:	d10a      	bne.n	8007ea6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	6839      	ldr	r1, [r7, #0]
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	4798      	blx	r3
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	73fb      	strb	r3, [r7, #15]

        return ret;
 8007ea2:	7bfb      	ldrb	r3, [r7, #15]
 8007ea4:	e12d      	b.n	8008102 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	785b      	ldrb	r3, [r3, #1]
 8007eaa:	2b03      	cmp	r3, #3
 8007eac:	d007      	beq.n	8007ebe <USBD_StdEPReq+0x7a>
 8007eae:	2b03      	cmp	r3, #3
 8007eb0:	f300 811b 	bgt.w	80080ea <USBD_StdEPReq+0x2a6>
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d072      	beq.n	8007f9e <USBD_StdEPReq+0x15a>
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d03a      	beq.n	8007f32 <USBD_StdEPReq+0xee>
 8007ebc:	e115      	b.n	80080ea <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ec4:	2b02      	cmp	r3, #2
 8007ec6:	d002      	beq.n	8007ece <USBD_StdEPReq+0x8a>
 8007ec8:	2b03      	cmp	r3, #3
 8007eca:	d015      	beq.n	8007ef8 <USBD_StdEPReq+0xb4>
 8007ecc:	e02b      	b.n	8007f26 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ece:	7bbb      	ldrb	r3, [r7, #14]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d00c      	beq.n	8007eee <USBD_StdEPReq+0xaa>
 8007ed4:	7bbb      	ldrb	r3, [r7, #14]
 8007ed6:	2b80      	cmp	r3, #128	@ 0x80
 8007ed8:	d009      	beq.n	8007eee <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007eda:	7bbb      	ldrb	r3, [r7, #14]
 8007edc:	4619      	mov	r1, r3
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f001 f884 	bl	8008fec <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007ee4:	2180      	movs	r1, #128	@ 0x80
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f001 f880 	bl	8008fec <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007eec:	e020      	b.n	8007f30 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8007eee:	6839      	ldr	r1, [r7, #0]
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 fc1c 	bl	800872e <USBD_CtlError>
              break;
 8007ef6:	e01b      	b.n	8007f30 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	885b      	ldrh	r3, [r3, #2]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10e      	bne.n	8007f1e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8007f00:	7bbb      	ldrb	r3, [r7, #14]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00b      	beq.n	8007f1e <USBD_StdEPReq+0xda>
 8007f06:	7bbb      	ldrb	r3, [r7, #14]
 8007f08:	2b80      	cmp	r3, #128	@ 0x80
 8007f0a:	d008      	beq.n	8007f1e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	88db      	ldrh	r3, [r3, #6]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d104      	bne.n	8007f1e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8007f14:	7bbb      	ldrb	r3, [r7, #14]
 8007f16:	4619      	mov	r1, r3
 8007f18:	6878      	ldr	r0, [r7, #4]
 8007f1a:	f001 f867 	bl	8008fec <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fcce 	bl	80088c0 <USBD_CtlSendStatus>

              break;
 8007f24:	e004      	b.n	8007f30 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8007f26:	6839      	ldr	r1, [r7, #0]
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f000 fc00 	bl	800872e <USBD_CtlError>
              break;
 8007f2e:	bf00      	nop
          }
          break;
 8007f30:	e0e0      	b.n	80080f4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	d002      	beq.n	8007f42 <USBD_StdEPReq+0xfe>
 8007f3c:	2b03      	cmp	r3, #3
 8007f3e:	d015      	beq.n	8007f6c <USBD_StdEPReq+0x128>
 8007f40:	e026      	b.n	8007f90 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007f42:	7bbb      	ldrb	r3, [r7, #14]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00c      	beq.n	8007f62 <USBD_StdEPReq+0x11e>
 8007f48:	7bbb      	ldrb	r3, [r7, #14]
 8007f4a:	2b80      	cmp	r3, #128	@ 0x80
 8007f4c:	d009      	beq.n	8007f62 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8007f4e:	7bbb      	ldrb	r3, [r7, #14]
 8007f50:	4619      	mov	r1, r3
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f001 f84a 	bl	8008fec <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8007f58:	2180      	movs	r1, #128	@ 0x80
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f001 f846 	bl	8008fec <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007f60:	e01c      	b.n	8007f9c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8007f62:	6839      	ldr	r1, [r7, #0]
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 fbe2 	bl	800872e <USBD_CtlError>
              break;
 8007f6a:	e017      	b.n	8007f9c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	885b      	ldrh	r3, [r3, #2]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d112      	bne.n	8007f9a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007f74:	7bbb      	ldrb	r3, [r7, #14]
 8007f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d004      	beq.n	8007f88 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007f7e:	7bbb      	ldrb	r3, [r7, #14]
 8007f80:	4619      	mov	r1, r3
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f001 f851 	bl	800902a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 fc99 	bl	80088c0 <USBD_CtlSendStatus>
              }
              break;
 8007f8e:	e004      	b.n	8007f9a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fbcb 	bl	800872e <USBD_CtlError>
              break;
 8007f98:	e000      	b.n	8007f9c <USBD_StdEPReq+0x158>
              break;
 8007f9a:	bf00      	nop
          }
          break;
 8007f9c:	e0aa      	b.n	80080f4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d002      	beq.n	8007fae <USBD_StdEPReq+0x16a>
 8007fa8:	2b03      	cmp	r3, #3
 8007faa:	d032      	beq.n	8008012 <USBD_StdEPReq+0x1ce>
 8007fac:	e097      	b.n	80080de <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007fae:	7bbb      	ldrb	r3, [r7, #14]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d007      	beq.n	8007fc4 <USBD_StdEPReq+0x180>
 8007fb4:	7bbb      	ldrb	r3, [r7, #14]
 8007fb6:	2b80      	cmp	r3, #128	@ 0x80
 8007fb8:	d004      	beq.n	8007fc4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8007fba:	6839      	ldr	r1, [r7, #0]
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 fbb6 	bl	800872e <USBD_CtlError>
                break;
 8007fc2:	e091      	b.n	80080e8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	da0b      	bge.n	8007fe4 <USBD_StdEPReq+0x1a0>
 8007fcc:	7bbb      	ldrb	r3, [r7, #14]
 8007fce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	4413      	add	r3, r2
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	3310      	adds	r3, #16
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	4413      	add	r3, r2
 8007fe0:	3304      	adds	r3, #4
 8007fe2:	e00b      	b.n	8007ffc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007fe4:	7bbb      	ldrb	r3, [r7, #14]
 8007fe6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007fea:	4613      	mov	r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	4413      	add	r3, r2
 8007ff0:	009b      	lsls	r3, r3, #2
 8007ff2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	4413      	add	r3, r2
 8007ffa:	3304      	adds	r3, #4
 8007ffc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	2200      	movs	r2, #0
 8008002:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008004:	68bb      	ldr	r3, [r7, #8]
 8008006:	2202      	movs	r2, #2
 8008008:	4619      	mov	r1, r3
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 fbfa 	bl	8008804 <USBD_CtlSendData>
              break;
 8008010:	e06a      	b.n	80080e8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008012:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008016:	2b00      	cmp	r3, #0
 8008018:	da11      	bge.n	800803e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800801a:	7bbb      	ldrb	r3, [r7, #14]
 800801c:	f003 020f 	and.w	r2, r3, #15
 8008020:	6879      	ldr	r1, [r7, #4]
 8008022:	4613      	mov	r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	009b      	lsls	r3, r3, #2
 800802a:	440b      	add	r3, r1
 800802c:	3318      	adds	r3, #24
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d117      	bne.n	8008064 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008034:	6839      	ldr	r1, [r7, #0]
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f000 fb79 	bl	800872e <USBD_CtlError>
                  break;
 800803c:	e054      	b.n	80080e8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800803e:	7bbb      	ldrb	r3, [r7, #14]
 8008040:	f003 020f 	and.w	r2, r3, #15
 8008044:	6879      	ldr	r1, [r7, #4]
 8008046:	4613      	mov	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	4413      	add	r3, r2
 800804c:	009b      	lsls	r3, r3, #2
 800804e:	440b      	add	r3, r1
 8008050:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d104      	bne.n	8008064 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800805a:	6839      	ldr	r1, [r7, #0]
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f000 fb66 	bl	800872e <USBD_CtlError>
                  break;
 8008062:	e041      	b.n	80080e8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008068:	2b00      	cmp	r3, #0
 800806a:	da0b      	bge.n	8008084 <USBD_StdEPReq+0x240>
 800806c:	7bbb      	ldrb	r3, [r7, #14]
 800806e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008072:	4613      	mov	r3, r2
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4413      	add	r3, r2
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	3310      	adds	r3, #16
 800807c:	687a      	ldr	r2, [r7, #4]
 800807e:	4413      	add	r3, r2
 8008080:	3304      	adds	r3, #4
 8008082:	e00b      	b.n	800809c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008084:	7bbb      	ldrb	r3, [r7, #14]
 8008086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800808a:	4613      	mov	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	4413      	add	r3, r2
 8008090:	009b      	lsls	r3, r3, #2
 8008092:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	4413      	add	r3, r2
 800809a:	3304      	adds	r3, #4
 800809c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800809e:	7bbb      	ldrb	r3, [r7, #14]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d002      	beq.n	80080aa <USBD_StdEPReq+0x266>
 80080a4:	7bbb      	ldrb	r3, [r7, #14]
 80080a6:	2b80      	cmp	r3, #128	@ 0x80
 80080a8:	d103      	bne.n	80080b2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	2200      	movs	r2, #0
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	e00e      	b.n	80080d0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80080b2:	7bbb      	ldrb	r3, [r7, #14]
 80080b4:	4619      	mov	r1, r3
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 ffd6 	bl	8009068 <USBD_LL_IsStallEP>
 80080bc:	4603      	mov	r3, r0
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d003      	beq.n	80080ca <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2201      	movs	r2, #1
 80080c6:	601a      	str	r2, [r3, #0]
 80080c8:	e002      	b.n	80080d0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	2200      	movs	r2, #0
 80080ce:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	2202      	movs	r2, #2
 80080d4:	4619      	mov	r1, r3
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fb94 	bl	8008804 <USBD_CtlSendData>
              break;
 80080dc:	e004      	b.n	80080e8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80080de:	6839      	ldr	r1, [r7, #0]
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f000 fb24 	bl	800872e <USBD_CtlError>
              break;
 80080e6:	bf00      	nop
          }
          break;
 80080e8:	e004      	b.n	80080f4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80080ea:	6839      	ldr	r1, [r7, #0]
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f000 fb1e 	bl	800872e <USBD_CtlError>
          break;
 80080f2:	bf00      	nop
      }
      break;
 80080f4:	e004      	b.n	8008100 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80080f6:	6839      	ldr	r1, [r7, #0]
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fb18 	bl	800872e <USBD_CtlError>
      break;
 80080fe:	bf00      	nop
  }

  return ret;
 8008100:	7bfb      	ldrb	r3, [r7, #15]
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
	...

0800810c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
 8008114:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008116:	2300      	movs	r3, #0
 8008118:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800811a:	2300      	movs	r3, #0
 800811c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800811e:	2300      	movs	r3, #0
 8008120:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	885b      	ldrh	r3, [r3, #2]
 8008126:	0a1b      	lsrs	r3, r3, #8
 8008128:	b29b      	uxth	r3, r3
 800812a:	3b01      	subs	r3, #1
 800812c:	2b06      	cmp	r3, #6
 800812e:	f200 8128 	bhi.w	8008382 <USBD_GetDescriptor+0x276>
 8008132:	a201      	add	r2, pc, #4	@ (adr r2, 8008138 <USBD_GetDescriptor+0x2c>)
 8008134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008138:	08008155 	.word	0x08008155
 800813c:	0800816d 	.word	0x0800816d
 8008140:	080081ad 	.word	0x080081ad
 8008144:	08008383 	.word	0x08008383
 8008148:	08008383 	.word	0x08008383
 800814c:	08008323 	.word	0x08008323
 8008150:	0800834f 	.word	0x0800834f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	7c12      	ldrb	r2, [r2, #16]
 8008160:	f107 0108 	add.w	r1, r7, #8
 8008164:	4610      	mov	r0, r2
 8008166:	4798      	blx	r3
 8008168:	60f8      	str	r0, [r7, #12]
      break;
 800816a:	e112      	b.n	8008392 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	7c1b      	ldrb	r3, [r3, #16]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10d      	bne.n	8008190 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800817a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800817c:	f107 0208 	add.w	r2, r7, #8
 8008180:	4610      	mov	r0, r2
 8008182:	4798      	blx	r3
 8008184:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	3301      	adds	r3, #1
 800818a:	2202      	movs	r2, #2
 800818c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800818e:	e100      	b.n	8008392 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	f107 0208 	add.w	r2, r7, #8
 800819c:	4610      	mov	r0, r2
 800819e:	4798      	blx	r3
 80081a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	3301      	adds	r3, #1
 80081a6:	2202      	movs	r2, #2
 80081a8:	701a      	strb	r2, [r3, #0]
      break;
 80081aa:	e0f2      	b.n	8008392 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	885b      	ldrh	r3, [r3, #2]
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	2b05      	cmp	r3, #5
 80081b4:	f200 80ac 	bhi.w	8008310 <USBD_GetDescriptor+0x204>
 80081b8:	a201      	add	r2, pc, #4	@ (adr r2, 80081c0 <USBD_GetDescriptor+0xb4>)
 80081ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081be:	bf00      	nop
 80081c0:	080081d9 	.word	0x080081d9
 80081c4:	0800820d 	.word	0x0800820d
 80081c8:	08008241 	.word	0x08008241
 80081cc:	08008275 	.word	0x08008275
 80081d0:	080082a9 	.word	0x080082a9
 80081d4:	080082dd 	.word	0x080082dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00b      	beq.n	80081fc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	7c12      	ldrb	r2, [r2, #16]
 80081f0:	f107 0108 	add.w	r1, r7, #8
 80081f4:	4610      	mov	r0, r2
 80081f6:	4798      	blx	r3
 80081f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081fa:	e091      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081fc:	6839      	ldr	r1, [r7, #0]
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fa95 	bl	800872e <USBD_CtlError>
            err++;
 8008204:	7afb      	ldrb	r3, [r7, #11]
 8008206:	3301      	adds	r3, #1
 8008208:	72fb      	strb	r3, [r7, #11]
          break;
 800820a:	e089      	b.n	8008320 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008212:	689b      	ldr	r3, [r3, #8]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d00b      	beq.n	8008230 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	7c12      	ldrb	r2, [r2, #16]
 8008224:	f107 0108 	add.w	r1, r7, #8
 8008228:	4610      	mov	r0, r2
 800822a:	4798      	blx	r3
 800822c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800822e:	e077      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008230:	6839      	ldr	r1, [r7, #0]
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f000 fa7b 	bl	800872e <USBD_CtlError>
            err++;
 8008238:	7afb      	ldrb	r3, [r7, #11]
 800823a:	3301      	adds	r3, #1
 800823c:	72fb      	strb	r3, [r7, #11]
          break;
 800823e:	e06f      	b.n	8008320 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008246:	68db      	ldr	r3, [r3, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00b      	beq.n	8008264 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008252:	68db      	ldr	r3, [r3, #12]
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	7c12      	ldrb	r2, [r2, #16]
 8008258:	f107 0108 	add.w	r1, r7, #8
 800825c:	4610      	mov	r0, r2
 800825e:	4798      	blx	r3
 8008260:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008262:	e05d      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008264:	6839      	ldr	r1, [r7, #0]
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f000 fa61 	bl	800872e <USBD_CtlError>
            err++;
 800826c:	7afb      	ldrb	r3, [r7, #11]
 800826e:	3301      	adds	r3, #1
 8008270:	72fb      	strb	r3, [r7, #11]
          break;
 8008272:	e055      	b.n	8008320 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800827a:	691b      	ldr	r3, [r3, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00b      	beq.n	8008298 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008286:	691b      	ldr	r3, [r3, #16]
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	7c12      	ldrb	r2, [r2, #16]
 800828c:	f107 0108 	add.w	r1, r7, #8
 8008290:	4610      	mov	r0, r2
 8008292:	4798      	blx	r3
 8008294:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008296:	e043      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008298:	6839      	ldr	r1, [r7, #0]
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 fa47 	bl	800872e <USBD_CtlError>
            err++;
 80082a0:	7afb      	ldrb	r3, [r7, #11]
 80082a2:	3301      	adds	r3, #1
 80082a4:	72fb      	strb	r3, [r7, #11]
          break;
 80082a6:	e03b      	b.n	8008320 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082ae:	695b      	ldr	r3, [r3, #20]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d00b      	beq.n	80082cc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082ba:	695b      	ldr	r3, [r3, #20]
 80082bc:	687a      	ldr	r2, [r7, #4]
 80082be:	7c12      	ldrb	r2, [r2, #16]
 80082c0:	f107 0108 	add.w	r1, r7, #8
 80082c4:	4610      	mov	r0, r2
 80082c6:	4798      	blx	r3
 80082c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082ca:	e029      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80082cc:	6839      	ldr	r1, [r7, #0]
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 fa2d 	bl	800872e <USBD_CtlError>
            err++;
 80082d4:	7afb      	ldrb	r3, [r7, #11]
 80082d6:	3301      	adds	r3, #1
 80082d8:	72fb      	strb	r3, [r7, #11]
          break;
 80082da:	e021      	b.n	8008320 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082e2:	699b      	ldr	r3, [r3, #24]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d00b      	beq.n	8008300 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80082ee:	699b      	ldr	r3, [r3, #24]
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	7c12      	ldrb	r2, [r2, #16]
 80082f4:	f107 0108 	add.w	r1, r7, #8
 80082f8:	4610      	mov	r0, r2
 80082fa:	4798      	blx	r3
 80082fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80082fe:	e00f      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008300:	6839      	ldr	r1, [r7, #0]
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f000 fa13 	bl	800872e <USBD_CtlError>
            err++;
 8008308:	7afb      	ldrb	r3, [r7, #11]
 800830a:	3301      	adds	r3, #1
 800830c:	72fb      	strb	r3, [r7, #11]
          break;
 800830e:	e007      	b.n	8008320 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008310:	6839      	ldr	r1, [r7, #0]
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fa0b 	bl	800872e <USBD_CtlError>
          err++;
 8008318:	7afb      	ldrb	r3, [r7, #11]
 800831a:	3301      	adds	r3, #1
 800831c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800831e:	e038      	b.n	8008392 <USBD_GetDescriptor+0x286>
 8008320:	e037      	b.n	8008392 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	7c1b      	ldrb	r3, [r3, #16]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d109      	bne.n	800833e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008332:	f107 0208 	add.w	r2, r7, #8
 8008336:	4610      	mov	r0, r2
 8008338:	4798      	blx	r3
 800833a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800833c:	e029      	b.n	8008392 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800833e:	6839      	ldr	r1, [r7, #0]
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f000 f9f4 	bl	800872e <USBD_CtlError>
        err++;
 8008346:	7afb      	ldrb	r3, [r7, #11]
 8008348:	3301      	adds	r3, #1
 800834a:	72fb      	strb	r3, [r7, #11]
      break;
 800834c:	e021      	b.n	8008392 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	7c1b      	ldrb	r3, [r3, #16]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10d      	bne.n	8008372 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800835c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800835e:	f107 0208 	add.w	r2, r7, #8
 8008362:	4610      	mov	r0, r2
 8008364:	4798      	blx	r3
 8008366:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	3301      	adds	r3, #1
 800836c:	2207      	movs	r2, #7
 800836e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008370:	e00f      	b.n	8008392 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008372:	6839      	ldr	r1, [r7, #0]
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f9da 	bl	800872e <USBD_CtlError>
        err++;
 800837a:	7afb      	ldrb	r3, [r7, #11]
 800837c:	3301      	adds	r3, #1
 800837e:	72fb      	strb	r3, [r7, #11]
      break;
 8008380:	e007      	b.n	8008392 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008382:	6839      	ldr	r1, [r7, #0]
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 f9d2 	bl	800872e <USBD_CtlError>
      err++;
 800838a:	7afb      	ldrb	r3, [r7, #11]
 800838c:	3301      	adds	r3, #1
 800838e:	72fb      	strb	r3, [r7, #11]
      break;
 8008390:	bf00      	nop
  }

  if (err != 0U)
 8008392:	7afb      	ldrb	r3, [r7, #11]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d11c      	bne.n	80083d2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008398:	893b      	ldrh	r3, [r7, #8]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d011      	beq.n	80083c2 <USBD_GetDescriptor+0x2b6>
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	88db      	ldrh	r3, [r3, #6]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00d      	beq.n	80083c2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	88da      	ldrh	r2, [r3, #6]
 80083aa:	893b      	ldrh	r3, [r7, #8]
 80083ac:	4293      	cmp	r3, r2
 80083ae:	bf28      	it	cs
 80083b0:	4613      	movcs	r3, r2
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80083b6:	893b      	ldrh	r3, [r7, #8]
 80083b8:	461a      	mov	r2, r3
 80083ba:	68f9      	ldr	r1, [r7, #12]
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 fa21 	bl	8008804 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	88db      	ldrh	r3, [r3, #6]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d104      	bne.n	80083d4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f000 fa78 	bl	80088c0 <USBD_CtlSendStatus>
 80083d0:	e000      	b.n	80083d4 <USBD_GetDescriptor+0x2c8>
    return;
 80083d2:	bf00      	nop
    }
  }
}
 80083d4:	3710      	adds	r7, #16
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bd80      	pop	{r7, pc}
 80083da:	bf00      	nop

080083dc <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
 80083e4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	889b      	ldrh	r3, [r3, #4]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d130      	bne.n	8008450 <USBD_SetAddress+0x74>
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	88db      	ldrh	r3, [r3, #6]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d12c      	bne.n	8008450 <USBD_SetAddress+0x74>
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	885b      	ldrh	r3, [r3, #2]
 80083fa:	2b7f      	cmp	r3, #127	@ 0x7f
 80083fc:	d828      	bhi.n	8008450 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	885b      	ldrh	r3, [r3, #2]
 8008402:	b2db      	uxtb	r3, r3
 8008404:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008408:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008410:	2b03      	cmp	r3, #3
 8008412:	d104      	bne.n	800841e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008414:	6839      	ldr	r1, [r7, #0]
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	f000 f989 	bl	800872e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800841c:	e01d      	b.n	800845a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	7bfa      	ldrb	r2, [r7, #15]
 8008422:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008426:	7bfb      	ldrb	r3, [r7, #15]
 8008428:	4619      	mov	r1, r3
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 fe48 	bl	80090c0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 fa45 	bl	80088c0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008436:	7bfb      	ldrb	r3, [r7, #15]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d004      	beq.n	8008446 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2202      	movs	r2, #2
 8008440:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008444:	e009      	b.n	800845a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2201      	movs	r2, #1
 800844a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800844e:	e004      	b.n	800845a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008450:	6839      	ldr	r1, [r7, #0]
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 f96b 	bl	800872e <USBD_CtlError>
  }
}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	3710      	adds	r7, #16
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
	...

08008464 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008464:	b580      	push	{r7, lr}
 8008466:	b082      	sub	sp, #8
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
 800846c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	885b      	ldrh	r3, [r3, #2]
 8008472:	b2da      	uxtb	r2, r3
 8008474:	4b41      	ldr	r3, [pc, #260]	@ (800857c <USBD_SetConfig+0x118>)
 8008476:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008478:	4b40      	ldr	r3, [pc, #256]	@ (800857c <USBD_SetConfig+0x118>)
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	2b01      	cmp	r3, #1
 800847e:	d904      	bls.n	800848a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008480:	6839      	ldr	r1, [r7, #0]
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f953 	bl	800872e <USBD_CtlError>
 8008488:	e075      	b.n	8008576 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008490:	2b02      	cmp	r3, #2
 8008492:	d002      	beq.n	800849a <USBD_SetConfig+0x36>
 8008494:	2b03      	cmp	r3, #3
 8008496:	d023      	beq.n	80084e0 <USBD_SetConfig+0x7c>
 8008498:	e062      	b.n	8008560 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800849a:	4b38      	ldr	r3, [pc, #224]	@ (800857c <USBD_SetConfig+0x118>)
 800849c:	781b      	ldrb	r3, [r3, #0]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d01a      	beq.n	80084d8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80084a2:	4b36      	ldr	r3, [pc, #216]	@ (800857c <USBD_SetConfig+0x118>)
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	461a      	mov	r2, r3
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2203      	movs	r2, #3
 80084b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80084b4:	4b31      	ldr	r3, [pc, #196]	@ (800857c <USBD_SetConfig+0x118>)
 80084b6:	781b      	ldrb	r3, [r3, #0]
 80084b8:	4619      	mov	r1, r3
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f7ff f9e5 	bl	800788a <USBD_SetClassConfig>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b02      	cmp	r3, #2
 80084c4:	d104      	bne.n	80084d0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80084c6:	6839      	ldr	r1, [r7, #0]
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 f930 	bl	800872e <USBD_CtlError>
            return;
 80084ce:	e052      	b.n	8008576 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f9f5 	bl	80088c0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80084d6:	e04e      	b.n	8008576 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f000 f9f1 	bl	80088c0 <USBD_CtlSendStatus>
        break;
 80084de:	e04a      	b.n	8008576 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80084e0:	4b26      	ldr	r3, [pc, #152]	@ (800857c <USBD_SetConfig+0x118>)
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d112      	bne.n	800850e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2202      	movs	r2, #2
 80084ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 80084f0:	4b22      	ldr	r3, [pc, #136]	@ (800857c <USBD_SetConfig+0x118>)
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	461a      	mov	r2, r3
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80084fa:	4b20      	ldr	r3, [pc, #128]	@ (800857c <USBD_SetConfig+0x118>)
 80084fc:	781b      	ldrb	r3, [r3, #0]
 80084fe:	4619      	mov	r1, r3
 8008500:	6878      	ldr	r0, [r7, #4]
 8008502:	f7ff f9e1 	bl	80078c8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 f9da 	bl	80088c0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800850c:	e033      	b.n	8008576 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800850e:	4b1b      	ldr	r3, [pc, #108]	@ (800857c <USBD_SetConfig+0x118>)
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	461a      	mov	r2, r3
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	429a      	cmp	r2, r3
 800851a:	d01d      	beq.n	8008558 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	b2db      	uxtb	r3, r3
 8008522:	4619      	mov	r1, r3
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f7ff f9cf 	bl	80078c8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800852a:	4b14      	ldr	r3, [pc, #80]	@ (800857c <USBD_SetConfig+0x118>)
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	461a      	mov	r2, r3
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008534:	4b11      	ldr	r3, [pc, #68]	@ (800857c <USBD_SetConfig+0x118>)
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	4619      	mov	r1, r3
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f7ff f9a5 	bl	800788a <USBD_SetClassConfig>
 8008540:	4603      	mov	r3, r0
 8008542:	2b02      	cmp	r3, #2
 8008544:	d104      	bne.n	8008550 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008546:	6839      	ldr	r1, [r7, #0]
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 f8f0 	bl	800872e <USBD_CtlError>
            return;
 800854e:	e012      	b.n	8008576 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 f9b5 	bl	80088c0 <USBD_CtlSendStatus>
        break;
 8008556:	e00e      	b.n	8008576 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f000 f9b1 	bl	80088c0 <USBD_CtlSendStatus>
        break;
 800855e:	e00a      	b.n	8008576 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008560:	6839      	ldr	r1, [r7, #0]
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f8e3 	bl	800872e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008568:	4b04      	ldr	r3, [pc, #16]	@ (800857c <USBD_SetConfig+0x118>)
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	4619      	mov	r1, r3
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7ff f9aa 	bl	80078c8 <USBD_ClrClassConfig>
        break;
 8008574:	bf00      	nop
    }
  }
}
 8008576:	3708      	adds	r7, #8
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	20000310 	.word	0x20000310

08008580 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b082      	sub	sp, #8
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	88db      	ldrh	r3, [r3, #6]
 800858e:	2b01      	cmp	r3, #1
 8008590:	d004      	beq.n	800859c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008592:	6839      	ldr	r1, [r7, #0]
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 f8ca 	bl	800872e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800859a:	e022      	b.n	80085e2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	dc02      	bgt.n	80085ac <USBD_GetConfig+0x2c>
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	dc03      	bgt.n	80085b2 <USBD_GetConfig+0x32>
 80085aa:	e015      	b.n	80085d8 <USBD_GetConfig+0x58>
 80085ac:	2b03      	cmp	r3, #3
 80085ae:	d00b      	beq.n	80085c8 <USBD_GetConfig+0x48>
 80085b0:	e012      	b.n	80085d8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	2200      	movs	r2, #0
 80085b6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	3308      	adds	r3, #8
 80085bc:	2201      	movs	r2, #1
 80085be:	4619      	mov	r1, r3
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f000 f91f 	bl	8008804 <USBD_CtlSendData>
        break;
 80085c6:	e00c      	b.n	80085e2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	3304      	adds	r3, #4
 80085cc:	2201      	movs	r2, #1
 80085ce:	4619      	mov	r1, r3
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f917 	bl	8008804 <USBD_CtlSendData>
        break;
 80085d6:	e004      	b.n	80085e2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 80085d8:	6839      	ldr	r1, [r7, #0]
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 f8a7 	bl	800872e <USBD_CtlError>
        break;
 80085e0:	bf00      	nop
}
 80085e2:	bf00      	nop
 80085e4:	3708      	adds	r7, #8
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}

080085ea <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085ea:	b580      	push	{r7, lr}
 80085ec:	b082      	sub	sp, #8
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085fa:	3b01      	subs	r3, #1
 80085fc:	2b02      	cmp	r3, #2
 80085fe:	d81e      	bhi.n	800863e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	88db      	ldrh	r3, [r3, #6]
 8008604:	2b02      	cmp	r3, #2
 8008606:	d004      	beq.n	8008612 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008608:	6839      	ldr	r1, [r7, #0]
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f000 f88f 	bl	800872e <USBD_CtlError>
        break;
 8008610:	e01a      	b.n	8008648 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2201      	movs	r2, #1
 8008616:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800861e:	2b00      	cmp	r3, #0
 8008620:	d005      	beq.n	800862e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68db      	ldr	r3, [r3, #12]
 8008626:	f043 0202 	orr.w	r2, r3, #2
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	330c      	adds	r3, #12
 8008632:	2202      	movs	r2, #2
 8008634:	4619      	mov	r1, r3
 8008636:	6878      	ldr	r0, [r7, #4]
 8008638:	f000 f8e4 	bl	8008804 <USBD_CtlSendData>
      break;
 800863c:	e004      	b.n	8008648 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800863e:	6839      	ldr	r1, [r7, #0]
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 f874 	bl	800872e <USBD_CtlError>
      break;
 8008646:	bf00      	nop
  }
}
 8008648:	bf00      	nop
 800864a:	3708      	adds	r7, #8
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	885b      	ldrh	r3, [r3, #2]
 800865e:	2b01      	cmp	r3, #1
 8008660:	d106      	bne.n	8008670 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 f928 	bl	80088c0 <USBD_CtlSendStatus>
  }
}
 8008670:	bf00      	nop
 8008672:	3708      	adds	r7, #8
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}

08008678 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
 8008680:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008688:	3b01      	subs	r3, #1
 800868a:	2b02      	cmp	r3, #2
 800868c:	d80b      	bhi.n	80086a6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	885b      	ldrh	r3, [r3, #2]
 8008692:	2b01      	cmp	r3, #1
 8008694:	d10c      	bne.n	80086b0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f90e 	bl	80088c0 <USBD_CtlSendStatus>
      }
      break;
 80086a4:	e004      	b.n	80086b0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80086a6:	6839      	ldr	r1, [r7, #0]
 80086a8:	6878      	ldr	r0, [r7, #4]
 80086aa:	f000 f840 	bl	800872e <USBD_CtlError>
      break;
 80086ae:	e000      	b.n	80086b2 <USBD_ClrFeature+0x3a>
      break;
 80086b0:	bf00      	nop
  }
}
 80086b2:	bf00      	nop
 80086b4:	3708      	adds	r7, #8
 80086b6:	46bd      	mov	sp, r7
 80086b8:	bd80      	pop	{r7, pc}

080086ba <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80086ba:	b480      	push	{r7}
 80086bc:	b083      	sub	sp, #12
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
 80086c2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	781a      	ldrb	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	785a      	ldrb	r2, [r3, #1]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	3302      	adds	r3, #2
 80086d8:	781b      	ldrb	r3, [r3, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	3303      	adds	r3, #3
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	021b      	lsls	r3, r3, #8
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	4413      	add	r3, r2
 80086e8:	b29a      	uxth	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	3304      	adds	r3, #4
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	461a      	mov	r2, r3
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	3305      	adds	r3, #5
 80086fa:	781b      	ldrb	r3, [r3, #0]
 80086fc:	021b      	lsls	r3, r3, #8
 80086fe:	b29b      	uxth	r3, r3
 8008700:	4413      	add	r3, r2
 8008702:	b29a      	uxth	r2, r3
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	3306      	adds	r3, #6
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	461a      	mov	r2, r3
 8008710:	683b      	ldr	r3, [r7, #0]
 8008712:	3307      	adds	r3, #7
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	021b      	lsls	r3, r3, #8
 8008718:	b29b      	uxth	r3, r3
 800871a:	4413      	add	r3, r2
 800871c:	b29a      	uxth	r2, r3
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	80da      	strh	r2, [r3, #6]

}
 8008722:	bf00      	nop
 8008724:	370c      	adds	r7, #12
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr

0800872e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800872e:	b580      	push	{r7, lr}
 8008730:	b082      	sub	sp, #8
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
 8008736:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008738:	2180      	movs	r1, #128	@ 0x80
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 fc56 	bl	8008fec <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008740:	2100      	movs	r1, #0
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 fc52 	bl	8008fec <USBD_LL_StallEP>
}
 8008748:	bf00      	nop
 800874a:	3708      	adds	r7, #8
 800874c:	46bd      	mov	sp, r7
 800874e:	bd80      	pop	{r7, pc}

08008750 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
 8008756:	60f8      	str	r0, [r7, #12]
 8008758:	60b9      	str	r1, [r7, #8]
 800875a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800875c:	2300      	movs	r3, #0
 800875e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d032      	beq.n	80087cc <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f000 f834 	bl	80087d4 <USBD_GetLen>
 800876c:	4603      	mov	r3, r0
 800876e:	3301      	adds	r3, #1
 8008770:	b29b      	uxth	r3, r3
 8008772:	005b      	lsls	r3, r3, #1
 8008774:	b29a      	uxth	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800877a:	7dfb      	ldrb	r3, [r7, #23]
 800877c:	1c5a      	adds	r2, r3, #1
 800877e:	75fa      	strb	r2, [r7, #23]
 8008780:	461a      	mov	r2, r3
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	4413      	add	r3, r2
 8008786:	687a      	ldr	r2, [r7, #4]
 8008788:	7812      	ldrb	r2, [r2, #0]
 800878a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800878c:	7dfb      	ldrb	r3, [r7, #23]
 800878e:	1c5a      	adds	r2, r3, #1
 8008790:	75fa      	strb	r2, [r7, #23]
 8008792:	461a      	mov	r2, r3
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	4413      	add	r3, r2
 8008798:	2203      	movs	r2, #3
 800879a:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800879c:	e012      	b.n	80087c4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	1c5a      	adds	r2, r3, #1
 80087a2:	60fa      	str	r2, [r7, #12]
 80087a4:	7dfa      	ldrb	r2, [r7, #23]
 80087a6:	1c51      	adds	r1, r2, #1
 80087a8:	75f9      	strb	r1, [r7, #23]
 80087aa:	4611      	mov	r1, r2
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	440a      	add	r2, r1
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 80087b4:	7dfb      	ldrb	r3, [r7, #23]
 80087b6:	1c5a      	adds	r2, r3, #1
 80087b8:	75fa      	strb	r2, [r7, #23]
 80087ba:	461a      	mov	r2, r3
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	4413      	add	r3, r2
 80087c0:	2200      	movs	r2, #0
 80087c2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1e8      	bne.n	800879e <USBD_GetString+0x4e>
    }
  }
}
 80087cc:	bf00      	nop
 80087ce:	3718      	adds	r7, #24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b085      	sub	sp, #20
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80087dc:	2300      	movs	r3, #0
 80087de:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80087e0:	e005      	b.n	80087ee <USBD_GetLen+0x1a>
  {
    len++;
 80087e2:	7bfb      	ldrb	r3, [r7, #15]
 80087e4:	3301      	adds	r3, #1
 80087e6:	73fb      	strb	r3, [r7, #15]
    buf++;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3301      	adds	r3, #1
 80087ec:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1f5      	bne.n	80087e2 <USBD_GetLen+0xe>
  }

  return len;
 80087f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3714      	adds	r7, #20
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	4613      	mov	r3, r2
 8008810:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2202      	movs	r2, #2
 8008816:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800881a:	88fa      	ldrh	r2, [r7, #6]
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8008820:	88fa      	ldrh	r2, [r7, #6]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008826:	88fb      	ldrh	r3, [r7, #6]
 8008828:	68ba      	ldr	r2, [r7, #8]
 800882a:	2100      	movs	r1, #0
 800882c:	68f8      	ldr	r0, [r7, #12]
 800882e:	f000 fc66 	bl	80090fe <USBD_LL_Transmit>

  return USBD_OK;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	3710      	adds	r7, #16
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af00      	add	r7, sp, #0
 8008842:	60f8      	str	r0, [r7, #12]
 8008844:	60b9      	str	r1, [r7, #8]
 8008846:	4613      	mov	r3, r2
 8008848:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800884a:	88fb      	ldrh	r3, [r7, #6]
 800884c:	68ba      	ldr	r2, [r7, #8]
 800884e:	2100      	movs	r1, #0
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f000 fc54 	bl	80090fe <USBD_LL_Transmit>

  return USBD_OK;
 8008856:	2300      	movs	r3, #0
}
 8008858:	4618      	mov	r0, r3
 800885a:	3710      	adds	r7, #16
 800885c:	46bd      	mov	sp, r7
 800885e:	bd80      	pop	{r7, pc}

08008860 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	60f8      	str	r0, [r7, #12]
 8008868:	60b9      	str	r1, [r7, #8]
 800886a:	4613      	mov	r3, r2
 800886c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2203      	movs	r2, #3
 8008872:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008876:	88fa      	ldrh	r2, [r7, #6]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800887e:	88fa      	ldrh	r2, [r7, #6]
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008886:	88fb      	ldrh	r3, [r7, #6]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	2100      	movs	r1, #0
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f000 fc59 	bl	8009144 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008892:	2300      	movs	r3, #0
}
 8008894:	4618      	mov	r0, r3
 8008896:	3710      	adds	r7, #16
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}

0800889c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b084      	sub	sp, #16
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	4613      	mov	r3, r2
 80088a8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80088aa:	88fb      	ldrh	r3, [r7, #6]
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	2100      	movs	r1, #0
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	f000 fc47 	bl	8009144 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80088b6:	2300      	movs	r3, #0
}
 80088b8:	4618      	mov	r0, r3
 80088ba:	3710      	adds	r7, #16
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2204      	movs	r2, #4
 80088cc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80088d0:	2300      	movs	r3, #0
 80088d2:	2200      	movs	r2, #0
 80088d4:	2100      	movs	r1, #0
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 fc11 	bl	80090fe <USBD_LL_Transmit>

  return USBD_OK;
 80088dc:	2300      	movs	r3, #0
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3708      	adds	r7, #8
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80088e6:	b580      	push	{r7, lr}
 80088e8:	b082      	sub	sp, #8
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2205      	movs	r2, #5
 80088f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80088f6:	2300      	movs	r3, #0
 80088f8:	2200      	movs	r2, #0
 80088fa:	2100      	movs	r1, #0
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 fc21 	bl	8009144 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008902:	2300      	movs	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3708      	adds	r7, #8
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008910:	2200      	movs	r2, #0
 8008912:	4912      	ldr	r1, [pc, #72]	@ (800895c <MX_USB_DEVICE_Init+0x50>)
 8008914:	4812      	ldr	r0, [pc, #72]	@ (8008960 <MX_USB_DEVICE_Init+0x54>)
 8008916:	f7fe ff5c 	bl	80077d2 <USBD_Init>
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d001      	beq.n	8008924 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008920:	f7f7 fe16 	bl	8000550 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008924:	490f      	ldr	r1, [pc, #60]	@ (8008964 <MX_USB_DEVICE_Init+0x58>)
 8008926:	480e      	ldr	r0, [pc, #56]	@ (8008960 <MX_USB_DEVICE_Init+0x54>)
 8008928:	f7fe ff7e 	bl	8007828 <USBD_RegisterClass>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008932:	f7f7 fe0d 	bl	8000550 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008936:	490c      	ldr	r1, [pc, #48]	@ (8008968 <MX_USB_DEVICE_Init+0x5c>)
 8008938:	4809      	ldr	r0, [pc, #36]	@ (8008960 <MX_USB_DEVICE_Init+0x54>)
 800893a:	f7fe fedb 	bl	80076f4 <USBD_CDC_RegisterInterface>
 800893e:	4603      	mov	r3, r0
 8008940:	2b00      	cmp	r3, #0
 8008942:	d001      	beq.n	8008948 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008944:	f7f7 fe04 	bl	8000550 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008948:	4805      	ldr	r0, [pc, #20]	@ (8008960 <MX_USB_DEVICE_Init+0x54>)
 800894a:	f7fe ff87 	bl	800785c <USBD_Start>
 800894e:	4603      	mov	r3, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	d001      	beq.n	8008958 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008954:	f7f7 fdfc 	bl	8000550 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008958:	bf00      	nop
 800895a:	bd80      	pop	{r7, pc}
 800895c:	2000012c 	.word	0x2000012c
 8008960:	20000314 	.word	0x20000314
 8008964:	20000018 	.word	0x20000018
 8008968:	2000011c 	.word	0x2000011c

0800896c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008970:	2200      	movs	r2, #0
 8008972:	4905      	ldr	r1, [pc, #20]	@ (8008988 <CDC_Init_FS+0x1c>)
 8008974:	4805      	ldr	r0, [pc, #20]	@ (800898c <CDC_Init_FS+0x20>)
 8008976:	f7fe fed4 	bl	8007722 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800897a:	4905      	ldr	r1, [pc, #20]	@ (8008990 <CDC_Init_FS+0x24>)
 800897c:	4803      	ldr	r0, [pc, #12]	@ (800898c <CDC_Init_FS+0x20>)
 800897e:	f7fe feea 	bl	8007756 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008982:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008984:	4618      	mov	r0, r3
 8008986:	bd80      	pop	{r7, pc}
 8008988:	200009d8 	.word	0x200009d8
 800898c:	20000314 	.word	0x20000314
 8008990:	200005d8 	.word	0x200005d8

08008994 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008994:	b480      	push	{r7}
 8008996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008998:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800899a:	4618      	mov	r0, r3
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b083      	sub	sp, #12
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	4603      	mov	r3, r0
 80089ac:	6039      	str	r1, [r7, #0]
 80089ae:	71fb      	strb	r3, [r7, #7]
 80089b0:	4613      	mov	r3, r2
 80089b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80089b4:	79fb      	ldrb	r3, [r7, #7]
 80089b6:	2b23      	cmp	r3, #35	@ 0x23
 80089b8:	d84a      	bhi.n	8008a50 <CDC_Control_FS+0xac>
 80089ba:	a201      	add	r2, pc, #4	@ (adr r2, 80089c0 <CDC_Control_FS+0x1c>)
 80089bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c0:	08008a51 	.word	0x08008a51
 80089c4:	08008a51 	.word	0x08008a51
 80089c8:	08008a51 	.word	0x08008a51
 80089cc:	08008a51 	.word	0x08008a51
 80089d0:	08008a51 	.word	0x08008a51
 80089d4:	08008a51 	.word	0x08008a51
 80089d8:	08008a51 	.word	0x08008a51
 80089dc:	08008a51 	.word	0x08008a51
 80089e0:	08008a51 	.word	0x08008a51
 80089e4:	08008a51 	.word	0x08008a51
 80089e8:	08008a51 	.word	0x08008a51
 80089ec:	08008a51 	.word	0x08008a51
 80089f0:	08008a51 	.word	0x08008a51
 80089f4:	08008a51 	.word	0x08008a51
 80089f8:	08008a51 	.word	0x08008a51
 80089fc:	08008a51 	.word	0x08008a51
 8008a00:	08008a51 	.word	0x08008a51
 8008a04:	08008a51 	.word	0x08008a51
 8008a08:	08008a51 	.word	0x08008a51
 8008a0c:	08008a51 	.word	0x08008a51
 8008a10:	08008a51 	.word	0x08008a51
 8008a14:	08008a51 	.word	0x08008a51
 8008a18:	08008a51 	.word	0x08008a51
 8008a1c:	08008a51 	.word	0x08008a51
 8008a20:	08008a51 	.word	0x08008a51
 8008a24:	08008a51 	.word	0x08008a51
 8008a28:	08008a51 	.word	0x08008a51
 8008a2c:	08008a51 	.word	0x08008a51
 8008a30:	08008a51 	.word	0x08008a51
 8008a34:	08008a51 	.word	0x08008a51
 8008a38:	08008a51 	.word	0x08008a51
 8008a3c:	08008a51 	.word	0x08008a51
 8008a40:	08008a51 	.word	0x08008a51
 8008a44:	08008a51 	.word	0x08008a51
 8008a48:	08008a51 	.word	0x08008a51
 8008a4c:	08008a51 	.word	0x08008a51
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008a50:	bf00      	nop
  }

  return (USBD_OK);
 8008a52:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b082      	sub	sp, #8
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008a6a:	6879      	ldr	r1, [r7, #4]
 8008a6c:	4805      	ldr	r0, [pc, #20]	@ (8008a84 <CDC_Receive_FS+0x24>)
 8008a6e:	f7fe fe72 	bl	8007756 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008a72:	4804      	ldr	r0, [pc, #16]	@ (8008a84 <CDC_Receive_FS+0x24>)
 8008a74:	f7fe fe83 	bl	800777e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008a78:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3708      	adds	r7, #8
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bd80      	pop	{r7, pc}
 8008a82:	bf00      	nop
 8008a84:	20000314 	.word	0x20000314

08008a88 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b083      	sub	sp, #12
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	4603      	mov	r3, r0
 8008a90:	6039      	str	r1, [r7, #0]
 8008a92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	2212      	movs	r2, #18
 8008a98:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008a9a:	4b03      	ldr	r3, [pc, #12]	@ (8008aa8 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr
 8008aa8:	20000148 	.word	0x20000148

08008aac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	6039      	str	r1, [r7, #0]
 8008ab6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	2204      	movs	r2, #4
 8008abc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008abe:	4b03      	ldr	r3, [pc, #12]	@ (8008acc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr
 8008acc:	2000015c 	.word	0x2000015c

08008ad0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	b082      	sub	sp, #8
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	6039      	str	r1, [r7, #0]
 8008ada:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008adc:	79fb      	ldrb	r3, [r7, #7]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d105      	bne.n	8008aee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	4907      	ldr	r1, [pc, #28]	@ (8008b04 <USBD_FS_ProductStrDescriptor+0x34>)
 8008ae6:	4808      	ldr	r0, [pc, #32]	@ (8008b08 <USBD_FS_ProductStrDescriptor+0x38>)
 8008ae8:	f7ff fe32 	bl	8008750 <USBD_GetString>
 8008aec:	e004      	b.n	8008af8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008aee:	683a      	ldr	r2, [r7, #0]
 8008af0:	4904      	ldr	r1, [pc, #16]	@ (8008b04 <USBD_FS_ProductStrDescriptor+0x34>)
 8008af2:	4805      	ldr	r0, [pc, #20]	@ (8008b08 <USBD_FS_ProductStrDescriptor+0x38>)
 8008af4:	f7ff fe2c 	bl	8008750 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008af8:	4b02      	ldr	r3, [pc, #8]	@ (8008b04 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3708      	adds	r7, #8
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
 8008b02:	bf00      	nop
 8008b04:	20000dd8 	.word	0x20000dd8
 8008b08:	080092d0 	.word	0x080092d0

08008b0c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b082      	sub	sp, #8
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	4603      	mov	r3, r0
 8008b14:	6039      	str	r1, [r7, #0]
 8008b16:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008b18:	683a      	ldr	r2, [r7, #0]
 8008b1a:	4904      	ldr	r1, [pc, #16]	@ (8008b2c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008b1c:	4804      	ldr	r0, [pc, #16]	@ (8008b30 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008b1e:	f7ff fe17 	bl	8008750 <USBD_GetString>
  return USBD_StrDesc;
 8008b22:	4b02      	ldr	r3, [pc, #8]	@ (8008b2c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}
 8008b2c:	20000dd8 	.word	0x20000dd8
 8008b30:	080092e8 	.word	0x080092e8

08008b34 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b082      	sub	sp, #8
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	6039      	str	r1, [r7, #0]
 8008b3e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	221a      	movs	r2, #26
 8008b44:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008b46:	f000 f843 	bl	8008bd0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008b4a:	4b02      	ldr	r3, [pc, #8]	@ (8008b54 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3708      	adds	r7, #8
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	20000160 	.word	0x20000160

08008b58 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	4603      	mov	r3, r0
 8008b60:	6039      	str	r1, [r7, #0]
 8008b62:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008b64:	79fb      	ldrb	r3, [r7, #7]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d105      	bne.n	8008b76 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008b6a:	683a      	ldr	r2, [r7, #0]
 8008b6c:	4907      	ldr	r1, [pc, #28]	@ (8008b8c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008b6e:	4808      	ldr	r0, [pc, #32]	@ (8008b90 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008b70:	f7ff fdee 	bl	8008750 <USBD_GetString>
 8008b74:	e004      	b.n	8008b80 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008b76:	683a      	ldr	r2, [r7, #0]
 8008b78:	4904      	ldr	r1, [pc, #16]	@ (8008b8c <USBD_FS_ConfigStrDescriptor+0x34>)
 8008b7a:	4805      	ldr	r0, [pc, #20]	@ (8008b90 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008b7c:	f7ff fde8 	bl	8008750 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008b80:	4b02      	ldr	r3, [pc, #8]	@ (8008b8c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3708      	adds	r7, #8
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	20000dd8 	.word	0x20000dd8
 8008b90:	080092fc 	.word	0x080092fc

08008b94 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	6039      	str	r1, [r7, #0]
 8008b9e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008ba0:	79fb      	ldrb	r3, [r7, #7]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d105      	bne.n	8008bb2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008ba6:	683a      	ldr	r2, [r7, #0]
 8008ba8:	4907      	ldr	r1, [pc, #28]	@ (8008bc8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008baa:	4808      	ldr	r0, [pc, #32]	@ (8008bcc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008bac:	f7ff fdd0 	bl	8008750 <USBD_GetString>
 8008bb0:	e004      	b.n	8008bbc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008bb2:	683a      	ldr	r2, [r7, #0]
 8008bb4:	4904      	ldr	r1, [pc, #16]	@ (8008bc8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008bb6:	4805      	ldr	r0, [pc, #20]	@ (8008bcc <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008bb8:	f7ff fdca 	bl	8008750 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008bbc:	4b02      	ldr	r3, [pc, #8]	@ (8008bc8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3708      	adds	r7, #8
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	20000dd8 	.word	0x20000dd8
 8008bcc:	08009308 	.word	0x08009308

08008bd0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8008c14 <Get_SerialNum+0x44>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8008c18 <Get_SerialNum+0x48>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008be2:	4b0e      	ldr	r3, [pc, #56]	@ (8008c1c <Get_SerialNum+0x4c>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008be8:	68fa      	ldr	r2, [r7, #12]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	4413      	add	r3, r2
 8008bee:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d009      	beq.n	8008c0a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008bf6:	2208      	movs	r2, #8
 8008bf8:	4909      	ldr	r1, [pc, #36]	@ (8008c20 <Get_SerialNum+0x50>)
 8008bfa:	68f8      	ldr	r0, [r7, #12]
 8008bfc:	f000 f814 	bl	8008c28 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008c00:	2204      	movs	r2, #4
 8008c02:	4908      	ldr	r1, [pc, #32]	@ (8008c24 <Get_SerialNum+0x54>)
 8008c04:	68b8      	ldr	r0, [r7, #8]
 8008c06:	f000 f80f 	bl	8008c28 <IntToUnicode>
  }
}
 8008c0a:	bf00      	nop
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	1ffff7ac 	.word	0x1ffff7ac
 8008c18:	1ffff7b0 	.word	0x1ffff7b0
 8008c1c:	1ffff7b4 	.word	0x1ffff7b4
 8008c20:	20000162 	.word	0x20000162
 8008c24:	20000172 	.word	0x20000172

08008c28 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b087      	sub	sp, #28
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	60f8      	str	r0, [r7, #12]
 8008c30:	60b9      	str	r1, [r7, #8]
 8008c32:	4613      	mov	r3, r2
 8008c34:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008c36:	2300      	movs	r3, #0
 8008c38:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	75fb      	strb	r3, [r7, #23]
 8008c3e:	e027      	b.n	8008c90 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	0f1b      	lsrs	r3, r3, #28
 8008c44:	2b09      	cmp	r3, #9
 8008c46:	d80b      	bhi.n	8008c60 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	0f1b      	lsrs	r3, r3, #28
 8008c4c:	b2da      	uxtb	r2, r3
 8008c4e:	7dfb      	ldrb	r3, [r7, #23]
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	4619      	mov	r1, r3
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	440b      	add	r3, r1
 8008c58:	3230      	adds	r2, #48	@ 0x30
 8008c5a:	b2d2      	uxtb	r2, r2
 8008c5c:	701a      	strb	r2, [r3, #0]
 8008c5e:	e00a      	b.n	8008c76 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	0f1b      	lsrs	r3, r3, #28
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	7dfb      	ldrb	r3, [r7, #23]
 8008c68:	005b      	lsls	r3, r3, #1
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	440b      	add	r3, r1
 8008c70:	3237      	adds	r2, #55	@ 0x37
 8008c72:	b2d2      	uxtb	r2, r2
 8008c74:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	011b      	lsls	r3, r3, #4
 8008c7a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008c7c:	7dfb      	ldrb	r3, [r7, #23]
 8008c7e:	005b      	lsls	r3, r3, #1
 8008c80:	3301      	adds	r3, #1
 8008c82:	68ba      	ldr	r2, [r7, #8]
 8008c84:	4413      	add	r3, r2
 8008c86:	2200      	movs	r2, #0
 8008c88:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008c8a:	7dfb      	ldrb	r3, [r7, #23]
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	75fb      	strb	r3, [r7, #23]
 8008c90:	7dfa      	ldrb	r2, [r7, #23]
 8008c92:	79fb      	ldrb	r3, [r7, #7]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d3d3      	bcc.n	8008c40 <IntToUnicode+0x18>
  }
}
 8008c98:	bf00      	nop
 8008c9a:	bf00      	nop
 8008c9c:	371c      	adds	r7, #28
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
	...

08008ca8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08a      	sub	sp, #40	@ 0x28
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008cb0:	f107 0314 	add.w	r3, r7, #20
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	601a      	str	r2, [r3, #0]
 8008cb8:	605a      	str	r2, [r3, #4]
 8008cba:	609a      	str	r2, [r3, #8]
 8008cbc:	60da      	str	r2, [r3, #12]
 8008cbe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d38 <HAL_PCD_MspInit+0x90>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d131      	bne.n	8008d2e <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cca:	4b1c      	ldr	r3, [pc, #112]	@ (8008d3c <HAL_PCD_MspInit+0x94>)
 8008ccc:	695b      	ldr	r3, [r3, #20]
 8008cce:	4a1b      	ldr	r2, [pc, #108]	@ (8008d3c <HAL_PCD_MspInit+0x94>)
 8008cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008cd4:	6153      	str	r3, [r2, #20]
 8008cd6:	4b19      	ldr	r3, [pc, #100]	@ (8008d3c <HAL_PCD_MspInit+0x94>)
 8008cd8:	695b      	ldr	r3, [r3, #20]
 8008cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cde:	613b      	str	r3, [r7, #16]
 8008ce0:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8008ce2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ce8:	2302      	movs	r3, #2
 8008cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008cec:	2300      	movs	r3, #0
 8008cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8008cf4:	230e      	movs	r3, #14
 8008cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cf8:	f107 0314 	add.w	r3, r7, #20
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008d02:	f7f7 fef3 	bl	8000aec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008d06:	4b0d      	ldr	r3, [pc, #52]	@ (8008d3c <HAL_PCD_MspInit+0x94>)
 8008d08:	69db      	ldr	r3, [r3, #28]
 8008d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8008d3c <HAL_PCD_MspInit+0x94>)
 8008d0c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008d10:	61d3      	str	r3, [r2, #28]
 8008d12:	4b0a      	ldr	r3, [pc, #40]	@ (8008d3c <HAL_PCD_MspInit+0x94>)
 8008d14:	69db      	ldr	r3, [r3, #28]
 8008d16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d1a:	60fb      	str	r3, [r7, #12]
 8008d1c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8008d1e:	2200      	movs	r2, #0
 8008d20:	2100      	movs	r1, #0
 8008d22:	2014      	movs	r0, #20
 8008d24:	f7f7 feab 	bl	8000a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8008d28:	2014      	movs	r0, #20
 8008d2a:	f7f7 fec4 	bl	8000ab6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008d2e:	bf00      	nop
 8008d30:	3728      	adds	r7, #40	@ 0x28
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	40005c00 	.word	0x40005c00
 8008d3c:	40021000 	.word	0x40021000

08008d40 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b082      	sub	sp, #8
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8008d54:	4619      	mov	r1, r3
 8008d56:	4610      	mov	r0, r2
 8008d58:	f7fe fdc9 	bl	80078ee <USBD_LL_SetupStage>
}
 8008d5c:	bf00      	nop
 8008d5e:	3708      	adds	r7, #8
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b082      	sub	sp, #8
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	460b      	mov	r3, r1
 8008d6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 8008d76:	78fa      	ldrb	r2, [r7, #3]
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	009b      	lsls	r3, r3, #2
 8008d7e:	4413      	add	r3, r2
 8008d80:	00db      	lsls	r3, r3, #3
 8008d82:	440b      	add	r3, r1
 8008d84:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008d88:	681a      	ldr	r2, [r3, #0]
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	f7fe fdfb 	bl	8007988 <USBD_LL_DataOutStage>
}
 8008d92:	bf00      	nop
 8008d94:	3708      	adds	r7, #8
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}

08008d9a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008d9a:	b580      	push	{r7, lr}
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	af00      	add	r7, sp, #0
 8008da0:	6078      	str	r0, [r7, #4]
 8008da2:	460b      	mov	r3, r1
 8008da4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 8008dac:	78fa      	ldrb	r2, [r7, #3]
 8008dae:	6879      	ldr	r1, [r7, #4]
 8008db0:	4613      	mov	r3, r2
 8008db2:	009b      	lsls	r3, r3, #2
 8008db4:	4413      	add	r3, r2
 8008db6:	00db      	lsls	r3, r3, #3
 8008db8:	440b      	add	r3, r1
 8008dba:	3324      	adds	r3, #36	@ 0x24
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	78fb      	ldrb	r3, [r7, #3]
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	f7fe fe52 	bl	8007a6a <USBD_LL_DataInStage>
}
 8008dc6:	bf00      	nop
 8008dc8:	3708      	adds	r7, #8
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}

08008dce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dce:	b580      	push	{r7, lr}
 8008dd0:	b082      	sub	sp, #8
 8008dd2:	af00      	add	r7, sp, #0
 8008dd4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f7fe ff65 	bl	8007cac <USBD_LL_SOF>
}
 8008de2:	bf00      	nop
 8008de4:	3708      	adds	r7, #8
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008dea:	b580      	push	{r7, lr}
 8008dec:	b084      	sub	sp, #16
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008df2:	2301      	movs	r3, #1
 8008df4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	795b      	ldrb	r3, [r3, #5]
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d001      	beq.n	8008e02 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008dfe:	f7f7 fba7 	bl	8000550 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8008e08:	7bfa      	ldrb	r2, [r7, #15]
 8008e0a:	4611      	mov	r1, r2
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7fe ff12 	bl	8007c36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f7fe fecb 	bl	8007bb4 <USBD_LL_Reset>
}
 8008e1e:	bf00      	nop
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
	...

08008e28 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b082      	sub	sp, #8
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8008e36:	4618      	mov	r0, r3
 8008e38:	f7fe ff0d 	bl	8007c56 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	7a5b      	ldrb	r3, [r3, #9]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d005      	beq.n	8008e50 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e44:	4b04      	ldr	r3, [pc, #16]	@ (8008e58 <HAL_PCD_SuspendCallback+0x30>)
 8008e46:	691b      	ldr	r3, [r3, #16]
 8008e48:	4a03      	ldr	r2, [pc, #12]	@ (8008e58 <HAL_PCD_SuspendCallback+0x30>)
 8008e4a:	f043 0306 	orr.w	r3, r3, #6
 8008e4e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008e50:	bf00      	nop
 8008e52:	3708      	adds	r7, #8
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	e000ed00 	.word	0xe000ed00

08008e5c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b082      	sub	sp, #8
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7fe ff08 	bl	8007c80 <USBD_LL_Resume>
}
 8008e70:	bf00      	nop
 8008e72:	3708      	adds	r7, #8
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008e80:	4a28      	ldr	r2, [pc, #160]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0
  pdev->pData = &hpcd_USB_FS;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	4a26      	ldr	r2, [pc, #152]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008e8c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8008e90:	4b24      	ldr	r3, [pc, #144]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008e92:	4a25      	ldr	r2, [pc, #148]	@ (8008f28 <USBD_LL_Init+0xb0>)
 8008e94:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8008e96:	4b23      	ldr	r3, [pc, #140]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008e98:	2208      	movs	r2, #8
 8008e9a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8008e9c:	4b21      	ldr	r3, [pc, #132]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008e9e:	2202      	movs	r2, #2
 8008ea0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008ea2:	4b20      	ldr	r3, [pc, #128]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008ea4:	2202      	movs	r2, #2
 8008ea6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8008ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008eaa:	2200      	movs	r2, #0
 8008eac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8008eae:	4b1d      	ldr	r3, [pc, #116]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8008eb4:	481b      	ldr	r0, [pc, #108]	@ (8008f24 <USBD_LL_Init+0xac>)
 8008eb6:	f7f7 ffab 	bl	8000e10 <HAL_PCD_Init>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d001      	beq.n	8008ec4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8008ec0:	f7f7 fb46 	bl	8000550 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008eca:	2318      	movs	r3, #24
 8008ecc:	2200      	movs	r2, #0
 8008ece:	2100      	movs	r1, #0
 8008ed0:	f7f9 fc24 	bl	800271c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008eda:	2358      	movs	r3, #88	@ 0x58
 8008edc:	2200      	movs	r2, #0
 8008ede:	2180      	movs	r1, #128	@ 0x80
 8008ee0:	f7f9 fc1c 	bl	800271c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008eea:	23c0      	movs	r3, #192	@ 0xc0
 8008eec:	2200      	movs	r2, #0
 8008eee:	2181      	movs	r1, #129	@ 0x81
 8008ef0:	f7f9 fc14 	bl	800271c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008efa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8008efe:	2200      	movs	r2, #0
 8008f00:	2101      	movs	r1, #1
 8008f02:	f7f9 fc0b 	bl	800271c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008f0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008f10:	2200      	movs	r2, #0
 8008f12:	2182      	movs	r1, #130	@ 0x82
 8008f14:	f7f9 fc02 	bl	800271c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3708      	adds	r7, #8
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}
 8008f22:	bf00      	nop
 8008f24:	20000fd8 	.word	0x20000fd8
 8008f28:	40005c00 	.word	0x40005c00

08008f2c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b084      	sub	sp, #16
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f34:	2300      	movs	r3, #0
 8008f36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7f8 f82b 	bl	8000f9e <HAL_PCD_Start>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f4c:	7bfb      	ldrb	r3, [r7, #15]
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f000 f952 	bl	80091f8 <USBD_Get_USB_Status>
 8008f54:	4603      	mov	r3, r0
 8008f56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f58:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3710      	adds	r7, #16
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}

08008f62 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008f62:	b580      	push	{r7, lr}
 8008f64:	b084      	sub	sp, #16
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
 8008f6a:	4608      	mov	r0, r1
 8008f6c:	4611      	mov	r1, r2
 8008f6e:	461a      	mov	r2, r3
 8008f70:	4603      	mov	r3, r0
 8008f72:	70fb      	strb	r3, [r7, #3]
 8008f74:	460b      	mov	r3, r1
 8008f76:	70bb      	strb	r3, [r7, #2]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f80:	2300      	movs	r3, #0
 8008f82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8008f8a:	78bb      	ldrb	r3, [r7, #2]
 8008f8c:	883a      	ldrh	r2, [r7, #0]
 8008f8e:	78f9      	ldrb	r1, [r7, #3]
 8008f90:	f7f8 f923 	bl	80011da <HAL_PCD_EP_Open>
 8008f94:	4603      	mov	r3, r0
 8008f96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f98:	7bfb      	ldrb	r3, [r7, #15]
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	f000 f92c 	bl	80091f8 <USBD_Get_USB_Status>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fa4:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	3710      	adds	r7, #16
 8008faa:	46bd      	mov	sp, r7
 8008fac:	bd80      	pop	{r7, pc}

08008fae <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fae:	b580      	push	{r7, lr}
 8008fb0:	b084      	sub	sp, #16
 8008fb2:	af00      	add	r7, sp, #0
 8008fb4:	6078      	str	r0, [r7, #4]
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008fc8:	78fa      	ldrb	r2, [r7, #3]
 8008fca:	4611      	mov	r1, r2
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f7f8 f961 	bl	8001294 <HAL_PCD_EP_Close>
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008fd6:	7bfb      	ldrb	r3, [r7, #15]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f000 f90d 	bl	80091f8 <USBD_Get_USB_Status>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008fe2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3710      	adds	r7, #16
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}

08008fec <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009006:	78fa      	ldrb	r2, [r7, #3]
 8009008:	4611      	mov	r1, r2
 800900a:	4618      	mov	r0, r3
 800900c:	f7f8 fa0a 	bl	8001424 <HAL_PCD_EP_SetStall>
 8009010:	4603      	mov	r3, r0
 8009012:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009014:	7bfb      	ldrb	r3, [r7, #15]
 8009016:	4618      	mov	r0, r3
 8009018:	f000 f8ee 	bl	80091f8 <USBD_Get_USB_Status>
 800901c:	4603      	mov	r3, r0
 800901e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009020:	7bbb      	ldrb	r3, [r7, #14]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3710      	adds	r7, #16
 8009026:	46bd      	mov	sp, r7
 8009028:	bd80      	pop	{r7, pc}

0800902a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800902a:	b580      	push	{r7, lr}
 800902c:	b084      	sub	sp, #16
 800902e:	af00      	add	r7, sp, #0
 8009030:	6078      	str	r0, [r7, #4]
 8009032:	460b      	mov	r3, r1
 8009034:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009036:	2300      	movs	r3, #0
 8009038:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800903a:	2300      	movs	r3, #0
 800903c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009044:	78fa      	ldrb	r2, [r7, #3]
 8009046:	4611      	mov	r1, r2
 8009048:	4618      	mov	r0, r3
 800904a:	f7f8 fa3d 	bl	80014c8 <HAL_PCD_EP_ClrStall>
 800904e:	4603      	mov	r3, r0
 8009050:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009052:	7bfb      	ldrb	r3, [r7, #15]
 8009054:	4618      	mov	r0, r3
 8009056:	f000 f8cf 	bl	80091f8 <USBD_Get_USB_Status>
 800905a:	4603      	mov	r3, r0
 800905c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800905e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009060:	4618      	mov	r0, r3
 8009062:	3710      	adds	r7, #16
 8009064:	46bd      	mov	sp, r7
 8009066:	bd80      	pop	{r7, pc}

08009068 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	460b      	mov	r3, r1
 8009072:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800907a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800907c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009080:	2b00      	cmp	r3, #0
 8009082:	da0b      	bge.n	800909c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009084:	78fb      	ldrb	r3, [r7, #3]
 8009086:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800908a:	68f9      	ldr	r1, [r7, #12]
 800908c:	4613      	mov	r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	4413      	add	r3, r2
 8009092:	00db      	lsls	r3, r3, #3
 8009094:	440b      	add	r3, r1
 8009096:	3312      	adds	r3, #18
 8009098:	781b      	ldrb	r3, [r3, #0]
 800909a:	e00b      	b.n	80090b4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800909c:	78fb      	ldrb	r3, [r7, #3]
 800909e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80090a2:	68f9      	ldr	r1, [r7, #12]
 80090a4:	4613      	mov	r3, r2
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	4413      	add	r3, r2
 80090aa:	00db      	lsls	r3, r3, #3
 80090ac:	440b      	add	r3, r1
 80090ae:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 80090b2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b084      	sub	sp, #16
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	460b      	mov	r3, r1
 80090ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090cc:	2300      	movs	r3, #0
 80090ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090d0:	2300      	movs	r3, #0
 80090d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80090da:	78fa      	ldrb	r2, [r7, #3]
 80090dc:	4611      	mov	r1, r2
 80090de:	4618      	mov	r0, r3
 80090e0:	f7f8 f857 	bl	8001192 <HAL_PCD_SetAddress>
 80090e4:	4603      	mov	r3, r0
 80090e6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
 80090ea:	4618      	mov	r0, r3
 80090ec:	f000 f884 	bl	80091f8 <USBD_Get_USB_Status>
 80090f0:	4603      	mov	r3, r0
 80090f2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b086      	sub	sp, #24
 8009102:	af00      	add	r7, sp, #0
 8009104:	60f8      	str	r0, [r7, #12]
 8009106:	607a      	str	r2, [r7, #4]
 8009108:	461a      	mov	r2, r3
 800910a:	460b      	mov	r3, r1
 800910c:	72fb      	strb	r3, [r7, #11]
 800910e:	4613      	mov	r3, r2
 8009110:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009112:	2300      	movs	r3, #0
 8009114:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009116:	2300      	movs	r3, #0
 8009118:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009120:	893b      	ldrh	r3, [r7, #8]
 8009122:	7af9      	ldrb	r1, [r7, #11]
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	f7f8 f946 	bl	80013b6 <HAL_PCD_EP_Transmit>
 800912a:	4603      	mov	r3, r0
 800912c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800912e:	7dfb      	ldrb	r3, [r7, #23]
 8009130:	4618      	mov	r0, r3
 8009132:	f000 f861 	bl	80091f8 <USBD_Get_USB_Status>
 8009136:	4603      	mov	r3, r0
 8009138:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800913a:	7dbb      	ldrb	r3, [r7, #22]
}
 800913c:	4618      	mov	r0, r3
 800913e:	3718      	adds	r7, #24
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}

08009144 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b086      	sub	sp, #24
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	607a      	str	r2, [r7, #4]
 800914e:	461a      	mov	r2, r3
 8009150:	460b      	mov	r3, r1
 8009152:	72fb      	strb	r3, [r7, #11]
 8009154:	4613      	mov	r3, r2
 8009156:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009158:	2300      	movs	r3, #0
 800915a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800915c:	2300      	movs	r3, #0
 800915e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009166:	893b      	ldrh	r3, [r7, #8]
 8009168:	7af9      	ldrb	r1, [r7, #11]
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	f7f8 f8da 	bl	8001324 <HAL_PCD_EP_Receive>
 8009170:	4603      	mov	r3, r0
 8009172:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009174:	7dfb      	ldrb	r3, [r7, #23]
 8009176:	4618      	mov	r0, r3
 8009178:	f000 f83e 	bl	80091f8 <USBD_Get_USB_Status>
 800917c:	4603      	mov	r3, r0
 800917e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009180:	7dbb      	ldrb	r3, [r7, #22]
}
 8009182:	4618      	mov	r0, r3
 8009184:	3718      	adds	r7, #24
 8009186:	46bd      	mov	sp, r7
 8009188:	bd80      	pop	{r7, pc}

0800918a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800918a:	b580      	push	{r7, lr}
 800918c:	b082      	sub	sp, #8
 800918e:	af00      	add	r7, sp, #0
 8009190:	6078      	str	r0, [r7, #4]
 8009192:	460b      	mov	r3, r1
 8009194:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800919c:	78fa      	ldrb	r2, [r7, #3]
 800919e:	4611      	mov	r1, r2
 80091a0:	4618      	mov	r0, r3
 80091a2:	f7f8 f8f0 	bl	8001386 <HAL_PCD_EP_GetRxCount>
 80091a6:	4603      	mov	r3, r0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3708      	adds	r7, #8
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80091b0:	b480      	push	{r7}
 80091b2:	b083      	sub	sp, #12
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80091b8:	4b03      	ldr	r3, [pc, #12]	@ (80091c8 <USBD_static_malloc+0x18>)
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr
 80091c6:	bf00      	nop
 80091c8:	200012ac 	.word	0x200012ac

080091cc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80091cc:	b480      	push	{r7}
 80091ce:	b083      	sub	sp, #12
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]

}
 80091d4:	bf00      	nop
 80091d6:	370c      	adds	r7, #12
 80091d8:	46bd      	mov	sp, r7
 80091da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091de:	4770      	bx	lr

080091e0 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091e0:	b480      	push	{r7}
 80091e2:	b083      	sub	sp, #12
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	460b      	mov	r3, r1
 80091ea:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 80091ec:	bf00      	nop
 80091ee:	370c      	adds	r7, #12
 80091f0:	46bd      	mov	sp, r7
 80091f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f6:	4770      	bx	lr

080091f8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	4603      	mov	r3, r0
 8009200:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009202:	2300      	movs	r3, #0
 8009204:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009206:	79fb      	ldrb	r3, [r7, #7]
 8009208:	2b03      	cmp	r3, #3
 800920a:	d817      	bhi.n	800923c <USBD_Get_USB_Status+0x44>
 800920c:	a201      	add	r2, pc, #4	@ (adr r2, 8009214 <USBD_Get_USB_Status+0x1c>)
 800920e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009212:	bf00      	nop
 8009214:	08009225 	.word	0x08009225
 8009218:	0800922b 	.word	0x0800922b
 800921c:	08009231 	.word	0x08009231
 8009220:	08009237 	.word	0x08009237
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009224:	2300      	movs	r3, #0
 8009226:	73fb      	strb	r3, [r7, #15]
    break;
 8009228:	e00b      	b.n	8009242 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800922a:	2302      	movs	r3, #2
 800922c:	73fb      	strb	r3, [r7, #15]
    break;
 800922e:	e008      	b.n	8009242 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009230:	2301      	movs	r3, #1
 8009232:	73fb      	strb	r3, [r7, #15]
    break;
 8009234:	e005      	b.n	8009242 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009236:	2302      	movs	r3, #2
 8009238:	73fb      	strb	r3, [r7, #15]
    break;
 800923a:	e002      	b.n	8009242 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800923c:	2302      	movs	r3, #2
 800923e:	73fb      	strb	r3, [r7, #15]
    break;
 8009240:	bf00      	nop
  }
  return usb_status;
 8009242:	7bfb      	ldrb	r3, [r7, #15]
}
 8009244:	4618      	mov	r0, r3
 8009246:	3714      	adds	r7, #20
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <memset>:
 8009250:	4402      	add	r2, r0
 8009252:	4603      	mov	r3, r0
 8009254:	4293      	cmp	r3, r2
 8009256:	d100      	bne.n	800925a <memset+0xa>
 8009258:	4770      	bx	lr
 800925a:	f803 1b01 	strb.w	r1, [r3], #1
 800925e:	e7f9      	b.n	8009254 <memset+0x4>

08009260 <__libc_init_array>:
 8009260:	b570      	push	{r4, r5, r6, lr}
 8009262:	4d0d      	ldr	r5, [pc, #52]	@ (8009298 <__libc_init_array+0x38>)
 8009264:	4c0d      	ldr	r4, [pc, #52]	@ (800929c <__libc_init_array+0x3c>)
 8009266:	1b64      	subs	r4, r4, r5
 8009268:	10a4      	asrs	r4, r4, #2
 800926a:	2600      	movs	r6, #0
 800926c:	42a6      	cmp	r6, r4
 800926e:	d109      	bne.n	8009284 <__libc_init_array+0x24>
 8009270:	4d0b      	ldr	r5, [pc, #44]	@ (80092a0 <__libc_init_array+0x40>)
 8009272:	4c0c      	ldr	r4, [pc, #48]	@ (80092a4 <__libc_init_array+0x44>)
 8009274:	f000 f818 	bl	80092a8 <_init>
 8009278:	1b64      	subs	r4, r4, r5
 800927a:	10a4      	asrs	r4, r4, #2
 800927c:	2600      	movs	r6, #0
 800927e:	42a6      	cmp	r6, r4
 8009280:	d105      	bne.n	800928e <__libc_init_array+0x2e>
 8009282:	bd70      	pop	{r4, r5, r6, pc}
 8009284:	f855 3b04 	ldr.w	r3, [r5], #4
 8009288:	4798      	blx	r3
 800928a:	3601      	adds	r6, #1
 800928c:	e7ee      	b.n	800926c <__libc_init_array+0xc>
 800928e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009292:	4798      	blx	r3
 8009294:	3601      	adds	r6, #1
 8009296:	e7f2      	b.n	800927e <__libc_init_array+0x1e>
 8009298:	08009350 	.word	0x08009350
 800929c:	08009350 	.word	0x08009350
 80092a0:	08009350 	.word	0x08009350
 80092a4:	08009354 	.word	0x08009354

080092a8 <_init>:
 80092a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092aa:	bf00      	nop
 80092ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ae:	bc08      	pop	{r3}
 80092b0:	469e      	mov	lr, r3
 80092b2:	4770      	bx	lr

080092b4 <_fini>:
 80092b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b6:	bf00      	nop
 80092b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ba:	bc08      	pop	{r3}
 80092bc:	469e      	mov	lr, r3
 80092be:	4770      	bx	lr
