INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/new/sram_cloud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_cloud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/new/sram_ducks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_ducks
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/new/sram_pikachus_and_ball.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_pikachus_and_ball
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/new/sram_score.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_score
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.srcs/sources_1/lab10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shlab_46/Desktop/project_v8.8/lab10.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
