Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 20 12:14:52 2023
| Host         : DESKTOP-4FV4FV1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MercuryII_Vera_timing_summary_routed.rpt -pb MercuryII_Vera_timing_summary_routed.pb -rpx MercuryII_Vera_timing_summary_routed.rpx -warn_on_violation
| Design       : MercuryII_Vera
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           33          
HPDR-1     Warning           Port pin direction inconsistency                      1           
LUTAR-1    Warning           LUT drives async reset alert                          1           
TIMING-9   Warning           Unknown CDC Logic                                     1           
TIMING-18  Warning           Missing input or output delay                         16          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint  1           
XDCB-2     Warning           Clock defined on multiple objects                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (28)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[10] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[11] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[12] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[13] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[5] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[6] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[7] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[8] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: adrBus[9] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rw (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: sclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.118        0.000                      0                 4590        0.057        0.000                      0                 4590        1.500        0.000                       0                  1501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  hdmiClk_clk_wiz_0   {0.000 2.000}        4.000           250.000         
rdclk                 {0.000 62.500}       125.000         8.000           
wrclk                 {0.000 62.500}       125.000         8.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk25_clk_wiz_0          27.339        0.000                      0                 3402        0.057        0.000                      0                 3402       19.020        0.000                       0                  1450  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  hdmiClk_clk_wiz_0         1.477        0.000                      0                   39        0.208        0.000                      0                   39        1.500        0.000                       0                    37  
rdclk                                                                                                                                                                  62.000        0.000                       0                     5  
wrclk                                                                                                                                                                  62.000        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk25_clk_wiz_0    hdmiClk_clk_wiz_0        1.118        0.000                      0                   30        0.128        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk25_clk_wiz_0    clk25_clk_wiz_0         30.991        0.000                      0                 1149        0.468        0.000                      0                 1149  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           rdclk            clk25_clk_wiz_0  
(none)           wrclk            clk25_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk25_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              hdmiClk_clk_wiz_0                       
(none)                                  clk25_clk_wiz_0     
(none)                                  rdclk               
(none)                                  wrclk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.339ns  (required time - arrival time)
  Source:                 vera0/line_interlace_mode_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s1[-1111111107]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.212ns  (logic 4.459ns (36.513%)  route 7.753ns (63.487%))
  Logic Levels:           12  (CARRY4=5 LUT2=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.569    -0.883    vera0/clk25
    SLICE_X50Y9          FDPE                                         r  vera0/line_interlace_mode_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDPE (Prop_fdpe_C_Q)         0.518    -0.365 r  vera0/line_interlace_mode_r_reg/Q
                         net (fo=23, routed)          1.879     1.514    vera0/video_composite/modulator/line_interlace_mode_r
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.124     1.638 r  vera0/video_composite/modulator/y_s[7]_i_19/O
                         net (fo=1, routed)           0.000     1.638    vera0/video_composite/modulator/y_s[7]_i_19_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.170 r  vera0/video_composite/modulator/y_s_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.170    vera0/video_composite/modulator/y_s_reg[7]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.327 f  vera0/video_composite/modulator/y_s_reg[7]_i_4/CO[1]
                         net (fo=2, routed)           0.845     3.172    vera0/video_composite/modulator/v_active113_in
    SLICE_X49Y25         LUT4 (Prop_lut4_I1_O)        0.329     3.501 r  vera0/video_composite/modulator/y_s[7]_i_1/O
                         net (fo=104, routed)         1.200     4.701    vera0/video_composite/modulator/vcnt_reg[9]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.851 r  vera0/video_composite/modulator/q_s0__0_carry_i_8/O
                         net (fo=3, routed)           0.988     5.838    vera0/video_composite/modulator/q_s0__0_carry_i_8_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.326     6.164 r  vera0/video_composite/modulator/i_s0__1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.164    vera0/video_composite/modulator/i_s0__1_carry_i_8_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.770 r  vera0/video_composite/modulator/i_s0__1_carry/O[3]
                         net (fo=2, routed)           0.582     7.352    vera0/video_composite/modulator/i_s0__1_carry_n_4
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.335     7.687 r  vera0/video_composite/modulator/i_s0__35_carry__0_i_4/O
                         net (fo=2, routed)           0.678     8.365    vera0/video_composite/modulator/i_s0__35_carry__0_i_4_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I4_O)        0.327     8.692 r  vera0/video_composite/modulator/i_s0__35_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.692    vera0/video_composite/modulator/i_s0__35_carry__0_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.205 r  vera0/video_composite/modulator/i_s0__35_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.205    vera0/video_composite/modulator/i_s0__35_carry__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.424 r  vera0/video_composite/modulator/i_s0__35_carry__1/O[0]
                         net (fo=1, routed)           1.096    10.521    vera0/video_composite/modulator/i_s0[8]
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.323    10.844 r  vera0/video_composite/modulator/chroma_s1[-1111111107]_i_1/O
                         net (fo=1, routed)           0.485    11.329    vera0/video_composite/modulator/chroma_s1[-1111111107]_i_1_n_0
    SLICE_X48Y28         FDSE                                         r  vera0/video_composite/modulator/chroma_s1[-1111111107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.439    38.503    vera0/video_composite/modulator/clk25
    SLICE_X48Y28         FDSE                                         r  vera0/video_composite/modulator/chroma_s1[-1111111107]/C
                         clock pessimism              0.563    39.067    
                         clock uncertainty           -0.123    38.943    
    SLICE_X48Y28         FDSE (Setup_fdse_C_D)       -0.275    38.668    vera0/video_composite/modulator/chroma_s1[-1111111107]
  -------------------------------------------------------------------
                         required time                         38.668    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                 27.339    

Slack (MET) :             27.659ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.570ns  (logic 1.100ns (9.507%)  route 10.470ns (90.493%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 r  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.016     3.127    vera0/l0_renderer/bus_addr14_reg
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.251 r  vera0/l0_renderer/blk0_i_28/O
                         net (fo=1, routed)           0.469     3.720    vera0/addr_data/blk0
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  vera0/addr_data/blk0_i_3/O
                         net (fo=20, routed)          5.184     9.028    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.148     9.176 r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           1.505    10.682    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X1Y3          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.484    38.548    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.563    39.111    
                         clock uncertainty           -0.123    38.988    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    38.341    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.341    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                 27.659    

Slack (MET) :             27.752ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.691ns  (logic 1.076ns (9.203%)  route 10.615ns (90.797%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 38.558 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 f  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.016     3.127    vera0/l0_renderer/bus_addr14_reg
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.251 f  vera0/l0_renderer/blk0_i_28/O
                         net (fo=1, routed)           0.469     3.720    vera0/addr_data/blk0
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     3.844 f  vera0/addr_data/blk0_i_3/O
                         net (fo=20, routed)          5.184     9.028    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    SLICE_X12Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.152 r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           1.651    10.803    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ramloop[0].ram.ram_ena
    RAMB36_X1Y0          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.494    38.558    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.563    39.121    
                         clock uncertainty           -0.123    38.998    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.555    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                 27.752    

Slack (MET) :             27.888ns  (required time - arrival time)
  Source:                 vera0/line_interlace_mode_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/video_composite/modulator/chroma_s1[-1111111111]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.836ns  (logic 3.951ns (33.380%)  route 7.885ns (66.620%))
  Logic Levels:           11  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.569    -0.883    vera0/clk25
    SLICE_X50Y9          FDPE                                         r  vera0/line_interlace_mode_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDPE (Prop_fdpe_C_Q)         0.518    -0.365 r  vera0/line_interlace_mode_r_reg/Q
                         net (fo=23, routed)          1.879     1.514    vera0/video_composite/modulator/line_interlace_mode_r
    SLICE_X48Y23         LUT3 (Prop_lut3_I1_O)        0.124     1.638 r  vera0/video_composite/modulator/y_s[7]_i_19/O
                         net (fo=1, routed)           0.000     1.638    vera0/video_composite/modulator/y_s[7]_i_19_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.170 r  vera0/video_composite/modulator/y_s_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.170    vera0/video_composite/modulator/y_s_reg[7]_i_9_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.327 f  vera0/video_composite/modulator/y_s_reg[7]_i_4/CO[1]
                         net (fo=2, routed)           0.845     3.172    vera0/video_composite/modulator/v_active113_in
    SLICE_X49Y25         LUT4 (Prop_lut4_I1_O)        0.329     3.501 r  vera0/video_composite/modulator/y_s[7]_i_1/O
                         net (fo=104, routed)         1.200     4.701    vera0/video_composite/modulator/vcnt_reg[9]
    SLICE_X47Y27         LUT2 (Prop_lut2_I0_O)        0.150     4.851 r  vera0/video_composite/modulator/q_s0__0_carry_i_8/O
                         net (fo=3, routed)           0.988     5.838    vera0/video_composite/modulator/q_s0__0_carry_i_8_n_0
    SLICE_X53Y26         LUT2 (Prop_lut2_I0_O)        0.326     6.164 r  vera0/video_composite/modulator/i_s0__1_carry_i_8/O
                         net (fo=1, routed)           0.000     6.164    vera0/video_composite/modulator/i_s0__1_carry_i_8_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.770 r  vera0/video_composite/modulator/i_s0__1_carry/O[3]
                         net (fo=2, routed)           0.582     7.352    vera0/video_composite/modulator/i_s0__1_carry_n_4
    SLICE_X51Y26         LUT3 (Prop_lut3_I0_O)        0.335     7.687 r  vera0/video_composite/modulator/i_s0__35_carry__0_i_4/O
                         net (fo=2, routed)           0.678     8.365    vera0/video_composite/modulator/i_s0__35_carry__0_i_4_n_0
    SLICE_X52Y27         LUT5 (Prop_lut5_I4_O)        0.327     8.692 r  vera0/video_composite/modulator/i_s0__35_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.692    vera0/video_composite/modulator/i_s0__35_carry__0_i_8_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.944 r  vera0/video_composite/modulator/i_s0__35_carry__0/O[0]
                         net (fo=1, routed)           0.816     9.760    vera0/video_composite/modulator/i_s0[4]
    SLICE_X51Y26         LUT2 (Prop_lut2_I0_O)        0.295    10.055 r  vera0/video_composite/modulator/chroma_s1[-1111111111]_i_1/O
                         net (fo=1, routed)           0.898    10.953    vera0/video_composite/modulator/chroma_s1[-1111111111]_i_1_n_0
    SLICE_X53Y28         FDSE                                         r  vera0/video_composite/modulator/chroma_s1[-1111111111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.440    38.504    vera0/video_composite/modulator/clk25
    SLICE_X53Y28         FDSE                                         r  vera0/video_composite/modulator/chroma_s1[-1111111111]/C
                         clock pessimism              0.563    39.068    
                         clock uncertainty           -0.123    38.944    
    SLICE_X53Y28         FDSE (Setup_fdse_C_D)       -0.103    38.841    vera0/video_composite/modulator/chroma_s1[-1111111111]
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                         -10.953    
  -------------------------------------------------------------------
                         slack                                 27.888    

Slack (MET) :             27.964ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.202ns  (logic 1.100ns (9.820%)  route 10.102ns (90.180%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 r  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.016     3.127    vera0/l0_renderer/bus_addr14_reg
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.251 r  vera0/l0_renderer/blk0_i_28/O
                         net (fo=1, routed)           0.469     3.720    vera0/addr_data/blk0
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     3.844 r  vera0/addr_data/blk0_i_3/O
                         net (fo=20, routed)          5.184     9.028    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    SLICE_X12Y17         LUT2 (Prop_lut2_I0_O)        0.148     9.176 r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           1.137    10.313    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X0Y0          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.493    38.557    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.491    39.048    
                         clock uncertainty           -0.123    38.925    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    38.278    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 27.964    

Slack (MET) :             27.992ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.450ns  (logic 1.076ns (9.397%)  route 10.374ns (90.603%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 f  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.123     3.234    vera0/l0_renderer/bus_addr14_reg
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  vera0/l0_renderer/blk0_i_29/O
                         net (fo=1, routed)           0.871     4.229    vera0/addr_data/blk0_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.353 f  vera0/addr_data/blk0_i_4/O
                         net (fo=20, routed)          4.656     9.009    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    SLICE_X48Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.133 r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2/O
                         net (fo=2, routed)           1.429    10.562    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ramloop[0].ram.ram_ena
    RAMB36_X2Y7          RAMB36E1                                     r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.493    38.557    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.563    39.120    
                         clock uncertainty           -0.123    38.997    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.554    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 27.992    

Slack (MET) :             28.010ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 1.102ns (9.892%)  route 10.038ns (90.108%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 38.547 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 r  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.123     3.234    vera0/l0_renderer/bus_addr14_reg
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.358 r  vera0/l0_renderer/blk0_i_29/O
                         net (fo=1, routed)           0.871     4.229    vera0/addr_data/blk0_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.353 r  vera0/addr_data/blk0_i_4/O
                         net (fo=20, routed)          4.800     9.152    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[12]
    SLICE_X48Y42         LUT2 (Prop_lut2_I1_O)        0.150     9.302 r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           0.950    10.252    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ramloop[3].ram.ram_ena
    RAMB36_X1Y10         RAMB36E1                                     r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.483    38.547    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.483    39.030    
                         clock uncertainty           -0.123    38.907    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    38.262    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.262    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 28.010    

Slack (MET) :             28.108ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.334ns  (logic 1.076ns (9.494%)  route 10.258ns (90.506%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 38.557 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 f  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.016     3.127    vera0/l0_renderer/bus_addr14_reg
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.251 f  vera0/l0_renderer/blk0_i_28/O
                         net (fo=1, routed)           0.469     3.720    vera0/addr_data/blk0
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     3.844 f  vera0/addr_data/blk0_i_3/O
                         net (fo=20, routed)          4.869     8.713    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124     8.837 r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           1.608    10.445    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ramloop[1].ram.ram_ena
    RAMB36_X1Y1          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.493    38.557    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.563    39.120    
                         clock uncertainty           -0.123    38.997    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    38.554    vera0/vram_if/main_ram/blk3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                 28.108    

Slack (MET) :             28.116ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.898ns  (logic 0.982ns (9.011%)  route 9.916ns (90.989%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 f  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 r  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 r  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          0.445     2.556    vera0/l0_renderer/bus_addr14_reg
    SLICE_X44Y14         LUT6 (Prop_lut6_I0_O)        0.124     2.680 r  vera0/l0_renderer/blk0_i_40/O
                         net (fo=1, routed)           0.797     3.477    vera0/addr_data/blk0_11
    SLICE_X45Y13         LUT3 (Prop_lut3_I2_O)        0.154     3.631 r  vera0/addr_data/blk0_i_15/O
                         net (fo=32, routed)          6.378    10.009    vera0/vram_if/main_ram/blk2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y15         RAMB36E1                                     r  vera0/vram_if/main_ram/blk2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.470    38.534    vera0/vram_if/main_ram/blk2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  vera0/vram_if/main_ram/blk2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.483    39.017    
                         clock uncertainty           -0.123    38.894    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.769    38.125    vera0/vram_if/main_ram/blk2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.125    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 28.116    

Slack (MET) :             28.127ns  (required time - arrival time)
  Source:                 vera0/addr_data/ib_do_access_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.102ns (9.995%)  route 9.924ns (90.005%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 38.549 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.564    -0.888    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.432 r  vera0/addr_data/ib_do_access_r_reg/Q
                         net (fo=26, routed)          1.631     1.199    vera0/addr_data/ib_do_access
    SLICE_X45Y13         LUT4 (Prop_lut4_I0_O)        0.124     1.323 f  vera0/addr_data/if2_ack_i_2/O
                         net (fo=2, routed)           0.664     1.987    vera0/vram_if/main_ram/if3_ack_reg
    SLICE_X46Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.111 f  vera0/vram_if/main_ram/if3_ack_i_1/O
                         net (fo=16, routed)          1.123     3.234    vera0/l0_renderer/bus_addr14_reg
    SLICE_X42Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.358 f  vera0/l0_renderer/blk0_i_29/O
                         net (fo=1, routed)           0.871     4.229    vera0/addr_data/blk0_0
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124     4.353 f  vera0/addr_data/blk0_i_4/O
                         net (fo=20, routed)          4.656     9.009    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    SLICE_X48Y44         LUT2 (Prop_lut2_I1_O)        0.150     9.159 r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=2, routed)           0.978    10.137    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X2Y10         RAMB36E1                                     r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.485    38.549    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.483    39.032    
                         clock uncertainty           -0.123    38.909    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    38.264    vera0/vram_if/main_ram/blk0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.264    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                 28.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vera0/spictrl/rx_shift_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/rx_shift_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.901%)  route 0.227ns (58.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.560    -0.564    vera0/spictrl/clk25
    SLICE_X38Y12         FDCE                                         r  vera0/spictrl/rx_shift_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  vera0/spictrl/rx_shift_r_reg[0]/Q
                         net (fo=2, routed)           0.227    -0.172    vera0/spictrl/spi_rxdata[0]
    SLICE_X35Y10         FDCE                                         r  vera0/spictrl/rx_shift_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.829    -0.802    vera0/spictrl/clk25
    SLICE_X35Y10         FDCE                                         r  vera0/spictrl/rx_shift_r_reg[1]/C
                         clock pessimism              0.502    -0.300    
    SLICE_X35Y10         FDCE (Hold_fdce_C_D)         0.070    -0.230    vera0/spictrl/rx_shift_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vera0/spictrl/rx_shift_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/spictrl/rx_shift_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.829%)  route 0.220ns (63.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.560    -0.564    vera0/spictrl/clk25
    SLICE_X35Y11         FDCE                                         r  vera0/spictrl/rx_shift_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  vera0/spictrl/rx_shift_r_reg[6]/Q
                         net (fo=2, routed)           0.220    -0.216    vera0/spictrl/spi_rxdata[6]
    SLICE_X39Y11         FDCE                                         r  vera0/spictrl/rx_shift_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.830    -0.801    vera0/spictrl/clk25
    SLICE_X39Y11         FDCE                                         r  vera0/spictrl/rx_shift_r_reg[7]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X39Y11         FDCE (Hold_fdce_C_D)         0.016    -0.283    vera0/spictrl/rx_shift_r_reg[7]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vera0/l1_renderer/linebuf_wrdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_line_buffer/linebuf_b/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.117%)  route 0.118ns (41.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.558    -0.566    vera0/l1_renderer/clk25
    SLICE_X56Y22         FDCE                                         r  vera0/l1_renderer/linebuf_wrdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  vera0/l1_renderer/linebuf_wrdata_reg[2]/Q
                         net (fo=3, routed)           0.118    -0.284    vera0/l1_line_buffer/linebuf_b/mem_reg_0[2]
    RAMB18_X2Y9          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_b/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.864    -0.766    vera0/l1_line_buffer/linebuf_b/clk25
    RAMB18_X2Y9          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_b/mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.512    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155    -0.357    vera0/l1_line_buffer/linebuf_b/mem_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vera0/l1_renderer/linebuf_wridx_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_line_buffer/linebuf_a/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.822%)  route 0.159ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.559    -0.565    vera0/l1_renderer/clk25
    SLICE_X56Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vera0/l1_renderer/linebuf_wridx_reg[8]/Q
                         net (fo=2, routed)           0.159    -0.242    vera0/l1_line_buffer/linebuf_a/Q[8]
    RAMB18_X2Y8          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_a/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.864    -0.766    vera0/l1_line_buffer/linebuf_a/clk25
    RAMB18_X2Y8          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_a/mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.512    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.329    vera0/l1_line_buffer/linebuf_a/mem_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vera0/l1_renderer/linebuf_wridx_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_line_buffer/linebuf_b/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.822%)  route 0.159ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.559    -0.565    vera0/l1_renderer/clk25
    SLICE_X56Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y20         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  vera0/l1_renderer/linebuf_wridx_reg[8]/Q
                         net (fo=2, routed)           0.159    -0.242    vera0/l1_line_buffer/linebuf_b/Q[8]
    RAMB18_X2Y9          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_b/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.864    -0.766    vera0/l1_line_buffer/linebuf_b/clk25
    RAMB18_X2Y9          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_b/mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.512    
    RAMB18_X2Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.329    vera0/l1_line_buffer/linebuf_b/mem_reg
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vera0/addr_data/vram_addr_1_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_addr_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.964%)  route 0.257ns (58.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.562    -0.562    vera0/addr_data/clk25
    SLICE_X32Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  vera0/addr_data/vram_addr_1_r_reg[13]/Q
                         net (fo=6, routed)           0.257    -0.164    vera0/addr_data/vram_addr_1_r[13]
    SLICE_X39Y9          LUT5 (Prop_lut5_I2_O)        0.045    -0.119 r  vera0/addr_data/ib_addr_r[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    vera0/addr_data/ib_addr_next[13]
    SLICE_X39Y9          FDCE                                         r  vera0/addr_data/ib_addr_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.831    -0.800    vera0/addr_data/clk25
    SLICE_X39Y9          FDCE                                         r  vera0/addr_data/ib_addr_r_reg[13]/C
                         clock pessimism              0.502    -0.298    
    SLICE_X39Y9          FDCE (Hold_fdce_C_D)         0.091    -0.207    vera0/addr_data/ib_addr_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vera0/l0_renderer/linebuf_wridx_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_line_buffer/linebuf_b/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    vera0/l0_renderer/clk25
    SLICE_X51Y25         FDCE                                         r  vera0/l0_renderer/linebuf_wridx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vera0/l0_renderer/linebuf_wridx_reg[8]/Q
                         net (fo=2, routed)           0.227    -0.203    vera0/l0_line_buffer/linebuf_b/Q[8]
    RAMB18_X1Y10         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_b/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.866    -0.764    vera0/l0_line_buffer/linebuf_b/clk25
    RAMB18_X1Y10         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_b/mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.491    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.308    vera0/l0_line_buffer/linebuf_b/mem_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 vera0/l1_renderer/linebuf_wrdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_line_buffer/linebuf_a/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.874%)  route 0.152ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.558    -0.566    vera0/l1_renderer/clk25
    SLICE_X56Y22         FDCE                                         r  vera0/l1_renderer/linebuf_wrdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  vera0/l1_renderer/linebuf_wrdata_reg[0]/Q
                         net (fo=3, routed)           0.152    -0.250    vera0/l1_line_buffer/linebuf_a/mem_reg_1[0]
    RAMB18_X2Y8          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_a/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.864    -0.766    vera0/l1_line_buffer/linebuf_a/clk25
    RAMB18_X2Y8          RAMB18E1                                     r  vera0/l1_line_buffer/linebuf_a/mem_reg/CLKARDCLK
                         clock pessimism              0.254    -0.512    
    RAMB18_X2Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.357    vera0/l1_line_buffer/linebuf_a/mem_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vera0/l0_renderer/linebuf_wridx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_line_buffer/linebuf_b/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.593%)  route 0.234ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    vera0/l0_renderer/clk25
    SLICE_X51Y25         FDCE                                         r  vera0/l0_renderer/linebuf_wridx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vera0/l0_renderer/linebuf_wridx_reg[3]/Q
                         net (fo=3, routed)           0.234    -0.196    vera0/l0_line_buffer/linebuf_b/Q[3]
    RAMB18_X1Y10         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_b/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.866    -0.764    vera0/l0_line_buffer/linebuf_b/clk25
    RAMB18_X1Y10         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_b/mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.491    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.308    vera0/l0_line_buffer/linebuf_b/mem_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vera0/l0_renderer/linebuf_wridx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l0_line_buffer/linebuf_c/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.593%)  route 0.234ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    vera0/l0_renderer/clk25
    SLICE_X51Y25         FDCE                                         r  vera0/l0_renderer/linebuf_wridx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  vera0/l0_renderer/linebuf_wridx_reg[3]/Q
                         net (fo=3, routed)           0.234    -0.196    vera0/l0_line_buffer/linebuf_c/ADDRARDADDR[3]
    RAMB18_X1Y11         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_c/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.866    -0.764    vera0/l0_line_buffer/linebuf_c/clk25
    RAMB18_X1Y11         RAMB18E1                                     r  vera0/l0_line_buffer/linebuf_c/mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.491    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.308    vera0/l0_line_buffer/linebuf_c/mem_reg
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y11     vera0/l0_line_buffer/linebuf_a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y10     vera0/l0_line_buffer/linebuf_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y11     vera0/l0_line_buffer/linebuf_c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y8      vera0/l1_line_buffer/linebuf_a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y9      vera0/l1_line_buffer/linebuf_b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y10     vera0/l1_line_buffer/linebuf_c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y5      vera0/sprite_line_buffer/linebuf_1a/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y4      vera0/sprite_line_buffer/linebuf_1b/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y7      vera0/sprite_line_buffer/linebuf_1c/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X2Y6      vera0/sprite_line_buffer/linebuf_1d/mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[6]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y28     enc/_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y28     enc/_blue_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[6]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X46Y27     vera0/video_composite/modulator/lum_reg[6]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y28     enc/_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y28     enc/_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    mmcm0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmiClk_clk_wiz_0
  To Clock:  hdmiClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.760%)  route 1.437ns (71.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.844     0.401    enc/TMDS_mod10[2]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     0.525 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.592     1.117    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.434     2.498    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
                         clock pessimism              0.602     3.101    
                         clock uncertainty           -0.077     3.024    
    SLICE_X36Y30         FDRE (Setup_fdre_C_R)       -0.429     2.595    enc/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.760%)  route 1.437ns (71.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.844     0.401    enc/TMDS_mod10[2]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     0.525 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.592     1.117    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.434     2.498    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[1]/C
                         clock pessimism              0.602     3.101    
                         clock uncertainty           -0.077     3.024    
    SLICE_X36Y30         FDRE (Setup_fdre_C_R)       -0.429     2.595    enc/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.760%)  route 1.437ns (71.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.844     0.401    enc/TMDS_mod10[2]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     0.525 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.592     1.117    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.434     2.498    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
                         clock pessimism              0.602     3.101    
                         clock uncertainty           -0.077     3.024    
    SLICE_X36Y30         FDRE (Setup_fdre_C_R)       -0.429     2.595    enc/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.580ns (28.760%)  route 1.437ns (71.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.844     0.401    enc/TMDS_mod10[2]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     0.525 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.592     1.117    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.434     2.498    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[3]/C
                         clock pessimism              0.602     3.101    
                         clock uncertainty           -0.077     3.024    
    SLICE_X36Y30         FDRE (Setup_fdre_C_R)       -0.429     2.595    enc/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.595    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 enc/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.580ns (31.958%)  route 1.235ns (68.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  enc/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.844     0.401    enc/TMDS_mod10[2]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.124     0.525 r  enc/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.391     0.915    enc/TMDS_mod10[3]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.434     2.498    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
                         clock pessimism              0.580     3.079    
                         clock uncertainty           -0.077     3.002    
    SLICE_X37Y30         FDRE (Setup_fdre_C_D)       -0.067     2.935    enc/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          2.935    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.580ns (32.999%)  route 1.178ns (67.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 2.499 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.178     0.734    enc/TMDS_shift_load
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.858 r  enc/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     0.858    enc/TMDS_shift_blue[6]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.435     2.499    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.563     3.063    
                         clock uncertainty           -0.077     2.986    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.081     3.067    enc/TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          3.067    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.608ns (34.050%)  route 1.178ns (65.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 2.499 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.178     0.734    enc/TMDS_shift_load
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.152     0.886 r  enc/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.886    enc/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.435     2.499    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.563     3.063    
                         clock uncertainty           -0.077     2.986    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.118     3.104    enc/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.580ns (33.450%)  route 1.154ns (66.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 2.499 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.154     0.711    enc/TMDS_shift_load
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.124     0.835 r  enc/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.835    enc/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.435     2.499    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.563     3.063    
                         clock uncertainty           -0.077     2.986    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.077     3.063    enc/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.063    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.743ns (42.578%)  route 1.002ns (57.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 2.495 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.548    -0.904    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  enc/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           1.002     0.517    enc/TMDS_shift_red_reg_n_0_[9]
    SLICE_X39Y27         LUT3 (Prop_lut3_I2_O)        0.324     0.841 r  enc/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.841    enc/TMDS_shift_red[8]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  enc/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.431     2.495    enc/hdmiClk
    SLICE_X39Y27         FDRE                                         r  enc/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.578     3.074    
                         clock uncertainty           -0.077     2.997    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.075     3.072    enc/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          3.072    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.606ns (34.433%)  route 1.154ns (65.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 2.499 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.154     0.711    enc/TMDS_shift_load
    SLICE_X42Y28         LUT3 (Prop_lut3_I1_O)        0.150     0.861 r  enc/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     0.861    enc/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.435     2.499    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.563     3.063    
                         clock uncertainty           -0.077     2.986    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.118     3.104    enc/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.104    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  2.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.868%)  route 0.138ns (42.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X39Y27         FDRE                                         r  enc/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  enc/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.138    -0.291    enc/TMDS_shift_red_reg_n_0_[7]
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.049    -0.242 r  enc/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    enc/TMDS_shift_red[6]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107    -0.451    enc/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (58.991%)  route 0.147ns (41.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  enc/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.147    -0.257    enc/TMDS_shift_green_reg_n_0_[2]
    SLICE_X38Y30         LUT3 (Prop_lut3_I2_O)        0.048    -0.209 r  enc/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    enc/TMDS_shift_green[1]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.131    -0.438    enc/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.841%)  route 0.191ns (50.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.191    -0.237    enc/TMDS_shift_load
    SLICE_X38Y30         LUT3 (Prop_lut3_I1_O)        0.049    -0.188 r  enc/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    enc/TMDS_shift_green[4]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.131    -0.424    enc/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.309%)  route 0.191ns (50.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X37Y30         FDRE                                         r  enc/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.191    -0.237    enc/TMDS_shift_load
    SLICE_X38Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.192 r  enc/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    enc/TMDS_shift_green[3]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.254    -0.555    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121    -0.434    enc/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 enc/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.602%)  route 0.173ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.173    -0.255    enc/TMDS_mod10[0]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.043    -0.212 r  enc/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.212    enc/TMDS_mod10[3]_i_2_n_0
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[3]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.107    -0.462    enc/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 enc/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.872%)  route 0.173ns (48.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  enc/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.173    -0.255    enc/TMDS_mod10[0]
    SLICE_X36Y30         LUT3 (Prop_lut3_I0_O)        0.045    -0.210 r  enc/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    enc/TMDS_mod10[2]_i_1_n_0
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X36Y30         FDRE                                         r  enc/TMDS_mod10_reg[2]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.092    -0.477    enc/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  enc/TMDS_shift_blue_reg[1]/Q
                         net (fo=1, routed)           0.148    -0.275    enc/TMDS_shift_blue_reg_n_0_[1]
    SLICE_X42Y27         LUT3 (Prop_lut3_I2_O)        0.098    -0.177 r  enc/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    enc/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.811    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.240    -0.571    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.120    -0.451    enc/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.148    -0.423 r  enc/TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.148    -0.275    enc/TMDS_shift_blue_reg_n_0_[5]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.098    -0.177 r  enc/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    enc/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.810    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.239    -0.571    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.120    -0.451    enc/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.259%)  route 0.143ns (38.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.570    enc/hdmiClk
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  enc/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.143    -0.299    enc/TMDS_shift_green_reg_n_0_[8]
    SLICE_X41Y29         LUT3 (Prop_lut3_I2_O)        0.098    -0.201 r  enc/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    enc/TMDS_shift_green[7]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.239    -0.570    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.092    -0.478    enc/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 enc/TMDS_shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            enc/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - hdmiClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.207ns (48.801%)  route 0.217ns (51.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  enc/TMDS_shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.217    -0.190    enc/TMDS_shift_blue_reg_n_0_[8]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.043    -0.147 r  enc/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    enc/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.810    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.253    -0.557    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.131    -0.426    enc/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmiClk_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { mmcm0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    mmcm0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y30     enc/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y30     enc/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y30     enc/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y30     enc/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y27     enc/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y27     enc/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y27     enc/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X42Y27     enc/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  mmcm0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y27     enc/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y27     enc/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y30     enc/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y27     enc/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X42Y27     enc/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rdclk
  To Clock:  rdclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rdclk
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { vera0/rdaddr_r_reg[0]/C vera0/rdaddr_r_reg[1]/C vera0/rdaddr_r_reg[2]/C vera0/rdaddr_r_reg[3]/C vera0/rdaddr_r_reg[4]/C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X47Y4  vera0/rdaddr_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X47Y4  vera0/rdaddr_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X47Y5  vera0/rdaddr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X47Y5  vera0/rdaddr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X47Y5  vera0/rdaddr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y4  vera0/rdaddr_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X47Y5  vera0/rdaddr_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  wrclk
  To Clock:  wrclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrclk
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { vera0/wraddr_r_reg[0]/C vera0/wraddr_r_reg[1]/C vera0/wraddr_r_reg[2]/C vera0/wraddr_r_reg[3]/C vera0/wraddr_r_reg[4]/C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X46Y4  vera0/wraddr_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X46Y4  vera0/wraddr_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X46Y5  vera0/wraddr_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X46Y5  vera0/wraddr_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         125.000     124.000    SLICE_X46Y5  vera0/wraddr_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y4  vera0/wraddr_r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         62.500      62.000     SLICE_X46Y5  vera0/wraddr_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  hdmiClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.744ns (29.606%)  route 1.769ns (70.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 2.500 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.552    -0.900    enc/encode_G/clk25
    SLICE_X39Y29         FDSE                                         r  enc/encode_G/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.419    -0.481 r  enc/encode_G/TMDS_reg[6]/Q
                         net (fo=1, routed)           1.769     1.288    enc/encode_G_n_5
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.325     1.613 r  enc/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.613    enc/TMDS_shift_green[6]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.436     2.500    enc/hdmiClk
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.399     2.899    
                         clock uncertainty           -0.243     2.656    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.075     2.731    enc/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.731    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 enc/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.711ns (28.212%)  route 1.809ns (71.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 2.499 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.552    -0.900    enc/encode_B/clk25
    SLICE_X43Y28         FDRE                                         r  enc/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.419    -0.481 r  enc/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.809     1.328    enc/encode_B_n_2
    SLICE_X42Y28         LUT3 (Prop_lut3_I0_O)        0.292     1.620 r  enc/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.620    enc/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.435     2.499    enc/hdmiClk
    SLICE_X42Y28         FDRE                                         r  enc/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.399     2.898    
                         clock uncertainty           -0.243     2.655    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.118     2.773    enc/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.773    
                         arrival time                          -1.620    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.642ns (26.589%)  route 1.773ns (73.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 2.498 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.552    -0.900    enc/encode_G/clk25
    SLICE_X38Y29         FDRE                                         r  enc/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  enc/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.773     1.390    enc/encode_G_n_3
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.124     1.514 r  enc/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.514    enc/TMDS_shift_green[0]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.434     2.498    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.399     2.897    
                         clock uncertainty           -0.243     2.654    
    SLICE_X38Y30         FDRE (Setup_fdre_C_D)        0.077     2.731    enc/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          2.731    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.718ns (30.393%)  route 1.644ns (69.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 2.495 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.548    -0.904    enc/encode_R/clk25
    SLICE_X37Y27         FDSE                                         r  enc/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.419    -0.485 r  enc/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           1.644     1.159    enc/TMDS[2]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.299     1.458 r  enc/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.458    enc/TMDS_shift_red[2]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.431     2.495    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.399     2.894    
                         clock uncertainty           -0.243     2.651    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.031     2.682    enc/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.682    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.610ns (25.356%)  route 1.796ns (74.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 2.495 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.548    -0.904    enc/encode_R/clk25
    SLICE_X37Y27         FDSE                                         r  enc/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.456    -0.448 r  enc/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.796     1.347    enc/TMDS[4]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.154     1.501 r  enc/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.501    enc/TMDS_shift_red[4]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.431     2.495    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.399     2.894    
                         clock uncertainty           -0.243     2.651    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.075     2.726    enc/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -1.501    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 enc/encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.580ns (24.190%)  route 1.818ns (75.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 2.497 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.549    -0.903    enc/encode_B/clk25
    SLICE_X43Y27         FDRE                                         r  enc/encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  enc/encode_B/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.818     1.370    enc/encode_B_n_8
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.124     1.494 r  enc/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.494    enc/TMDS_shift_blue[0]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.433     2.497    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.399     2.896    
                         clock uncertainty           -0.243     2.653    
    SLICE_X42Y27         FDRE (Setup_fdre_C_D)        0.077     2.730    enc/TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.746ns (31.208%)  route 1.644ns (68.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 2.495 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.548    -0.904    enc/encode_R/clk25
    SLICE_X37Y27         FDSE                                         r  enc/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.419    -0.485 r  enc/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           1.644     1.159    enc/TMDS[2]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.327     1.486 r  enc/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.486    enc/TMDS_shift_red[9]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.431     2.495    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.399     2.894    
                         clock uncertainty           -0.243     2.651    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.075     2.726    enc/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.726    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.716ns (30.610%)  route 1.623ns (69.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 2.495 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.548    -0.904    enc/encode_R/clk25
    SLICE_X37Y27         FDRE                                         r  enc/encode_R/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  enc/encode_R/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.623     1.138    enc/TMDS[7]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.297     1.435 r  enc/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.435    enc/TMDS_shift_red[7]_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  enc/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.431     2.495    enc/hdmiClk
    SLICE_X39Y27         FDRE                                         r  enc/TMDS_shift_red_reg[7]/C
                         clock pessimism              0.399     2.894    
                         clock uncertainty           -0.243     2.651    
    SLICE_X39Y27         FDRE (Setup_fdre_C_D)        0.029     2.680    enc/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.680    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 enc/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.900%)  route 1.749ns (75.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 2.500 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.553    -0.899    enc/encode_G/clk25
    SLICE_X40Y29         FDRE                                         r  enc/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.443 r  enc/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.749     1.306    enc/encode_G_n_1
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.124     1.430 r  enc/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.430    enc/TMDS_shift_green[5]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.436     2.500    enc/hdmiClk
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.399     2.899    
                         clock uncertainty           -0.243     2.656    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.029     2.685    enc/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.685    
                         arrival time                          -1.430    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 enc/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (hdmiClk_clk_wiz_0 rise@4.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.897%)  route 1.750ns (75.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 2.495 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.548    -0.904    enc/encode_R/clk25
    SLICE_X37Y27         FDRE                                         r  enc/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  enc/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.750     1.301    enc/TMDS[5]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.124     1.425 r  enc/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.425    enc/TMDS_shift_red[5]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    N14                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     5.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -0.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     0.973    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.064 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.431     2.495    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.399     2.894    
                         clock uncertainty           -0.243     2.651    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)        0.032     2.683    enc/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.683    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  1.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.184ns (22.483%)  route 0.634ns (77.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.554    -0.570    enc/encode_G/clk25
    SLICE_X39Y29         FDSE                                         r  enc/encode_G/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.141    -0.429 r  enc/encode_G/TMDS_reg[4]/Q
                         net (fo=1, routed)           0.634     0.206    enc/encode_G_n_6
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.043     0.249 r  enc/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.249    enc/TMDS_shift_green[4]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.243    -0.011    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.131     0.120    enc/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.231ns (27.673%)  route 0.604ns (72.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    enc/encode_B/clk25
    SLICE_X43Y27         FDRE                                         r  enc/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.443 r  enc/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.604     0.161    enc/encode_B_n_0
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.103     0.264 r  enc/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.264    enc/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.811    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.243    -0.013    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.131     0.118    enc/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.208ns (24.612%)  route 0.637ns (75.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.554    -0.570    enc/encode_G/clk25
    SLICE_X38Y29         FDSE                                         r  enc/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.406 r  enc/encode_G/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.637     0.231    enc/encode_G_n_7
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.044     0.275 r  enc/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.275    enc/TMDS_shift_green[9]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.243    -0.011    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.131     0.120    enc/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.209ns (24.702%)  route 0.637ns (75.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.554    -0.570    enc/encode_G/clk25
    SLICE_X38Y29         FDSE                                         r  enc/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.406 r  enc/encode_G/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.637     0.231    enc/encode_G_n_7
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.045     0.276 r  enc/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.276    enc/TMDS_shift_green[2]_i_1_n_0
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.243    -0.011    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.121     0.110    enc/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.185ns (21.577%)  route 0.672ns (78.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.554    -0.570    enc/encode_B/clk25
    SLICE_X44Y27         FDRE                                         r  enc/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  enc/encode_B/TMDS_reg[1]/Q
                         net (fo=2, routed)           0.672     0.244    enc/encode_B_n_7
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.044     0.288 r  enc/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.288    enc/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.811    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.243    -0.013    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.131     0.118    enc/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.224ns (26.816%)  route 0.611ns (73.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    enc/encode_R/clk25
    SLICE_X37Y27         FDSE                                         r  enc/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  enc/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.611     0.169    enc/TMDS[6]
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.096     0.265 r  enc/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.265    enc/TMDS_shift_red[6]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107     0.093    enc/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.185ns (21.527%)  route 0.674ns (78.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.554    -0.570    enc/encode_B/clk25
    SLICE_X44Y27         FDRE                                         r  enc/encode_B/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  enc/encode_B/TMDS_reg[1]/Q
                         net (fo=2, routed)           0.674     0.246    enc/encode_B_n_7
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.044     0.290 r  enc/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    enc/TMDS_shift_blue[1]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.811    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.243    -0.013    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.131     0.118    enc/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 enc/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.186ns (21.648%)  route 0.673ns (78.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    enc/encode_B/clk25
    SLICE_X43Y27         FDRE                                         r  enc/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  enc/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.673     0.243    enc/encode_B_n_1
    SLICE_X42Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.288 r  enc/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.288    enc/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.820    -0.811    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.555    -0.256    
                         clock uncertainty            0.243    -0.013    
    SLICE_X42Y27         FDRE (Hold_fdre_C_D)         0.121     0.108    enc/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 enc/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.226ns (26.764%)  route 0.618ns (73.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.553    -0.571    enc/encode_R/clk25
    SLICE_X37Y27         FDSE                                         r  enc/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.128    -0.443 r  enc/encode_R/TMDS_reg[2]/Q
                         net (fo=2, routed)           0.618     0.176    enc/TMDS[2]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.098     0.274 r  enc/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.274    enc/TMDS_shift_red[9]_i_1_n_0
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.819    -0.812    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.243    -0.014    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.107     0.093    enc/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 enc/encode_G/TMDS_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             hdmiClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmiClk_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.207ns (24.451%)  route 0.640ns (75.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.554    -0.570    enc/encode_G/clk25
    SLICE_X42Y29         FDSE                                         r  enc/encode_G/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.406 r  enc/encode_G/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.640     0.234    enc/encode_G_n_4
    SLICE_X41Y29         LUT3 (Prop_lut3_I0_O)        0.043     0.277 r  enc/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.277    enc/TMDS_shift_green[8]_i_1_n_0
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.809    enc/hdmiClk
    SLICE_X41Y29         FDRE                                         r  enc/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.243    -0.011    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.107     0.096    enc/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.277    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.991ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_do_access_r_reg/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 0.456ns (5.441%)  route 7.924ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.924     7.552    vera0/addr_data/AR[0]
    SLICE_X39Y7          FDCE                                         f  vera0/addr_data/ib_do_access_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    38.508    vera0/addr_data/clk25
    SLICE_X39Y7          FDCE                                         r  vera0/addr_data/ib_do_access_r_reg/C
                         clock pessimism              0.563    39.072    
                         clock uncertainty           -0.123    38.948    
    SLICE_X39Y7          FDCE (Recov_fdce_C_CLR)     -0.405    38.543    vera0/addr_data/ib_do_access_r_reg
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 30.991    

Slack (MET) :             31.039ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_wrdata_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 0.456ns (5.471%)  route 7.880ns (94.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.880     7.507    vera0/addr_data/AR[0]
    SLICE_X43Y6          FDCE                                         f  vera0/addr_data/ib_wrdata_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.447    38.511    vera0/addr_data/clk25
    SLICE_X43Y6          FDCE                                         r  vera0/addr_data/ib_wrdata_r_reg[5]/C
                         clock pessimism              0.563    39.075    
                         clock uncertainty           -0.123    38.951    
    SLICE_X43Y6          FDCE (Recov_fdce_C_CLR)     -0.405    38.546    vera0/addr_data/ib_wrdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                 31.039    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_addr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 0.456ns (5.441%)  route 7.924ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.924     7.552    vera0/addr_data/AR[0]
    SLICE_X38Y7          FDCE                                         f  vera0/addr_data/ib_addr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    38.508    vera0/addr_data/clk25
    SLICE_X38Y7          FDCE                                         r  vera0/addr_data/ib_addr_r_reg[0]/C
                         clock pessimism              0.563    39.072    
                         clock uncertainty           -0.123    38.948    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    38.629    vera0/addr_data/ib_addr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.077ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/ib_addr_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 0.456ns (5.441%)  route 7.924ns (94.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.924     7.552    vera0/addr_data/AR[0]
    SLICE_X38Y7          FDCE                                         f  vera0/addr_data/ib_addr_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    38.508    vera0/addr_data/clk25
    SLICE_X38Y7          FDCE                                         r  vera0/addr_data/ib_addr_r_reg[3]/C
                         clock pessimism              0.563    39.072    
                         clock uncertainty           -0.123    38.948    
    SLICE_X38Y7          FDCE (Recov_fdce_C_CLR)     -0.319    38.629    vera0/addr_data/ib_addr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.629    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 31.077    

Slack (MET) :             31.085ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/fx_pixel_incr_y_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.762     7.390    vera0/addr_data/AR[0]
    SLICE_X28Y0          FDCE                                         f  vera0/addr_data/fx_pixel_incr_y_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    38.512    vera0/addr_data/clk25
    SLICE_X28Y0          FDCE                                         r  vera0/addr_data/fx_pixel_incr_y_r_reg[0]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.123    38.880    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    38.475    vera0/addr_data/fx_pixel_incr_y_r_reg[0]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 31.085    

Slack (MET) :             31.085ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/fx_pixel_incr_y_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.762     7.390    vera0/addr_data/AR[0]
    SLICE_X28Y0          FDCE                                         f  vera0/addr_data/fx_pixel_incr_y_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    38.512    vera0/addr_data/clk25
    SLICE_X28Y0          FDCE                                         r  vera0/addr_data/fx_pixel_incr_y_r_reg[1]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.123    38.880    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    38.475    vera0/addr_data/fx_pixel_incr_y_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 31.085    

Slack (MET) :             31.085ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/fx_pixel_incr_y_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 0.456ns (5.549%)  route 7.762ns (94.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.762     7.390    vera0/addr_data/AR[0]
    SLICE_X28Y0          FDCE                                         f  vera0/addr_data/fx_pixel_incr_y_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    38.512    vera0/addr_data/clk25
    SLICE_X28Y0          FDCE                                         r  vera0/addr_data/fx_pixel_incr_y_r_reg[2]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.123    38.880    
    SLICE_X28Y0          FDCE (Recov_fdce_C_CLR)     -0.405    38.475    vera0/addr_data/fx_pixel_incr_y_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 31.085    

Slack (MET) :             31.090ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/fx_pixel_pos_y_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 0.456ns (5.552%)  route 7.758ns (94.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.758     7.385    vera0/addr_data/AR[0]
    SLICE_X29Y0          FDCE                                         f  vera0/addr_data/fx_pixel_pos_y_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    38.512    vera0/addr_data/clk25
    SLICE_X29Y0          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[1]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.123    38.880    
    SLICE_X29Y0          FDCE (Recov_fdce_C_CLR)     -0.405    38.475    vera0/addr_data/fx_pixel_pos_y_r_reg[1]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 31.090    

Slack (MET) :             31.090ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/fx_pixel_pos_y_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 0.456ns (5.552%)  route 7.758ns (94.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.758     7.385    vera0/addr_data/AR[0]
    SLICE_X29Y0          FDCE                                         f  vera0/addr_data/fx_pixel_pos_y_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    38.512    vera0/addr_data/clk25
    SLICE_X29Y0          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[2]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.123    38.880    
    SLICE_X29Y0          FDCE (Recov_fdce_C_CLR)     -0.405    38.475    vera0/addr_data/fx_pixel_pos_y_r_reg[2]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 31.090    

Slack (MET) :             31.090ns  (required time - arrival time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/addr_data/fx_pixel_pos_y_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 0.456ns (5.552%)  route 7.758ns (94.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.624    -0.828    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        7.758     7.385    vera0/addr_data/AR[0]
    SLICE_X29Y0          FDCE                                         f  vera0/addr_data/fx_pixel_pos_y_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    N14                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446    41.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.386 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.973    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.064 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    38.512    vera0/addr_data/clk25
    SLICE_X29Y0          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[3]/C
                         clock pessimism              0.491    39.004    
                         clock uncertainty           -0.123    38.880    
    SLICE_X29Y0          FDCE (Recov_fdce_C_CLR)     -0.405    38.475    vera0/addr_data/fx_pixel_pos_y_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 31.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wren_reg/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.266    -0.132    vera0/l1_renderer/AR[0]
    SLICE_X56Y21         FDCE                                         f  vera0/l1_renderer/linebuf_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.825    -0.806    vera0/l1_renderer/clk25
    SLICE_X56Y21         FDCE                                         r  vera0/l1_renderer/linebuf_wren_reg/C
                         clock pessimism              0.273    -0.533    
    SLICE_X56Y21         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    vera0/l1_renderer/linebuf_wren_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[4]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X56Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X56Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[4]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X56Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    vera0/l1_renderer/linebuf_wridx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[5]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X56Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X56Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[5]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X56Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    vera0/l1_renderer/linebuf_wridx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[7]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X56Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X56Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[7]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X56Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    vera0/l1_renderer/linebuf_wridx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[8]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X56Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X56Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[8]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X56Y20         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    vera0/l1_renderer/linebuf_wridx_reg[8]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[0]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X57Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X57Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[0]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X57Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    vera0/l1_renderer/linebuf_wridx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[1]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X57Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X57Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[1]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X57Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    vera0/l1_renderer/linebuf_wridx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[2]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X57Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X57Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[2]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X57Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    vera0/l1_renderer/linebuf_wridx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wridx_reg[3]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.761%)  route 0.277ns (66.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.277    -0.121    vera0/l1_renderer/AR[0]
    SLICE_X57Y20         FDCE                                         f  vera0/l1_renderer/linebuf_wridx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.826    -0.805    vera0/l1_renderer/clk25
    SLICE_X57Y20         FDCE                                         r  vera0/l1_renderer/linebuf_wridx_reg[3]/C
                         clock pessimism              0.273    -0.532    
    SLICE_X57Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    vera0/l1_renderer/linebuf_wridx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 vera0/reset_sync_clk25/dff_rr_reg/C
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vera0/l1_renderer/linebuf_wrdata_reg[0]/CLR
                            (removal check against rising-edge clock clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.035%)  route 0.381ns (72.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.585    -0.539    vera0/reset_sync_clk25/clk25
    SLICE_X58Y20         FDPE                                         r  vera0/reset_sync_clk25/dff_rr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDPE (Prop_fdpe_C_Q)         0.141    -0.398 f  vera0/reset_sync_clk25/dff_rr_reg/Q
                         net (fo=1149, routed)        0.381    -0.017    vera0/l1_renderer/AR[0]
    SLICE_X56Y22         FDCE                                         f  vera0/l1_renderer/linebuf_wrdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.824    -0.807    vera0/l1_renderer/clk25
    SLICE_X56Y22         FDCE                                         r  vera0/l1_renderer/linebuf_wrdata_reg[0]/C
                         clock pessimism              0.273    -0.534    
    SLICE_X56Y22         FDCE (Remov_fdce_C_CLR)     -0.067    -0.601    vera0/l1_renderer/linebuf_wrdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.584    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rdclk
  To Clock:  clk25_clk_wiz_0

Max Delay           560 Endpoints
Min Delay           560 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.980ns  (logic 2.759ns (27.645%)  route 7.221ns (72.355%))
  Logic Levels:           10  (CARRY4=2 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.521    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     4.847 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.162    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.868     7.155    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  vera0/addr_data/vram_addr_1_r[11]_i_15/O
                         net (fo=1, routed)           0.000     7.279    vera0/addr_data/vram_addr_1_r[11]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.659 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.659    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.982 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.573     8.554    vera0/addr_data/data1[13]
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.306     8.860 r  vera0/addr_data/vram_addr_1_r[13]_i_2/O
                         net (fo=1, routed)           0.417     9.278    vera0/addr_data/vram_addr_1_r[13]_i_2_n_0
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.402 r  vera0/addr_data/vram_addr_1_r[13]_i_1/O
                         net (fo=1, routed)           0.579     9.980    vera0/addr_data/vram_addr_1_next[13]
    SLICE_X32Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X32Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.937ns  (logic 2.890ns (29.084%)  route 7.047ns (70.916%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.521    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     4.847 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.162    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.846     7.132    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.284 r  vera0/addr_data/vram_addr_1_r[15]_i_17/O
                         net (fo=2, routed)           0.382     7.667    vera0/addr_data/vram_addr_1_r[15]_i_17_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.265 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.265    vera0/addr_data/vram_addr_1_r_reg[15]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.484 r  vera0/addr_data/vram_addr_1_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.578     9.062    vera0/addr_data/data1[16]
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.295     9.357 r  vera0/addr_data/vram_addr_1_r[16]_i_4/O
                         net (fo=1, routed)           0.456     9.813    vera0/addr_data/vram_addr_1_r[16]_i_4_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.937 r  vera0/addr_data/vram_addr_1_r[16]_i_1/O
                         net (fo=1, routed)           0.000     9.937    vera0/addr_data/vram_addr_1_r[16]_i_1_n_0
    SLICE_X30Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X30Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.083ns  (logic 2.859ns (31.475%)  route 6.224ns (68.525%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.521    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     4.847 f  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.162    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT2 (Prop_lut2_I0_O)        0.152     6.314 r  vera0/addr_data/vram_addr_1_r[15]_i_25/O
                         net (fo=1, routed)           0.734     7.048    vera0/addr_data/vram_addr_1_r[15]_i_25_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.326     7.374 r  vera0/addr_data/vram_addr_1_r[15]_i_22/O
                         net (fo=1, routed)           0.000     7.374    vera0/addr_data/vram_addr_1_r[15]_i_22_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.952 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[2]
                         net (fo=1, routed)           0.311     8.263    vera0/addr_data/data1[14]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301     8.564 r  vera0/addr_data/vram_addr_1_r[14]_i_2/O
                         net (fo=1, routed)           0.395     8.959    vera0/addr_data/vram_addr_1_r[14]_i_2_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.083 r  vera0/addr_data/vram_addr_1_r[14]_i_1/O
                         net (fo=1, routed)           0.000     9.083    vera0/addr_data/vram_addr_1_next[14]
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.889ns  (logic 1.809ns (20.351%)  route 7.080ns (79.649%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[4]/Q
                         net (fo=6, routed)           0.654     1.110    vera0/addr_data/Q[4]
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     1.234 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=21, routed)          1.165     2.399    vera0/addr_data/access_addr[4]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     2.523 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=9, routed)           1.016     3.539    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.663 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=3, routed)           0.884     4.547    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.152     4.699 f  vera0/addr_data/vram_addr_1_r[15]_i_9/O
                         net (fo=1, routed)           0.429     5.128    vera0/addr_data/vram_addr_1_r[15]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.348     5.476 f  vera0/addr_data/vram_addr_1_r[15]_i_3/O
                         net (fo=20, routed)          2.127     7.604    vera0/addr_data/vram_addr_1_r[15]_i_3_n_0
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.154     7.758 r  vera0/addr_data/vram_addr_1_r[7]_i_6/O
                         net (fo=1, routed)           0.805     8.562    vera0/addr_data/vram_addr_1_r[7]_i_6_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.889 r  vera0/addr_data/vram_addr_1_r[7]_i_2/O
                         net (fo=1, routed)           0.000     8.889    vera0/addr_data/vram_addr_1_next[7]
    SLICE_X35Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X35Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.878ns  (logic 1.806ns (20.342%)  route 7.072ns (79.658%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[4]/Q
                         net (fo=6, routed)           0.654     1.110    vera0/addr_data/Q[4]
    SLICE_X47Y5          LUT4 (Prop_lut4_I3_O)        0.124     1.234 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=21, routed)          1.165     2.399    vera0/addr_data/access_addr[4]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     2.523 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=9, routed)           1.016     3.539    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.663 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=3, routed)           0.884     4.547    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.152     4.699 f  vera0/addr_data/vram_addr_1_r[15]_i_9/O
                         net (fo=1, routed)           0.429     5.128    vera0/addr_data/vram_addr_1_r[15]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.348     5.476 f  vera0/addr_data/vram_addr_1_r[15]_i_3/O
                         net (fo=20, routed)          1.967     7.444    vera0/addr_data/vram_addr_1_r[15]_i_3_n_0
    SLICE_X29Y7          LUT2 (Prop_lut2_I1_O)        0.152     7.596 r  vera0/addr_data/vram_addr_1_r[4]_i_3/O
                         net (fo=1, routed)           0.956     8.552    vera0/addr_data/vram_addr_1_r[4]_i_3_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.326     8.878 r  vera0/addr_data/vram_addr_1_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.878    vera0/addr_data/vram_addr_1_next[4]
    SLICE_X31Y6          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.445    -1.491    vera0/addr_data/clk25
    SLICE_X31Y6          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.866ns  (logic 2.610ns (29.440%)  route 6.256ns (70.560%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.521    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     4.847 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.162    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.846     7.132    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.284 r  vera0/addr_data/vram_addr_1_r[15]_i_17/O
                         net (fo=2, routed)           0.193     7.478    vera0/addr_data/vram_addr_1_r[15]_i_17_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649     8.127 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[3]
                         net (fo=1, routed)           0.432     8.559    vera0/addr_data/data1[15]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.307     8.866 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000     8.866    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.799ns  (logic 2.562ns (29.118%)  route 6.237ns (70.882%))
  Logic Levels:           9  (CARRY4=2 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.642     4.693    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.326     5.019 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=47, routed)          1.090     6.110    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.234 r  vera0/addr_data/vram_addr_1_r[7]_i_7/O
                         net (fo=1, routed)           0.661     6.894    vera0/addr_data/vram_addr_1_r[7]_i_7_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.290 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.290    vera0/addr_data/vram_addr_1_r_reg[7]_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.529 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.449     7.978    vera0/addr_data/data1[10]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301     8.279 r  vera0/addr_data/vram_addr_1_r[10]_i_2/O
                         net (fo=1, routed)           0.395     8.675    vera0/addr_data/vram_addr_1_r[10]_i_2_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.799 r  vera0/addr_data/vram_addr_1_r[10]_i_1/O
                         net (fo=1, routed)           0.000     8.799    vera0/addr_data/vram_addr_1_next[10]
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.756ns  (logic 2.520ns (28.781%)  route 6.236ns (71.219%))
  Logic Levels:           9  (CARRY4=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.521    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     4.847 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.162    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.868     7.155    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  vera0/addr_data/vram_addr_1_r[11]_i_15/O
                         net (fo=1, routed)           0.000     7.279    vera0/addr_data/vram_addr_1_r[11]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.659 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.659    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.878 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.583     8.461    vera0/addr_data/data1[12]
    SLICE_X33Y8          LUT5 (Prop_lut5_I3_O)        0.295     8.756 r  vera0/addr_data/vram_addr_1_r[12]_i_1/O
                         net (fo=1, routed)           0.000     8.756    vera0/addr_data/vram_addr_1_next[12]
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.408ns  (logic 2.527ns (30.054%)  route 5.881ns (69.946%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.642     4.693    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.326     5.019 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=47, routed)          0.974     5.993    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.117 r  vera0/addr_data/vram_addr_1_r[3]_i_10/O
                         net (fo=1, routed)           0.612     6.729    vera0/addr_data/vram_addr_1_r[3]_i_10_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.125 r  vera0/addr_data/vram_addr_1_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.125    vera0/addr_data/vram_addr_1_r_reg[3]_i_3_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.448 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.654     8.102    vera0/addr_data/data1[5]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.306     8.408 r  vera0/addr_data/vram_addr_1_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.408    vera0/addr_data/vram_addr_1_next[5]
    SLICE_X31Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X31Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 2.527ns (30.189%)  route 5.843ns (69.811%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.700     1.156    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I3_O)        0.124     1.280 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     2.944    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.096 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.731    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.051 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.642     4.693    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.326     5.019 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=47, routed)          1.090     6.110    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.234 r  vera0/addr_data/vram_addr_1_r[7]_i_7/O
                         net (fo=1, routed)           0.661     6.894    vera0/addr_data/vram_addr_1_r[7]_i_7_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.290 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.290    vera0/addr_data/vram_addr_1_r_reg[7]_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.613 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.451     8.064    vera0/addr_data/data1[9]
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.306     8.370 r  vera0/addr_data/vram_addr_1_r[9]_i_1/O
                         net (fo=1, routed)           0.000     8.370    vera0/addr_data/vram_addr_1_next[9]
    SLICE_X31Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X31Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/vram_addr_select_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.231ns (34.676%)  route 0.435ns (65.324%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.186     0.507    vera0/access_addr[3]
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  vera0/vram_addr_select_r_i_1/O
                         net (fo=7, routed)           0.114     0.666    vera0/vram_addr_select_r0
    SLICE_X44Y4          FDCE                                         r  vera0/vram_addr_select_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.834    -0.797    vera0/clk25
    SLICE_X44Y4          FDCE                                         r  vera0/vram_addr_select_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/ib_addr_nibble_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.668ns  (logic 0.231ns (34.593%)  route 0.437ns (65.407%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.098     0.239    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  vera0/addr_data/ib_addr_r[16]_i_2/O
                         net (fo=43, routed)          0.339     0.623    vera0/addr_data/ib_addr_r[16]_i_2_n_0
    SLICE_X42Y4          LUT4 (Prop_lut4_I1_O)        0.045     0.668 r  vera0/addr_data/ib_addr_nibble_r_i_1/O
                         net (fo=1, routed)           0.000     0.668    vera0/addr_data/ib_addr_nibble_next
    SLICE_X42Y4          FDCE                                         r  vera0/addr_data/ib_addr_nibble_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.833    -0.798    vera0/addr_data/clk25
    SLICE_X42Y4          FDCE                                         r  vera0/addr_data/ib_addr_nibble_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/fx_cache_byte_index_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.321ns (46.714%)  route 0.366ns (53.286%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vera0/rdaddr_r_reg[0]/Q
                         net (fo=2, routed)           0.098     0.239    vera0/addr_data/Q[0]
    SLICE_X46Y4          LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  vera0/addr_data/ib_addr_r[16]_i_2/O
                         net (fo=43, routed)          0.168     0.452    vera0/addr_data/ib_addr_r[16]_i_2_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.497 f  vera0/addr_data/fx_cache_byte_index_r[1]_i_6/O
                         net (fo=1, routed)           0.049     0.546    vera0/addr_data/fx_cache_byte_index_r[1]_i_6_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I3_O)        0.045     0.591 r  vera0/addr_data/fx_cache_byte_index_r[1]_i_4/O
                         net (fo=1, routed)           0.051     0.642    vera0/addr_data/fx_cache_byte_index_r[1]_i_4_n_0
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.687 r  vera0/addr_data/fx_cache_byte_index_r[1]_i_1/O
                         net (fo=1, routed)           0.000     0.687    vera0/addr_data/fx_cache_byte_index_r[1]_i_1_n_0
    SLICE_X45Y3          FDCE                                         r  vera0/addr_data/fx_cache_byte_index_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.834    -0.797    vera0/addr_data/clk25
    SLICE_X45Y3          FDCE                                         r  vera0/addr_data/fx_cache_byte_index_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/irq_enable_audio_fifo_low_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.312%)  route 0.531ns (69.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.283     0.604    vera0/access_addr[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  vera0/irq_enable_vsync_r_i_1/O
                         net (fo=5, routed)           0.113     0.762    vera0/irq_enable_audio_fifo_low_r0
    SLICE_X42Y8          FDCE                                         r  vera0/irq_enable_audio_fifo_low_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.832    -0.799    vera0/clk25
    SLICE_X42Y8          FDCE                                         r  vera0/irq_enable_audio_fifo_low_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/irq_enable_line_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.312%)  route 0.531ns (69.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.283     0.604    vera0/access_addr[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  vera0/irq_enable_vsync_r_i_1/O
                         net (fo=5, routed)           0.113     0.762    vera0/irq_enable_audio_fifo_low_r0
    SLICE_X42Y6          FDCE                                         r  vera0/irq_enable_line_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.833    -0.798    vera0/clk25
    SLICE_X42Y6          FDCE                                         r  vera0/irq_enable_line_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/irq_enable_sprite_collision_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.312%)  route 0.531ns (69.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.283     0.604    vera0/access_addr[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  vera0/irq_enable_vsync_r_i_1/O
                         net (fo=5, routed)           0.113     0.762    vera0/irq_enable_audio_fifo_low_r0
    SLICE_X42Y8          FDCE                                         r  vera0/irq_enable_sprite_collision_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.832    -0.799    vera0/clk25
    SLICE_X42Y8          FDCE                                         r  vera0/irq_enable_sprite_collision_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/irq_enable_vsync_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.312%)  route 0.531ns (69.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.283     0.604    vera0/access_addr[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  vera0/irq_enable_vsync_r_i_1/O
                         net (fo=5, routed)           0.113     0.762    vera0/irq_enable_audio_fifo_low_r0
    SLICE_X42Y6          FDCE                                         r  vera0/irq_enable_vsync_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.833    -0.798    vera0/clk25
    SLICE_X42Y6          FDCE                                         r  vera0/irq_enable_vsync_r_reg/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/irq_line_r_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.312%)  route 0.531ns (69.688%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.283     0.604    vera0/access_addr[3]
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.649 r  vera0/irq_enable_vsync_r_i_1/O
                         net (fo=5, routed)           0.113     0.762    vera0/irq_enable_audio_fifo_low_r0
    SLICE_X42Y8          FDCE                                         r  vera0/irq_line_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.832    -0.799    vera0/clk25
    SLICE_X42Y8          FDCE                                         r  vera0/irq_line_r_reg[8]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_select_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.290%)  route 0.532ns (69.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.186     0.507    vera0/access_addr[3]
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  vera0/vram_addr_select_r_i_1/O
                         net (fo=7, routed)           0.210     0.763    vera0/vram_addr_select_r0
    SLICE_X47Y2          FDCE                                         r  vera0/dc_select_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X47Y2          FDCE                                         r  vera0/dc_select_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/rdaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_select_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.231ns (30.290%)  route 0.532ns (69.710%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vera0/rdaddr_r_reg[3]/Q
                         net (fo=4, routed)           0.135     0.276    vera0/addr_data/Q[3]
    SLICE_X47Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.321 f  vera0/addr_data/vram_addr_select_r_i_4/O
                         net (fo=23, routed)          0.186     0.507    vera0/access_addr[3]
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.552 r  vera0/vram_addr_select_r_i_1/O
                         net (fo=7, routed)           0.210     0.763    vera0/vram_addr_select_r0
    SLICE_X47Y2          FDCE                                         r  vera0/dc_select_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X47Y2          FDCE                                         r  vera0/dc_select_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wrclk
  To Clock:  clk25_clk_wiz_0

Max Delay           560 Endpoints
Min Delay           560 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.175ns  (logic 2.821ns (27.724%)  route 7.354ns (72.276%))
  Logic Levels:           10  (CARRY4=2 LUT4=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.716    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     5.042 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.358    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.868     7.350    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  vera0/addr_data/vram_addr_1_r[11]_i_15/O
                         net (fo=1, routed)           0.000     7.474    vera0/addr_data/vram_addr_1_r[11]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.854 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.854    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.177 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[1]
                         net (fo=1, routed)           0.573     8.749    vera0/addr_data/data1[13]
    SLICE_X30Y7          LUT4 (Prop_lut4_I3_O)        0.306     9.055 r  vera0/addr_data/vram_addr_1_r[13]_i_2/O
                         net (fo=1, routed)           0.417     9.473    vera0/addr_data/vram_addr_1_r[13]_i_2_n_0
    SLICE_X30Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.597 r  vera0/addr_data/vram_addr_1_r[13]_i_1/O
                         net (fo=1, routed)           0.579    10.175    vera0/addr_data/vram_addr_1_next[13]
    SLICE_X32Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X32Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[13]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.132ns  (logic 2.952ns (29.136%)  route 7.180ns (70.864%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.716    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     5.042 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.358    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.846     7.328    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.480 r  vera0/addr_data/vram_addr_1_r[15]_i_17/O
                         net (fo=2, routed)           0.382     7.862    vera0/addr_data/vram_addr_1_r[15]_i_17_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     8.460 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.460    vera0/addr_data/vram_addr_1_r_reg[15]_i_6_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.679 r  vera0/addr_data/vram_addr_1_r_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.578     9.257    vera0/addr_data/data1[16]
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.295     9.552 r  vera0/addr_data/vram_addr_1_r[16]_i_4/O
                         net (fo=1, routed)           0.456    10.008    vera0/addr_data/vram_addr_1_r[16]_i_4_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.132 r  vera0/addr_data/vram_addr_1_r[16]_i_1/O
                         net (fo=1, routed)           0.000    10.132    vera0/addr_data/vram_addr_1_r[16]_i_1_n_0
    SLICE_X30Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X30Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[16]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.278ns  (logic 2.921ns (31.481%)  route 6.357ns (68.519%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.716    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     5.042 f  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.358    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT2 (Prop_lut2_I0_O)        0.152     6.510 r  vera0/addr_data/vram_addr_1_r[15]_i_25/O
                         net (fo=1, routed)           0.734     7.244    vera0/addr_data/vram_addr_1_r[15]_i_25_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I1_O)        0.326     7.570 r  vera0/addr_data/vram_addr_1_r[15]_i_22/O
                         net (fo=1, routed)           0.000     7.570    vera0/addr_data/vram_addr_1_r[15]_i_22_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.148 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[2]
                         net (fo=1, routed)           0.311     8.458    vera0/addr_data/data1[14]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301     8.759 r  vera0/addr_data/vram_addr_1_r[14]_i_2/O
                         net (fo=1, routed)           0.395     9.154    vera0/addr_data/vram_addr_1_r[14]_i_2_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.278 r  vera0/addr_data/vram_addr_1_r[14]_i_1/O
                         net (fo=1, routed)           0.000     9.278    vera0/addr_data/vram_addr_1_next[14]
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[14]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.061ns  (logic 2.672ns (29.490%)  route 6.389ns (70.510%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=3 LUT5=3)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.716    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     5.042 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.358    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.846     7.328    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X35Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.480 r  vera0/addr_data/vram_addr_1_r[15]_i_17/O
                         net (fo=2, routed)           0.193     7.673    vera0/addr_data/vram_addr_1_r[15]_i_17_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.649     8.322 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[3]
                         net (fo=1, routed)           0.432     8.754    vera0/addr_data/data1[15]
    SLICE_X33Y9          LUT5 (Prop_lut5_I2_O)        0.307     9.061 r  vera0/addr_data/vram_addr_1_r[15]_i_2/O
                         net (fo=1, routed)           0.000     9.061    vera0/addr_data/vram_addr_1_next[15]
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X33Y9          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[15]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.994ns  (logic 2.624ns (29.175%)  route 6.370ns (70.825%))
  Logic Levels:           9  (CARRY4=2 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.642     4.888    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.326     5.214 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=47, routed)          1.090     6.305    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.429 r  vera0/addr_data/vram_addr_1_r[7]_i_7/O
                         net (fo=1, routed)           0.661     7.089    vera0/addr_data/vram_addr_1_r[7]_i_7_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.485 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.485    vera0/addr_data/vram_addr_1_r_reg[7]_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.724 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.449     8.174    vera0/addr_data/data1[10]
    SLICE_X31Y8          LUT4 (Prop_lut4_I3_O)        0.301     8.475 r  vera0/addr_data/vram_addr_1_r[10]_i_2/O
                         net (fo=1, routed)           0.395     8.870    vera0/addr_data/vram_addr_1_r[10]_i_2_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I2_O)        0.124     8.994 r  vera0/addr_data/vram_addr_1_r[10]_i_1/O
                         net (fo=1, routed)           0.000     8.994    vera0/addr_data/vram_addr_1_next[10]
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[10]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.976ns  (logic 1.871ns (20.845%)  route 7.105ns (79.155%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/wraddr_r_reg[4]/Q
                         net (fo=6, routed)           0.679     1.197    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[4]
    SLICE_X47Y5          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=21, routed)          1.165     2.486    vera0/addr_data/access_addr[4]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     2.610 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=9, routed)           1.016     3.626    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.750 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=3, routed)           0.884     4.634    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.152     4.786 f  vera0/addr_data/vram_addr_1_r[15]_i_9/O
                         net (fo=1, routed)           0.429     5.215    vera0/addr_data/vram_addr_1_r[15]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.348     5.563 f  vera0/addr_data/vram_addr_1_r[15]_i_3/O
                         net (fo=20, routed)          2.127     7.690    vera0/addr_data/vram_addr_1_r[15]_i_3_n_0
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.154     7.844 r  vera0/addr_data/vram_addr_1_r[7]_i_6/O
                         net (fo=1, routed)           0.805     8.649    vera0/addr_data/vram_addr_1_r[7]_i_6_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.327     8.976 r  vera0/addr_data/vram_addr_1_r[7]_i_2/O
                         net (fo=1, routed)           0.000     8.976    vera0/addr_data/vram_addr_1_next[7]
    SLICE_X35Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.443    -1.493    vera0/addr_data/clk25
    SLICE_X35Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.965ns  (logic 1.868ns (20.837%)  route 7.097ns (79.163%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/wraddr_r_reg[4]/Q
                         net (fo=6, routed)           0.679     1.197    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[4]
    SLICE_X47Y5          LUT4 (Prop_lut4_I0_O)        0.124     1.321 r  vera0/addr_data/vram_addr_select_r_i_2/O
                         net (fo=21, routed)          1.165     2.486    vera0/addr_data/access_addr[4]
    SLICE_X47Y3          LUT5 (Prop_lut5_I1_O)        0.124     2.610 f  vera0/addr_data/ib_wrdata_r[7]_i_3/O
                         net (fo=9, routed)           1.016     3.626    vera0/addr_data/ib_wrdata_r[7]_i_3_n_0
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.124     3.750 f  vera0/addr_data/ib_write_r_i_2/O
                         net (fo=3, routed)           0.884     4.634    vera0/addr_data/ib_write_r_i_2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.152     4.786 f  vera0/addr_data/vram_addr_1_r[15]_i_9/O
                         net (fo=1, routed)           0.429     5.215    vera0/addr_data/vram_addr_1_r[15]_i_9_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I0_O)        0.348     5.563 f  vera0/addr_data/vram_addr_1_r[15]_i_3/O
                         net (fo=20, routed)          1.967     7.530    vera0/addr_data/vram_addr_1_r[15]_i_3_n_0
    SLICE_X29Y7          LUT2 (Prop_lut2_I1_O)        0.152     7.682 r  vera0/addr_data/vram_addr_1_r[4]_i_3/O
                         net (fo=1, routed)           0.956     8.639    vera0/addr_data/vram_addr_1_r[4]_i_3_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.326     8.965 r  vera0/addr_data/vram_addr_1_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.965    vera0/addr_data/vram_addr_1_next[4]
    SLICE_X31Y6          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.445    -1.491    vera0/addr_data/clk25
    SLICE_X31Y6          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.951ns  (logic 2.582ns (28.846%)  route 6.369ns (71.154%))
  Logic Levels:           9  (CARRY4=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 f  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 r  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 f  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.469     4.716    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.326     5.042 r  vera0/addr_data/fetch_ahead_r_i_2/O
                         net (fo=38, routed)          1.316     6.358    vera0/addr_data/fetch_ahead_r_i_2_n_0
    SLICE_X35Y9          LUT4 (Prop_lut4_I1_O)        0.124     6.482 r  vera0/addr_data/vram_addr_1_r[15]_i_24/O
                         net (fo=6, routed)           0.868     7.350    vera0/addr_data/vram_addr_1_r[15]_i_24_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.474 r  vera0/addr_data/vram_addr_1_r[11]_i_15/O
                         net (fo=1, routed)           0.000     7.474    vera0/addr_data/vram_addr_1_r[11]_i_15_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.854 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.854    vera0/addr_data/vram_addr_1_r_reg[11]_i_3_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.073 r  vera0/addr_data/vram_addr_1_r_reg[15]_i_6/O[0]
                         net (fo=1, routed)           0.583     8.656    vera0/addr_data/data1[12]
    SLICE_X33Y8          LUT5 (Prop_lut5_I3_O)        0.295     8.951 r  vera0/addr_data/vram_addr_1_r[12]_i_1/O
                         net (fo=1, routed)           0.000     8.951    vera0/addr_data/vram_addr_1_next[12]
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[12]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.603ns  (logic 2.589ns (30.093%)  route 6.014ns (69.907%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.642     4.888    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.326     5.214 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=47, routed)          0.974     6.188    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.312 r  vera0/addr_data/vram_addr_1_r[3]_i_10/O
                         net (fo=1, routed)           0.612     6.924    vera0/addr_data/vram_addr_1_r[3]_i_10_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.320 r  vera0/addr_data/vram_addr_1_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.320    vera0/addr_data/vram_addr_1_r_reg[3]_i_3_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.654     8.297    vera0/addr_data/data1[5]
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.306     8.603 r  vera0/addr_data/vram_addr_1_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.603    vera0/addr_data/vram_addr_1_next[5]
    SLICE_X31Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X31Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_1_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.566ns  (logic 2.589ns (30.225%)  route 5.977ns (69.775%))
  Logic Levels:           8  (CARRY4=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vera0/wraddr_r_reg[0]/Q
                         net (fo=10, routed)          0.833     1.351    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[0]
    SLICE_X46Y4          LUT4 (Prop_lut4_I0_O)        0.124     1.475 r  vera0/addr_data/vram_addr_nib_incr_0_r_i_3/O
                         net (fo=39, routed)          1.664     3.139    vera0/addr_data/access_addr[0]
    SLICE_X37Y4          LUT5 (Prop_lut5_I1_O)        0.152     3.291 f  vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2/O
                         net (fo=6, routed)           0.635     3.927    vera0/addr_data/fx_calculate_addr1_based_on_position_r_i_2_n_0
    SLICE_X37Y3          LUT4 (Prop_lut4_I3_O)        0.320     4.247 r  vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2/O
                         net (fo=5, routed)           0.642     4.888    vera0/addr_data/fx_calculate_addr1_based_on_tileindex_r_i_2_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.326     5.214 r  vera0/addr_data/fetch_ahead_r_i_3/O
                         net (fo=47, routed)          1.090     6.305    vera0/addr_data/fetch_ahead_r_i_3_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.124     6.429 r  vera0/addr_data/vram_addr_1_r[7]_i_7/O
                         net (fo=1, routed)           0.661     7.089    vera0/addr_data/vram_addr_1_r[7]_i_7_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     7.485 r  vera0/addr_data/vram_addr_1_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.485    vera0/addr_data/vram_addr_1_r_reg[7]_i_3_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.808 r  vera0/addr_data/vram_addr_1_r_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.451     8.260    vera0/addr_data/data1[9]
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.306     8.566 r  vera0/addr_data/vram_addr_1_r[9]_i_1/O
                         net (fo=1, routed)           0.000     8.566    vera0/addr_data/vram_addr_1_next[9]
    SLICE_X31Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X31Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.118     0.627    vera0/dc_active_hstop_r0
    SLICE_X50Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X50Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.118     0.627    vera0/dc_active_hstop_r0
    SLICE_X50Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X50Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[6]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.118     0.627    vera0/dc_active_hstop_r0
    SLICE_X50Y6          FDPE                                         r  vera0/dc_active_hstop_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X50Y6          FDPE                                         r  vera0/dc_active_hstop_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.353%)  route 0.418ns (66.647%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.118     0.627    vera0/dc_active_hstop_r0
    SLICE_X50Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X50Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[8]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_incr_1_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.921%)  route 0.467ns (69.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.399     0.563    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[1]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.608 r  vera0/addr_data/vram_addr_nib_incr_1_r_i_1/O
                         net (fo=8, routed)           0.068     0.676    vera0/addr_data/vram_addr_1_next0
    SLICE_X39Y5          FDCE                                         r  vera0/addr_data/vram_addr_incr_1_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X39Y5          FDCE                                         r  vera0/addr_data/vram_addr_incr_1_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_incr_1_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.921%)  route 0.467ns (69.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.399     0.563    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[1]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.608 r  vera0/addr_data/vram_addr_nib_incr_1_r_i_1/O
                         net (fo=8, routed)           0.068     0.676    vera0/addr_data/vram_addr_1_next0
    SLICE_X39Y5          FDCE                                         r  vera0/addr_data/vram_addr_incr_1_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X39Y5          FDCE                                         r  vera0/addr_data/vram_addr_incr_1_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/addr_data/vram_addr_nib_incr_1_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.209ns (30.921%)  route 0.467ns (69.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.399     0.563    vera0/addr_data/vram_addr_nib_incr_0_r_reg_0[1]
    SLICE_X38Y5          LUT5 (Prop_lut5_I3_O)        0.045     0.608 r  vera0/addr_data/vram_addr_nib_incr_1_r_i_1/O
                         net (fo=8, routed)           0.068     0.676    vera0/addr_data/vram_addr_1_next0
    SLICE_X39Y5          FDCE                                         r  vera0/addr_data/vram_addr_nib_incr_1_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.832    -0.799    vera0/addr_data/clk25
    SLICE_X39Y5          FDCE                                         r  vera0/addr_data/vram_addr_nib_incr_1_r_reg/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.427%)  route 0.478ns (69.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.178     0.687    vera0/dc_active_hstop_r0
    SLICE_X51Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X51Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.427%)  route 0.478ns (69.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.178     0.687    vera0/dc_active_hstop_r0
    SLICE_X51Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X51Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wraddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            vera0/dc_active_hstop_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.427%)  route 0.478ns (69.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y4          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vera0/wraddr_r_reg[1]/Q
                         net (fo=22, routed)          0.300     0.464    vera0/wraddr_r[1]
    SLICE_X49Y5          LUT5 (Prop_lut5_I2_O)        0.045     0.509 r  vera0/dc_active_hstop_r[9]_i_1/O
                         net (fo=8, routed)           0.178     0.687    vera0/dc_active_hstop_r0
    SLICE_X51Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.837    -0.794    vera0/clk25
    SLICE_X51Y6          FDCE                                         r  vera0/dc_active_hstop_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.717ns  (logic 5.707ns (32.211%)  route 12.010ns (67.789%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.940     7.429    vera0/spictrl/adrBus_IBUF[0]
    SLICE_X34Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.553 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.553    vera0/spictrl/datBus_IOBUF[2]_inst_i_7_n_0
    SLICE_X34Y11         MUXF7 (Prop_muxf7_I1_O)      0.247     7.800 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.324     9.124    vera0/spictrl/datBus_IOBUF[2]_inst_i_2_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.298     9.422 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.746    14.168    datBus_IOBUF[2]_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       3.549    17.717 r  datBus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.717    datBus[2]
    C1                                                                r  datBus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.716ns  (logic 5.414ns (30.561%)  route 12.302ns (69.439%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.752     7.241    vera0/adrBus_IBUF[0]
    SLICE_X32Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.365 r  vera0/datBus_IOBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.829     8.194    vera0/spictrl/datBus_IOBUF[3]_inst_i_1_0
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.318 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.971     9.289    vera0/spictrl/datBus_IOBUF[3]_inst_i_2_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.413 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.749    14.163    datBus_IOBUF[3]_inst/I
    D1                   OBUFT (Prop_obuft_I_O)       3.553    17.716 r  datBus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.716    datBus[3]
    D1                                                                r  datBus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.016ns  (logic 5.402ns (31.746%)  route 11.614ns (68.254%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.676     7.164    vera0/adrBus_IBUF[0]
    SLICE_X35Y14         LUT6 (Prop_lut6_I4_O)        0.124     7.288 r  vera0/datBus_IOBUF[6]_inst_i_7/O
                         net (fo=1, routed)           1.093     8.382    vera0/datBus_IOBUF[6]_inst_i_7_n_0
    SLICE_X41Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.506 r  vera0/datBus_IOBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.808     9.314    vera0/addr_data/wrdata_r_reg[6]_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.124     9.438 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.037    13.475    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       3.541    17.016 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.016    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.011ns  (logic 5.384ns (31.648%)  route 11.628ns (68.352%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.742     7.231    vera0/adrBus_IBUF[0]
    SLICE_X33Y11         LUT4 (Prop_lut4_I2_O)        0.124     7.355 r  vera0/datBus_IOBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.801     8.156    vera0/spictrl/datBus_IOBUF[5]_inst_i_1
    SLICE_X35Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.280 r  vera0/spictrl/datBus_IOBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.088     9.368    vera0/addr_data/wrdata_r_reg[5]
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.124     9.492 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.997    13.489    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       3.523    17.011 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.011    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.886ns  (logic 5.516ns (32.667%)  route 11.370ns (67.333%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.340     6.829    vera0/adrBus_IBUF[0]
    SLICE_X40Y12         LUT6 (Prop_lut6_I1_O)        0.124     6.953 r  vera0/datBus_IOBUF[4]_inst_i_14/O
                         net (fo=1, routed)           0.823     7.776    vera0/datBus_IOBUF[4]_inst_i_14_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.900 r  vera0/datBus_IOBUF[4]_inst_i_8/O
                         net (fo=1, routed)           0.952     8.852    vera0/addr_data/datBus_IOBUF[4]_inst_i_1_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I0_O)        0.124     8.976 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.445     9.421    vera0/addr_data/datBus_IOBUF[4]_inst_i_4_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.545 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.810    13.355    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.531    16.886 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.886    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.830ns  (logic 5.770ns (34.284%)  route 11.060ns (65.716%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.313     6.802    vera0/adrBus_IBUF[0]
    SLICE_X34Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.926 r  vera0/datBus_IOBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.920     7.846    vera0/datBus_IOBUF[7]_inst_i_20_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.970 r  vera0/datBus_IOBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.807     8.778    vera0/spictrl/datBus_IOBUF[7]_inst_i_1
    SLICE_X42Y11         LUT3 (Prop_lut3_I2_O)        0.124     8.902 r  vera0/spictrl/datBus_IOBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.902    vera0/composer/wrdata_r_reg[7]
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     9.116 r  vera0/composer/datBus_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.019    13.135    datBus_IOBUF[7]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.695    16.830 r  datBus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.830    datBus[7]
    H1                                                                r  datBus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.110ns  (logic 5.662ns (35.148%)  route 10.448ns (64.852%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          5.924     7.413    vera0/adrBus_IBUF[0]
    SLICE_X31Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.537 r  vera0/datBus_IOBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.537    vera0/spictrl/datBus_IOBUF[0]_inst_i_1
    SLICE_X31Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     7.749 r  vera0/spictrl/datBus_IOBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.068     8.817    vera0/addr_data/wrdata_r_reg[0]
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.299     9.116 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.456    12.572    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       3.538    16.110 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.110    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.722ns  (logic 5.660ns (36.002%)  route 10.062ns (63.998%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          6.029     7.518    vera0/spictrl/adrBus_IBUF[0]
    SLICE_X34Y11         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.642    vera0/spictrl/datBus_IOBUF[1]_inst_i_7_n_0
    SLICE_X34Y11         MUXF7 (Prop_muxf7_I1_O)      0.214     7.856 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.752     8.608    vera0/spictrl/datBus_IOBUF[1]_inst_i_2_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I0_O)        0.297     8.905 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.281    12.186    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       3.536    15.722 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.722    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 POR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 3.997ns (67.440%)  route 1.930ns (32.560%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE                         0.000     0.000 r  POR_reg/C
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  POR_reg/Q
                         net (fo=6, routed)           1.930     2.386    rst_IOBUF_inst/T
    G1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.541     5.927 r  rst_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.927    rst
    G1                                                                r  rst (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 datBus[2]
                            (input port)
  Destination:            vera0/wrdata_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.494ns (30.613%)  route 3.386ns (69.387%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  datBus[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    datBus_IOBUF[2]_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 r  datBus_IOBUF[2]_inst/IBUF/O
                         net (fo=1, routed)           3.386     4.880    vera0/extbus_d[2]
    SLICE_X53Y17         FDRE                                         r  vera0/wrdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PORcnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE                         0.000     0.000 r  PORcnt_reg[10]/C
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[10]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  PORcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    PORcnt_reg[8]_i_1_n_5
    SLICE_X62Y64         FDRE                                         r  PORcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  PORcnt_reg[22]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[22]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  PORcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    PORcnt_reg[20]_i_1_n_5
    SLICE_X62Y67         FDRE                                         r  PORcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE                         0.000     0.000 r  PORcnt_reg[6]/C
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[6]
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  PORcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    PORcnt_reg[4]_i_1_n_5
    SLICE_X62Y63         FDRE                                         r  PORcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE                         0.000     0.000 r  PORcnt_reg[14]/C
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[14]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  PORcnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    PORcnt_reg[12]_i_1_n_5
    SLICE_X62Y65         FDRE                                         r  PORcnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE                         0.000     0.000 r  PORcnt_reg[18]/C
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    PORcnt_reg[18]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  PORcnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    PORcnt_reg[16]_i_1_n_5
    SLICE_X62Y66         FDRE                                         r  PORcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE                         0.000     0.000 r  PORcnt_reg[10]/C
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[10]
    SLICE_X62Y64         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  PORcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PORcnt_reg[8]_i_1_n_4
    SLICE_X62Y64         FDRE                                         r  PORcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  PORcnt_reg[22]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[22]
    SLICE_X62Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  PORcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PORcnt_reg[20]_i_1_n_4
    SLICE_X62Y67         FDRE                                         r  PORcnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE                         0.000     0.000 r  PORcnt_reg[6]/C
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[6]
    SLICE_X62Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  PORcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PORcnt_reg[4]_i_1_n_4
    SLICE_X62Y63         FDRE                                         r  PORcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE                         0.000     0.000 r  PORcnt_reg[14]/C
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    PORcnt_reg[14]
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  PORcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    PORcnt_reg[12]_i_1_n_4
    SLICE_X62Y65         FDRE                                         r  PORcnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PORcnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PORcnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE                         0.000     0.000 r  PORcnt_reg[18]/C
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PORcnt_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    PORcnt_reg[18]
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  PORcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    PORcnt_reg[16]_i_1_n_4
    SLICE_X62Y66         FDRE                                         r  PORcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk25_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 1.971ns (30.009%)  route 4.596ns (69.991%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517    21.517 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.750    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    15.785 f  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    17.451    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.547 f  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        2.930    20.477    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_OB)    1.875    22.352 r  enc/OBUFDS_clock/OB
                         net (fo=0)                   0.000    22.352    TMDSn_clock
    B5                                                                r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 1.970ns (29.999%)  route 4.596ns (70.001%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    N14                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517    21.517 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.750    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    15.785 f  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    17.451    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.547 f  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        2.930    20.477    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_O)     1.874    22.351 f  enc/OBUFDS_clock/O
                         net (fo=0)                   0.000    22.351    TMDSp_clock
    B6                                                                f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.619ns  (logic 5.899ns (35.498%)  route 10.719ns (64.502%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.295 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[0]
                         net (fo=8, routed)           1.096     3.392    vera0/fx_fill_length_high[6]
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.299     3.691 r  vera0/datBus_IOBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.282     3.973    vera0/datBus_IOBUF[3]_inst_i_20_n_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.097 r  vera0/datBus_IOBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.057     5.153    vera0/data11[3]
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.277 r  vera0/datBus_IOBUF[3]_inst_i_10/O
                         net (fo=1, routed)           1.069     6.346    vera0/composer/datBus_IOBUF[3]_inst_i_1_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.470 r  vera0/composer/datBus_IOBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.834     7.304    vera0/spictrl/wrdata_r_reg[3]_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.428 r  vera0/spictrl/datBus_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.749    12.178    datBus_IOBUF[3]_inst/I
    D1                   OBUFT (Prop_obuft_I_O)       3.553    15.731 r  datBus_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.731    datBus[3]
    D1                                                                r  datBus[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.314ns  (logic 5.895ns (36.133%)  route 10.420ns (63.867%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.295 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[0]
                         net (fo=8, routed)           1.209     3.504    vera0/fx_fill_length_high[6]
    SLICE_X46Y6          LUT5 (Prop_lut5_I2_O)        0.299     3.803 r  vera0/datBus_IOBUF[2]_inst_i_20/O
                         net (fo=1, routed)           0.641     4.444    vera0/datBus_IOBUF[2]_inst_i_20_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.568 r  vera0/datBus_IOBUF[2]_inst_i_17/O
                         net (fo=1, routed)           1.044     5.612    vera0/data11[2]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  vera0/datBus_IOBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.709     6.445    vera0/composer/datBus_IOBUF[2]_inst_i_1_0
    SLICE_X45Y10         LUT5 (Prop_lut5_I2_O)        0.124     6.569 r  vera0/composer/datBus_IOBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.440     7.008    vera0/spictrl/wrdata_r_reg[2]_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.132 r  vera0/spictrl/datBus_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.746    11.878    datBus_IOBUF[2]_inst/I
    C1                   OBUFT (Prop_obuft_I_O)       3.549    15.427 r  datBus_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.427    datBus[2]
    C1                                                                r  datBus[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.141ns  (logic 5.998ns (37.163%)  route 10.142ns (62.837%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.176     3.584    vera0/fx_fill_length_high[7]
    SLICE_X45Y6          LUT5 (Prop_lut5_I3_O)        0.303     3.887 r  vera0/datBus_IOBUF[1]_inst_i_20/O
                         net (fo=1, routed)           1.174     5.060    vera0/datBus_IOBUF[1]_inst_i_20_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.184 r  vera0/datBus_IOBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.829     6.013    vera0/data11[1]
    SLICE_X50Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.137 r  vera0/datBus_IOBUF[1]_inst_i_11/O
                         net (fo=1, routed)           1.235     7.372    vera0/composer/datBus_IOBUF[1]_inst_i_1_0
    SLICE_X44Y11         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  vera0/composer/datBus_IOBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.816     8.312    vera0/spictrl/wrdata_r_reg[1]_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.436 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.281    11.717    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       3.536    15.253 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.253    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.035ns  (logic 6.003ns (37.438%)  route 10.032ns (62.562%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.138     3.545    vera0/addr_data/fx_fill_length_high[6]
    SLICE_X47Y7          LUT5 (Prop_lut5_I3_O)        0.303     3.848 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.876     4.724    vera0/addr_data/datBus_IOBUF[6]_inst_i_21_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.848 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.960     5.807    vera0/addr_data/data11[6]
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.931 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.086     7.017    vera0/addr_data/datBus_IOBUF[6]_inst_i_9_n_0
    SLICE_X45Y12         LUT5 (Prop_lut5_I2_O)        0.124     7.141 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.304     7.445    vera0/addr_data/datBus_IOBUF[6]_inst_i_4_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I3_O)        0.124     7.569 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.037    11.606    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       3.541    15.148 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.148    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.524ns  (logic 6.629ns (42.703%)  route 8.895ns (57.297%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=2 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.579     3.987    vera0/addr_data/fx_fill_length_high[6]
    SLICE_X40Y6          LUT4 (Prop_lut4_I3_O)        0.303     4.290 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_28/O
                         net (fo=1, routed)           0.300     4.590    vera0/addr_data/datBus_IOBUF[7]_inst_i_28_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I3_O)        0.124     4.714 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.700     5.414    vera0/addr_data/datBus_IOBUF[7]_inst_i_24_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I1_O)        0.124     5.538 r  vera0/addr_data/datBus_IOBUF[7]_inst_i_16/O
                         net (fo=1, routed)           0.000     5.538    vera0/composer/datBus_IOBUF[7]_inst_i_3_0
    SLICE_X46Y7          MUXF7 (Prop_muxf7_I1_O)      0.214     5.752 r  vera0/composer/datBus_IOBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.664     6.416    vera0/composer/datBus_IOBUF[7]_inst_i_7_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.297     6.713 r  vera0/composer/datBus_IOBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.713    vera0/composer/datBus_IOBUF[7]_inst_i_3_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.209     6.922 r  vera0/composer/datBus_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.019    10.941    datBus_IOBUF[7]_inst/I
    H1                   OBUFT (Prop_obuft_I_O)       3.695    14.637 r  datBus_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.637    datBus[7]
    H1                                                                r  datBus[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.522ns  (logic 5.985ns (38.556%)  route 9.537ns (61.444%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.309     3.717    vera0/addr_data/fx_fill_length_high[6]
    SLICE_X46Y6          LUT5 (Prop_lut5_I3_O)        0.303     4.020 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_18/O
                         net (fo=1, routed)           0.622     4.642    vera0/addr_data/datBus_IOBUF[5]_inst_i_18_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.766 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.447     5.213    vera0/addr_data/data11[5]
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.337 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_9/O
                         net (fo=1, routed)           1.227     6.564    vera0/addr_data/datBus_IOBUF[5]_inst_i_9_n_0
    SLICE_X45Y11         LUT5 (Prop_lut5_I2_O)        0.124     6.688 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.303     6.991    vera0/addr_data/datBus_IOBUF[5]_inst_i_4_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.115 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.997    11.112    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       3.523    14.635 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.635    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.996ns  (logic 5.993ns (39.965%)  route 9.003ns (60.035%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.565    -0.887    vera0/addr_data/clk25
    SLICE_X30Y3          FDCE                                         r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDCE (Prop_fdce_C_Q)         0.478    -0.409 r  vera0/addr_data/fx_pixel_pos_y_r_reg[14]/Q
                         net (fo=8, routed)           1.632     1.222    vera0/addr_data/p_1_in[5]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.301     1.523 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_22/O
                         net (fo=1, routed)           0.000     1.523    vera0/addr_data/datBus_IOBUF[5]_inst_i_22_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.073 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.073    vera0/addr_data/datBus_IOBUF[5]_inst_i_19_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.407 f  vera0/addr_data/datBus_IOBUF[7]_inst_i_27/O[1]
                         net (fo=8, routed)           1.336     3.744    vera0/addr_data/fx_fill_length_high[6]
    SLICE_X43Y6          LUT6 (Prop_lut6_I1_O)        0.303     4.047 f  vera0/addr_data/datBus_IOBUF[4]_inst_i_19/O
                         net (fo=1, routed)           0.878     4.925    vera0/addr_data/datBus_IOBUF[4]_inst_i_19_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.049 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_15/O
                         net (fo=1, routed)           0.433     5.482    vera0/addr_data/rddata__0[4]
    SLICE_X44Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.606 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_9/O
                         net (fo=1, routed)           0.469     6.075    vera0/addr_data/datBus_IOBUF[4]_inst_i_9_n_0
    SLICE_X42Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.199 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.445     6.644    vera0/addr_data/datBus_IOBUF[4]_inst_i_4_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124     6.768 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.810    10.578    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.531    14.109 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.109    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/addr_data/fx_addr1_mode_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.678ns  (logic 5.120ns (34.885%)  route 9.558ns (65.115%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.567    -0.885    vera0/addr_data/clk25
    SLICE_X44Y5          FDCE                                         r  vera0/addr_data/fx_addr1_mode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y5          FDCE (Prop_fdce_C_Q)         0.456    -0.429 r  vera0/addr_data/fx_addr1_mode_r_reg[1]/Q
                         net (fo=27, routed)          1.050     0.621    vera0/addr_data/fx_addr1_mode[1]
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.124     0.745 f  vera0/addr_data/fx_pixel_pos_x_r[16]_i_8/O
                         net (fo=4, routed)           0.845     1.590    vera0/addr_data/fx_pixel_pos_x_r[16]_i_8_n_0
    SLICE_X43Y3          LUT6 (Prop_lut6_I4_O)        0.124     1.714 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_19/O
                         net (fo=1, routed)           1.252     2.966    vera0/addr_data/datBus_IOBUF[0]_inst_i_19_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I5_O)        0.124     3.090 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_18/O
                         net (fo=1, routed)           1.049     4.139    vera0/addr_data/data11[0]
    SLICE_X50Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.263 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_15/O
                         net (fo=1, routed)           1.104     5.367    vera0/addr_data/datBus_IOBUF[0]_inst_i_15_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I0_O)        0.124     5.491 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000     5.491    vera0/addr_data/datBus_IOBUF[0]_inst_i_10_n_0
    SLICE_X42Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     5.700 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.802     6.502    vera0/addr_data/datBus_IOBUF[0]_inst_i_4_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I3_O)        0.297     6.799 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.456    10.254    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       3.538    13.793 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.793    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 0.848ns (40.675%)  route 1.237ns (59.325%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.748    -0.375    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_O)     0.822     0.447 r  enc/OBUFDS_clock/O
                         net (fo=0)                   0.000     0.447    TMDSp_clock
    B6                                                                r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk25_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.087ns  (logic 0.849ns (40.704%)  route 1.237ns (59.296%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.748    -0.375    enc/clk25
    B6                   OBUFDS (Prop_obufds_I_OB)    0.823     0.448 r  enc/OBUFDS_clock/OB
                         net (fo=0)                   0.000     0.448    TMDSn_clock
    B5                                                                r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spictrl/tx_shift_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.360ns (54.036%)  route 1.157ns (45.964%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.566    -0.558    vera0/spictrl/clk25
    SLICE_X49Y4          FDCE                                         r  vera0/spictrl/tx_shift_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  vera0/spictrl/tx_shift_r_reg[7]/Q
                         net (fo=1, routed)           1.157     0.740    spi_mosi_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.960 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.960    spi_mosi
    K2                                                                r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spictrl/clk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.370ns (52.622%)  route 1.234ns (47.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.566    -0.558    vera0/spictrl/clk25
    SLICE_X51Y3          FDCE                                         r  vera0/spictrl/clk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.417 r  vera0/spictrl/clk_r_reg/Q
                         net (fo=4, routed)           1.234     0.817    spi_sck_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.047 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     2.047    spi_sck
    J1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/l0_hscroll_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.111ns  (logic 1.593ns (51.206%)  route 1.518ns (48.794%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.559    -0.565    vera0/clk25
    SLICE_X40Y15         FDCE                                         r  vera0/l0_hscroll_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vera0/l0_hscroll_r_reg[1]/Q
                         net (fo=5, routed)           0.131    -0.293    vera0/l0_hscroll_r_reg_n_0_[1]
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  vera0/datBus_IOBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.000    -0.248    vera0/datBus_IOBUF[1]_inst_i_8_n_0
    SLICE_X38Y15         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.186 r  vera0/datBus_IOBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.254     0.068    vera0/spictrl/wrdata_r_reg[1]
    SLICE_X43Y11         LUT6 (Prop_lut6_I1_O)        0.108     0.176 r  vera0/spictrl/datBus_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.134     1.309    datBus_IOBUF[1]_inst/I
    N1                   OBUFT (Prop_obuft_I_O)       1.237     2.547 r  datBus_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.547    datBus[1]
    N1                                                                r  datBus[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/l1_hscroll_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.131ns  (logic 1.598ns (51.041%)  route 1.533ns (48.959%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.558    -0.566    vera0/clk25
    SLICE_X39Y16         FDCE                                         r  vera0/l1_hscroll_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  vera0/l1_hscroll_r_reg[0]/Q
                         net (fo=6, routed)           0.148    -0.277    vera0/l1_hscroll_r_reg_n_0_[0]
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.045    -0.232 r  vera0/datBus_IOBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.000    -0.232    vera0/datBus_IOBUF[0]_inst_i_9_n_0
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.065    -0.167 r  vera0/datBus_IOBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.174     0.008    vera0/addr_data/wrdata_r_reg[0]_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.108     0.116 r  vera0/addr_data/datBus_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.211     1.326    datBus_IOBUF[0]_inst/I
    M2                   OBUFT (Prop_obuft_I_O)       1.239     2.565 r  datBus_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.565    datBus[0]
    M2                                                                r  datBus[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/l0_vscroll_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.463ns (46.160%)  route 1.707ns (53.840%))
  Logic Levels:           3  (LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.559    -0.565    vera0/clk25
    SLICE_X40Y13         FDCE                                         r  vera0/l0_vscroll_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vera0/l0_vscroll_r_reg[4]/Q
                         net (fo=2, routed)           0.153    -0.271    vera0/l0_vscroll_r_reg_n_0_[4]
    SLICE_X41Y12         LUT6 (Prop_lut6_I2_O)        0.045    -0.226 r  vera0/datBus_IOBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.183    -0.043    vera0/addr_data/wrdata_r_reg[4]_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I1_O)        0.045     0.002 r  vera0/addr_data/datBus_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.371     1.373    datBus_IOBUF[4]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       1.232     2.605 r  datBus_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.605    datBus[4]
    L2                                                                r  datBus[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/spi_select_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            spi_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.255ns  (logic 1.481ns (45.491%)  route 1.774ns (54.509%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.560    -0.564    vera0/clk25
    SLICE_X34Y10         FDCE                                         r  vera0/spi_select_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDCE (Prop_fdce_C_Q)         0.148    -0.416 f  vera0/spi_select_r_reg/Q
                         net (fo=3, routed)           0.369    -0.047    vera0/spi_select_r
    SLICE_X31Y12         LUT1 (Prop_lut1_I0_O)        0.098     0.051 r  vera0/spi_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.405     1.456    spi_cs_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.691 r  spi_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.691    spi_cs
    K1                                                                r  spi_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/l0_vscroll_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.303ns  (logic 1.473ns (44.586%)  route 1.831ns (55.414%))
  Logic Levels:           3  (LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.559    -0.565    vera0/clk25
    SLICE_X40Y13         FDCE                                         r  vera0/l0_vscroll_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  vera0/l0_vscroll_r_reg[6]/Q
                         net (fo=2, routed)           0.097    -0.327    vera0/l0_vscroll_r_reg_n_0_[6]
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  vera0/datBus_IOBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.274    -0.008    vera0/addr_data/wrdata_r_reg[6]_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.037 r  vera0/addr_data/datBus_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.459     1.497    datBus_IOBUF[6]_inst/I
    H5                   OBUFT (Prop_obuft_I_O)       1.242     2.739 r  datBus_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.739    datBus[6]
    H5                                                                r  datBus[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vera0/composer/y_counter_r_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            datBus[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.310ns  (logic 1.500ns (45.305%)  route 1.811ns (54.696%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.563    -0.561    vera0/composer/clk25
    SLICE_X44Y9          FDCE                                         r  vera0/composer/y_counter_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  vera0/composer/y_counter_r_reg[5]/Q
                         net (fo=7, routed)           0.077    -0.343    vera0/composer/p_1_in[4]
    SLICE_X45Y9          LUT5 (Prop_lut5_I4_O)        0.045    -0.298 r  vera0/composer/datBus_IOBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.197    -0.100    vera0/addr_data/datBus_IOBUF[5]_inst_i_1_1
    SLICE_X45Y11         LUT5 (Prop_lut5_I4_O)        0.045    -0.055 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.110     0.055    vera0/addr_data/datBus_IOBUF[5]_inst_i_4_n_0
    SLICE_X43Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.100 r  vera0/addr_data/datBus_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.426     1.526    datBus_IOBUF[5]_inst/I
    G5                   OBUFT (Prop_obuft_I_O)       1.224     2.750 r  datBus_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.750    datBus[5]
    G5                                                                r  datBus[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    mmcm0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     8.370 f  mmcm0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    mmcm0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mmcm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    mmcm0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mmcm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hdmiClk_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.895ns  (logic 2.428ns (35.220%)  route 4.466ns (64.780%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.549    -0.903    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           4.466     4.081    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_OB)    1.910     5.991 r  enc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     5.991    TMDSn[0]
    A10                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 2.427ns (35.210%)  route 4.466ns (64.790%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.549    -0.903    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.385 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           4.466     4.081    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_O)     1.909     5.990 r  enc/OBUFDS_blue/O
                         net (fo=0)                   0.000     5.990    TMDSp[0]
    B9                                                                r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.633ns  (logic 2.439ns (36.765%)  route 4.195ns (63.235%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           4.195     3.813    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_OB)    1.921     5.734 r  enc/OBUFDS_green/OB
                         net (fo=0)                   0.000     5.734    TMDSn[1]
    A9                                                                r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 2.438ns (36.756%)  route 4.195ns (63.244%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.553    -0.899    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.518    -0.381 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           4.195     3.813    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_O)     1.920     5.733 r  enc/OBUFDS_green/O
                         net (fo=0)                   0.000     5.733    TMDSp[1]
    A8                                                                r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.443ns  (logic 2.367ns (36.744%)  route 4.075ns (63.256%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.548    -0.904    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.075     3.627    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_OB)    1.911     5.538 r  enc/OBUFDS_red/OB
                         net (fo=0)                   0.000     5.538    TMDSn[2]
    C12                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 2.366ns (36.734%)  route 4.075ns (63.266%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.548    -0.904    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           4.075     3.627    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_O)     1.910     5.537 r  enc/OBUFDS_red/O
                         net (fo=0)                   0.000     5.537    TMDSp[2]
    C11                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.000ns (40.259%)  route 1.483ns (59.741%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.483     1.054    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_O)     0.859     1.912 r  enc/OBUFDS_red/O
                         net (fo=0)                   0.000     1.912    TMDSp[2]
    C11                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.001ns (40.283%)  route 1.483ns (59.717%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X36Y27         FDRE                                         r  enc/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  enc/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.483     1.054    enc/TMDS_shift_red_reg_n_0_[0]
    C11                  OBUFDS (Prop_obufds_I_OB)    0.860     1.913 r  enc/OBUFDS_red/OB
                         net (fo=0)                   0.000     1.913    TMDSn[2]
    C12                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.032ns (41.437%)  route 1.459ns (58.563%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.459     1.054    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_O)     0.868     1.922 r  enc/OBUFDS_green/O
                         net (fo=0)                   0.000     1.922    TMDSp[1]
    A8                                                                r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.033ns (41.461%)  route 1.459ns (58.539%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.569    enc/hdmiClk
    SLICE_X38Y30         FDRE                                         r  enc/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  enc/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.459     1.054    enc/TMDS_shift_green[0]
    A8                   OBUFDS (Prop_obufds_I_OB)    0.869     1.923 r  enc/OBUFDS_green/OB
                         net (fo=0)                   0.000     1.923    TMDSn[1]
    A9                                                                r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.022ns (39.476%)  route 1.566ns (60.524%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.566     1.160    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_O)     0.858     2.017 r  enc/OBUFDS_blue/O
                         net (fo=0)                   0.000     2.017    TMDSp[0]
    B9                                                                r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmiClk_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.023ns (39.499%)  route 1.566ns (60.501%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmiClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  mmcm0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    mmcm0/inst/hdmiClk_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  mmcm0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.571    enc/hdmiClk
    SLICE_X42Y27         FDRE                                         r  enc/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  enc/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           1.566     1.160    enc/TMDS_shift_blue[0]
    B9                   OBUFDS (Prop_obufds_I_OB)    0.859     2.018 r  enc/OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.018    TMDSn[0]
    A10                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           403 Endpoints
Min Delay           403 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[13]
                            (input port)
  Destination:            vera0/bus_write_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.441ns  (logic 1.875ns (22.219%)  route 6.565ns (77.781%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  adrBus[13] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[13]
    C9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  adrBus_IBUF[13]_inst/O
                         net (fo=2, routed)           4.048     5.551    vera0/adrBus_IBUF[13]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.675 f  vera0/bus_write_r[0]_i_3/O
                         net (fo=1, routed)           0.612     6.288    vera0/bus_write_r[0]_i_3_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.412 f  vera0/bus_write_r[0]_i_2/O
                         net (fo=2, routed)           0.750     7.162    vera0/bus_write_r[0]_i_2_n_0
    SLICE_X46Y17         LUT3 (Prop_lut3_I0_O)        0.124     7.286 r  vera0/bus_write_r[0]_i_1/O
                         net (fo=14, routed)          1.155     8.441    vera0/bus_write_r[0]_i_1_n_0
    SLICE_X47Y3          FDRE                                         r  vera0/bus_write_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.448    -1.488    vera0/clk25
    SLICE_X47Y3          FDRE                                         r  vera0/bus_write_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[13]
                            (input port)
  Destination:            vera0/bus_read_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.239ns  (logic 1.875ns (22.762%)  route 6.364ns (77.238%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  adrBus[13] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[13]
    C9                   IBUF (Prop_ibuf_I_O)         1.503     1.503 f  adrBus_IBUF[13]_inst/O
                         net (fo=2, routed)           4.048     5.551    vera0/adrBus_IBUF[13]
    SLICE_X28Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.675 f  vera0/bus_write_r[0]_i_3/O
                         net (fo=1, routed)           0.612     6.288    vera0/bus_write_r[0]_i_3_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.412 f  vera0/bus_write_r[0]_i_2/O
                         net (fo=2, routed)           0.747     7.159    vera0/bus_write_r[0]_i_2_n_0
    SLICE_X46Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.283 r  vera0/rdaddr_r[4]_i_1/O
                         net (fo=6, routed)           0.956     8.239    vera0/rdaddr_r[4]_i_1_n_0
    SLICE_X46Y1          FDRE                                         r  vera0/bus_read_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.449    -1.487    vera0/clk25
    SLICE_X46Y1          FDRE                                         r  vera0/bus_read_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/addr_data/vram_addr_1_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.542ns  (logic 0.937ns (14.323%)  route 5.605ns (85.677%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          5.171     5.630    vera0/addr_data/fx_map_base_address_r_reg[5]_0[3]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.152     5.782 r  vera0/addr_data/vram_addr_1_r[3]_i_5/O
                         net (fo=1, routed)           0.433     6.216    vera0/addr_data/vram_addr_1_r[3]_i_5_n_0
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.326     6.542 r  vera0/addr_data/vram_addr_1_r[3]_i_1/O
                         net (fo=1, routed)           0.000     6.542    vera0/addr_data/vram_addr_1_next[3]
    SLICE_X31Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X31Y7          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/l1_attr_mode_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.538ns  (logic 0.459ns (7.021%)  route 6.079ns (92.979%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          6.079     6.538    vera0/wrdata_r[3]
    SLICE_X32Y15         FDCE                                         r  vera0/l1_attr_mode_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.439    -1.497    vera0/clk25
    SLICE_X32Y15         FDCE                                         r  vera0/l1_attr_mode_r_reg/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/addr_data/vram_addr_1_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.515ns  (logic 0.707ns (10.852%)  route 5.808ns (89.148%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          5.171     5.630    vera0/addr_data/fx_map_base_address_r_reg[5]_0[3]
    SLICE_X31Y7          LUT4 (Prop_lut4_I1_O)        0.124     5.754 r  vera0/addr_data/vram_addr_1_r[11]_i_4/O
                         net (fo=1, routed)           0.637     6.391    vera0/addr_data/vram_addr_1_r[11]_i_4_n_0
    SLICE_X33Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.515 r  vera0/addr_data/vram_addr_1_r[11]_i_1/O
                         net (fo=1, routed)           0.000     6.515    vera0/addr_data/vram_addr_1_next[11]
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/addr_data/clk25
    SLICE_X33Y8          FDCE                                         r  vera0/addr_data/vram_addr_1_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/l0_hscroll_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.492ns  (logic 0.459ns (7.071%)  route 6.033ns (92.929%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          6.033     6.492    vera0/wrdata_r[3]
    SLICE_X43Y14         FDCE                                         r  vera0/l0_hscroll_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.442    -1.494    vera0/clk25
    SLICE_X43Y14         FDCE                                         r  vera0/l0_hscroll_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/audio_pcm_volume_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 0.459ns (7.211%)  route 5.907ns (92.789%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          5.907     6.366    vera0/wrdata_r[3]
    SLICE_X31Y12         FDCE                                         r  vera0/audio_pcm_volume_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.441    -1.495    vera0/clk25
    SLICE_X31Y12         FDCE                                         r  vera0/audio_pcm_volume_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/l0_vscroll_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.358ns  (logic 0.459ns (7.219%)  route 5.899ns (92.781%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          5.899     6.358    vera0/wrdata_r[3]
    SLICE_X40Y14         FDCE                                         r  vera0/l0_vscroll_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.442    -1.494    vera0/clk25
    SLICE_X40Y14         FDCE                                         r  vera0/l0_vscroll_r_reg[11]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/l1_vscroll_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.085ns  (logic 0.459ns (7.543%)  route 5.626ns (92.457%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          5.626     6.085    vera0/wrdata_r[3]
    SLICE_X32Y14         FDCE                                         r  vera0/l1_vscroll_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.440    -1.496    vera0/clk25
    SLICE_X32Y14         FDCE                                         r  vera0/l1_vscroll_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/l0_map_baseaddr_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.014ns  (logic 0.459ns (7.632%)  route 5.555ns (92.368%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          5.555     6.014    vera0/wrdata_r[3]
    SLICE_X44Y12         FDCE                                         r  vera0/l0_map_baseaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        1.444    -1.492    vera0/clk25
    SLICE_X44Y12         FDCE                                         r  vera0/l0_map_baseaddr_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vera0/wrdata_r_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.146ns (37.301%)  route 0.245ns (62.699%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[2]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[2]/Q
                         net (fo=55, routed)          0.245     0.391    vera0/wrdata_r[2]
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[2]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.146ns (36.091%)  route 0.259ns (63.909%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[0]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[0]/Q
                         net (fo=54, routed)          0.259     0.405    vera0/wrdata_r[0]
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[0]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.146ns (36.091%)  route 0.259ns (63.909%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[1]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[1]/Q
                         net (fo=56, routed)          0.259     0.405    vera0/wrdata_r[1]
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.167ns (37.373%)  route 0.280ns (62.627%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[5]/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[5]/Q
                         net (fo=45, routed)          0.280     0.447    vera0/wrdata_r[5]
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[5]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_active_vstop_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.146ns (32.540%)  route 0.303ns (67.460%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[0]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[0]/Q
                         net (fo=54, routed)          0.303     0.449    vera0/wrdata_r[0]
    SLICE_X49Y11         FDCE                                         r  vera0/dc_active_vstop_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.834    -0.797    vera0/clk25
    SLICE_X49Y11         FDCE                                         r  vera0/dc_active_vstop_r_reg[1]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.252%)  route 0.307ns (67.748%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[3]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[3]/Q
                         net (fo=51, routed)          0.307     0.453    vera0/wrdata_r[3]
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X53Y11         FDCE                                         r  vera0/dc_border_color_r_reg[3]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.167ns (35.334%)  route 0.306ns (64.666%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[4]/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[4]/Q
                         net (fo=45, routed)          0.306     0.473    vera0/wrdata_r[4]
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[4]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.167ns (35.255%)  route 0.307ns (64.745%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[6]/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[6]/Q
                         net (fo=51, routed)          0.307     0.474    vera0/wrdata_r[6]
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[6]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_border_color_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.167ns (35.249%)  route 0.307ns (64.751%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[7]/C
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  vera0/wrdata_r_reg[7]/Q
                         net (fo=53, routed)          0.307     0.474    vera0/wrdata_r[7]
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.835    -0.796    vera0/clk25
    SLICE_X52Y11         FDCE                                         r  vera0/dc_border_color_r_reg[7]/C

Slack:                    inf
  Source:                 vera0/wrdata_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vera0/dc_hscale_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.146ns (30.321%)  route 0.336ns (69.679%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.286ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y17         FDRE                         0.000     0.000 r  vera0/wrdata_r_reg[1]/C
    SLICE_X53Y17         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  vera0/wrdata_r_reg[1]/Q
                         net (fo=56, routed)          0.336     0.482    vera0/wrdata_r[1]
    SLICE_X50Y7          FDCE                                         r  vera0/dc_hscale_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mmcm0/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  mmcm0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    mmcm0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  mmcm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    mmcm0/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  mmcm0/inst/clkout1_buf/O
                         net (fo=1449, routed)        0.836    -0.795    vera0/clk25
    SLICE_X50Y7          FDCE                                         r  vera0/dc_hscale_r_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rdclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.426ns  (logic 1.502ns (20.227%)  route 5.924ns (79.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          5.924     7.426    vera0/adrBus_IBUF[2]
    SLICE_X47Y5          FDRE                                         r  vera0/rdaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.941ns  (logic 1.493ns (25.135%)  route 4.448ns (74.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          4.448     5.941    vera0/adrBus_IBUF[4]
    SLICE_X47Y5          FDRE                                         r  vera0/rdaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.496ns  (logic 1.479ns (26.915%)  route 4.017ns (73.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          4.017     5.496    vera0/adrBus_IBUF[1]
    SLICE_X47Y4          FDRE                                         r  vera0/rdaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.489ns (27.662%)  route 3.894ns (72.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          3.894     5.383    vera0/adrBus_IBUF[0]
    SLICE_X47Y4          FDRE                                         r  vera0/rdaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.294ns  (logic 1.492ns (28.183%)  route 3.802ns (71.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          3.802     5.294    vera0/adrBus_IBUF[3]
    SLICE_X47Y5          FDRE                                         r  vera0/rdaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.888ns  (logic 0.260ns (13.762%)  route 1.628ns (86.238%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          1.628     1.888    vera0/adrBus_IBUF[3]
    SLICE_X47Y5          FDRE                                         r  vera0/rdaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.893ns  (logic 0.257ns (13.556%)  route 1.637ns (86.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          1.637     1.893    vera0/adrBus_IBUF[0]
    SLICE_X47Y4          FDRE                                         r  vera0/rdaddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.247ns (12.249%)  route 1.770ns (87.751%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          1.770     2.017    vera0/adrBus_IBUF[1]
    SLICE_X47Y4          FDRE                                         r  vera0/rdaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y4          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.261ns (12.182%)  route 1.882ns (87.818%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          1.882     2.143    vera0/adrBus_IBUF[4]
    SLICE_X47Y5          FDRE                                         r  vera0/rdaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/rdaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rdclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.843ns  (logic 0.270ns (9.488%)  route 2.573ns (90.512%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          2.573     2.843    vera0/adrBus_IBUF[2]
    SLICE_X47Y5          FDRE                                         r  vera0/rdaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rdclk rise edge)      0.000     0.000 r  
    SLICE_X47Y5          FDRE                         0.000     0.000 r  vera0/rdaddr_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wrclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/wraddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 1.502ns (20.756%)  route 5.735ns (79.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          5.735     7.237    vera0/adrBus_IBUF[2]
    SLICE_X46Y5          FDRE                                         r  vera0/wraddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[2]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/wraddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.752ns  (logic 1.493ns (25.962%)  route 4.259ns (74.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          4.259     5.752    vera0/adrBus_IBUF[4]
    SLICE_X46Y5          FDRE                                         r  vera0/wraddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/wraddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.306ns  (logic 1.479ns (27.875%)  route 3.827ns (72.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         1.479     1.479 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          3.827     5.306    vera0/adrBus_IBUF[1]
    SLICE_X46Y4          FDRE                                         r  vera0/wraddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/wraddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.193ns  (logic 1.489ns (28.670%)  route 3.704ns (71.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          3.704     5.193    vera0/adrBus_IBUF[0]
    SLICE_X46Y4          FDRE                                         r  vera0/wraddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/wraddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.105ns  (logic 1.492ns (29.228%)  route 3.613ns (70.772%))
  Logic Levels:           1  (IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          3.613     5.105    vera0/adrBus_IBUF[3]
    SLICE_X46Y5          FDRE                                         r  vera0/wraddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adrBus[3]
                            (input port)
  Destination:            vera0/wraddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.828ns  (logic 0.260ns (14.216%)  route 1.568ns (85.784%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  adrBus[3] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[3]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  adrBus_IBUF[3]_inst/O
                         net (fo=11, routed)          1.568     1.828    vera0/adrBus_IBUF[3]
    SLICE_X46Y5          FDRE                                         r  vera0/wraddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[3]/C

Slack:                    inf
  Source:                 adrBus[0]
                            (input port)
  Destination:            vera0/wraddr_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.833ns  (logic 0.257ns (14.001%)  route 1.576ns (85.999%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  adrBus[0] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  adrBus_IBUF[0]_inst/O
                         net (fo=90, routed)          1.576     1.833    vera0/adrBus_IBUF[0]
    SLICE_X46Y4          FDRE                                         r  vera0/wraddr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[0]/C

Slack:                    inf
  Source:                 adrBus[1]
                            (input port)
  Destination:            vera0/wraddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.247ns (12.627%)  route 1.709ns (87.373%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  adrBus[1] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[1]
    P1                   IBUF (Prop_ibuf_I_O)         0.247     0.247 r  adrBus_IBUF[1]_inst/O
                         net (fo=65, routed)          1.709     1.956    vera0/adrBus_IBUF[1]
    SLICE_X46Y4          FDRE                                         r  vera0/wraddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y4          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[1]/C

Slack:                    inf
  Source:                 adrBus[4]
                            (input port)
  Destination:            vera0/wraddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.083ns  (logic 0.261ns (12.535%)  route 1.822ns (87.465%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  adrBus[4] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[4]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  adrBus_IBUF[4]_inst/O
                         net (fo=10, routed)          1.822     2.083    vera0/adrBus_IBUF[4]
    SLICE_X46Y5          FDRE                                         r  vera0/wraddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[4]/C

Slack:                    inf
  Source:                 adrBus[2]
                            (input port)
  Destination:            vera0/wraddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wrclk  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.783ns  (logic 0.270ns (9.694%)  route 2.513ns (90.306%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  adrBus[2] (IN)
                         net (fo=0)                   0.000     0.000    adrBus[2]
    D8                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  adrBus_IBUF[2]_inst/O
                         net (fo=33, routed)          2.513     2.783    vera0/adrBus_IBUF[2]
    SLICE_X46Y5          FDRE                                         r  vera0/wraddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrclk rise edge)      0.000     0.000 r  
    SLICE_X46Y5          FDRE                         0.000     0.000 r  vera0/wraddr_r_reg[2]/C





