Port
led[0];2
led[1];2
uart_tx;2
clk;1
key;1
uart_rx;1

Inst
BKCL_auto_0;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_1;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_2;gopBKCL
Pin
CAL_ACT_N;1

Inst
GRS_INST/grs;gopGRS
Pin
GRS_N;1

Inst
cnt[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/N32_28/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
clkbufg_0/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
cnt[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/tx_busy_reg/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_tx/uart_tx_or_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst/N11_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst/N11_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
key_filter_inst/N11_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/N32_34/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst/N32_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst/cnt_20ms[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/N127_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst/cnt_20ms[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/key_flag/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst/cnt_20ms[10]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst/cnt_20ms[12]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst/cnt_20ms[14]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst/cnt_20ms[16]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
key_filter_inst/cnt_20ms[18]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/uart_data_gen/N5_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_filter_inst/N32_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
key_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
led_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
led_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
led_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
led_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
uart_rx_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
uart_rx_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
uart_top_inst/receive_data[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/receive_data[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/N127_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/N155/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/N127_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/N171_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/N171_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
uart_top_inst/u_uart_rx/clk_div_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_bit_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/clk_div_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_rx/clk_div_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_rx/clk_div_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_rx/clk_div_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_bit_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_bit_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[5]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[6]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data[7]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/uart_data_gen/N19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/N32_32/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/rx_data_reg[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_rx/N13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/N39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/N28_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/rx_state_3/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_top_inst/u_uart_rx/rx_state_fsm[2:0]_16_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/N29_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_rx/uart_rx_1d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_rx/uart_rx_2d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_tx/N132_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_tx/N38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_tx/N132_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_tx/N114_13/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
uart_top_inst/u_uart_tx/N114_16/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
uart_top_inst/u_uart_tx/clk_div_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/uart_tx/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_en/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/clk_div_cnt[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_tx/clk_div_cnt[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_tx/clk_div_cnt[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_tx/clk_div_cnt[8]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_bit_cnt[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_bit_cnt[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/N114_128/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/u_uart_tx/tx_pluse_reg/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_state_1/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_state_2/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_state_4/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_state_3/opit_0_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
uart_top_inst/uart_data_gen/write_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_state_0/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/N16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/uart_data_gen/N96_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
cnt_keyen/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/N114_39_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/uart_data_gen/N114_66_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/uart_data_gen/write_pluse/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/N114_122_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/uart_data_gen/data_num[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/N96/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/uart_data_gen/data_num[2]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/uart_data_gen/data_num[4]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/uart_data_gen/data_num[6]/opit_0_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
uart_top_inst/uart_data_gen/data_num[7]/opit_0_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/work_en/opit_0_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/work_en_1d/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/tx_bit_cnt[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_data[6]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_data[5]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
uart_top_inst/u_uart_tx/N166/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_top_inst/uart_data_gen/write_data[7]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
key_filter_inst/cnt_20ms[19]/opit_0_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
uart_top_inst/uart_data_gen/write_en/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
N15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
uart_tx_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
uart_tx_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Net
N15;
_N0;
clk;
clk_ibuf/ntD;
key;
key_filter_inst/_N110;
key_filter_inst/_N112;
key_filter_inst/_N114;
key_filter_inst/_N116;
key_filter_inst/_N118;
key_filter_inst/_N120;
key_filter_inst/_N122;
key_filter_inst/_N124;
key_filter_inst/_N126;
key_filter_inst/_N614;
key_filter_inst/_N621;
key_filter_inst/_N625;
key_filter_inst/_N629;
key_filter_inst/_N631;
key_filter_inst/_N632;
key_flag;
key_ibuf/ntD;
led_obuf[0]/ntO;
led_obuf[1]/ntO;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_key;
nt_uart_rx;
nt_uart_tx;
ntclkbufg_0;
uart_rx;
uart_rx_ibuf/ntD;
uart_top_inst/tx_en;
uart_top_inst/u_uart_rx/N13;
uart_top_inst/u_uart_rx/N39;
uart_top_inst/u_uart_rx/N155;
uart_top_inst/u_uart_rx/N171;
uart_top_inst/u_uart_rx/_N92;
uart_top_inst/u_uart_rx/_N94;
uart_top_inst/u_uart_rx/_N96;
uart_top_inst/u_uart_rx/_N520;
uart_top_inst/u_uart_rx/_N669;
uart_top_inst/u_uart_rx/_N671;
uart_top_inst/u_uart_rx/_N673;
uart_top_inst/u_uart_rx/_N678;
uart_top_inst/u_uart_rx/rx_state_0;
uart_top_inst/u_uart_rx/rx_state_1;
uart_top_inst/u_uart_rx/rx_state_2;
uart_top_inst/u_uart_rx/rx_state_3;
uart_top_inst/u_uart_rx/rx_state_4;
uart_top_inst/u_uart_rx/uart_rx_1d;
uart_top_inst/u_uart_rx/uart_rx_2d;
uart_top_inst/u_uart_tx/N16;
uart_top_inst/u_uart_tx/N38;
uart_top_inst/u_uart_tx/N166;
uart_top_inst/u_uart_tx/_N101;
uart_top_inst/u_uart_tx/_N103;
uart_top_inst/u_uart_tx/_N105;
uart_top_inst/u_uart_tx/_N319;
uart_top_inst/u_uart_tx/_N322;
uart_top_inst/u_uart_tx/_N646;
uart_top_inst/u_uart_tx/_N648;
uart_top_inst/u_uart_tx/tx_en;
uart_top_inst/u_uart_tx/tx_pluse_reg;
uart_top_inst/u_uart_tx/tx_state_0;
uart_top_inst/u_uart_tx/tx_state_1;
uart_top_inst/u_uart_tx/tx_state_2;
uart_top_inst/u_uart_tx/tx_state_3;
uart_top_inst/u_uart_tx/tx_state_4;
uart_top_inst/u_uart_tx/uart_tx_or;
uart_top_inst/uart_data_gen/N19;
uart_top_inst/uart_data_gen/N96;
uart_top_inst/uart_data_gen/_N76;
uart_top_inst/uart_data_gen/_N78;
uart_top_inst/uart_data_gen/_N80;
uart_top_inst/uart_data_gen/_N171;
uart_top_inst/uart_data_gen/_N198;
uart_top_inst/uart_data_gen/_N231;
uart_top_inst/uart_data_gen/_N244;
uart_top_inst/uart_data_gen/_N519;
uart_top_inst/uart_data_gen/_N638;
uart_top_inst/uart_data_gen/tx_busy_reg;
uart_top_inst/uart_data_gen/work_en;
uart_top_inst/uart_data_gen/work_en_1d;
uart_top_inst/uart_data_gen/write_pluse;
uart_tx;
uart_tx_obuf/ntO;
cnt[0];
cnt[1];
cnt[2];
cnt[3];
cnt[4];
key_filter_inst/N11 [1];
key_filter_inst/N11 [2];
key_filter_inst/N11 [3];
key_filter_inst/N11 [4];
key_filter_inst/N11 [5];
key_filter_inst/cnt_20ms [0];
key_filter_inst/cnt_20ms [1];
key_filter_inst/cnt_20ms [2];
key_filter_inst/cnt_20ms [3];
key_filter_inst/cnt_20ms [4];
key_filter_inst/cnt_20ms [5];
key_filter_inst/cnt_20ms [6];
key_filter_inst/cnt_20ms [7];
key_filter_inst/cnt_20ms [8];
key_filter_inst/cnt_20ms [9];
key_filter_inst/cnt_20ms [10];
key_filter_inst/cnt_20ms [11];
key_filter_inst/cnt_20ms [12];
key_filter_inst/cnt_20ms [13];
key_filter_inst/cnt_20ms [14];
key_filter_inst/cnt_20ms [15];
key_filter_inst/cnt_20ms [16];
key_filter_inst/cnt_20ms [17];
key_filter_inst/cnt_20ms [18];
key_filter_inst/cnt_20ms [19];
led[0];
led[1];
nt_led[0];
nt_led[1];
uart_top_inst/receive_data [0];
uart_top_inst/receive_data [1];
uart_top_inst/receive_data [2];
uart_top_inst/receive_data [3];
uart_top_inst/receive_data [4];
uart_top_inst/receive_data [5];
uart_top_inst/receive_data [6];
uart_top_inst/receive_data [7];
uart_top_inst/rx_data [0];
uart_top_inst/rx_data [1];
uart_top_inst/rx_data [2];
uart_top_inst/rx_data [3];
uart_top_inst/rx_data [4];
uart_top_inst/rx_data [5];
uart_top_inst/rx_data [6];
uart_top_inst/rx_data [7];
uart_top_inst/tx_data [0];
uart_top_inst/tx_data [1];
uart_top_inst/tx_data [2];
uart_top_inst/tx_data [3];
uart_top_inst/tx_data [4];
uart_top_inst/tx_data [5];
uart_top_inst/tx_data [6];
uart_top_inst/tx_data [7];
uart_top_inst/u_uart_rx/N179 [1];
uart_top_inst/u_uart_rx/clk_div_cnt [0];
uart_top_inst/u_uart_rx/clk_div_cnt [1];
uart_top_inst/u_uart_rx/clk_div_cnt [2];
uart_top_inst/u_uart_rx/clk_div_cnt [3];
uart_top_inst/u_uart_rx/clk_div_cnt [4];
uart_top_inst/u_uart_rx/clk_div_cnt [5];
uart_top_inst/u_uart_rx/clk_div_cnt [6];
uart_top_inst/u_uart_rx/clk_div_cnt [7];
uart_top_inst/u_uart_rx/clk_div_cnt [8];
uart_top_inst/u_uart_rx/rx_bit_cnt [0];
uart_top_inst/u_uart_rx/rx_bit_cnt [1];
uart_top_inst/u_uart_rx/rx_bit_cnt [2];
uart_top_inst/u_uart_rx/rx_data_reg [0];
uart_top_inst/u_uart_rx/rx_data_reg [1];
uart_top_inst/u_uart_rx/rx_data_reg [2];
uart_top_inst/u_uart_rx/rx_data_reg [3];
uart_top_inst/u_uart_rx/rx_data_reg [4];
uart_top_inst/u_uart_rx/rx_data_reg [5];
uart_top_inst/u_uart_rx/rx_data_reg [6];
uart_top_inst/u_uart_rx/rx_data_reg [7];
uart_top_inst/u_uart_tx/N189 [0];
uart_top_inst/u_uart_tx/clk_div_cnt [0];
uart_top_inst/u_uart_tx/clk_div_cnt [1];
uart_top_inst/u_uart_tx/clk_div_cnt [2];
uart_top_inst/u_uart_tx/clk_div_cnt [3];
uart_top_inst/u_uart_tx/clk_div_cnt [4];
uart_top_inst/u_uart_tx/clk_div_cnt [5];
uart_top_inst/u_uart_tx/clk_div_cnt [6];
uart_top_inst/u_uart_tx/clk_div_cnt [7];
uart_top_inst/u_uart_tx/clk_div_cnt [8];
uart_top_inst/u_uart_tx/tx_bit_cnt [0];
uart_top_inst/u_uart_tx/tx_bit_cnt [1];
uart_top_inst/u_uart_tx/tx_bit_cnt [2];
uart_top_inst/uart_data_gen/data_num [0];
uart_top_inst/uart_data_gen/data_num [1];
uart_top_inst/uart_data_gen/data_num [2];
uart_top_inst/uart_data_gen/data_num [3];
uart_top_inst/uart_data_gen/data_num [4];
uart_top_inst/uart_data_gen/data_num [5];
uart_top_inst/uart_data_gen/data_num [6];
uart_top_inst/uart_data_gen/data_num [7];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;

Clock
key_uart|clk;1000


