{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621679554938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621679554939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 15:02:32 2021 " "Processing started: Sat May 22 15:02:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621679554939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621679554939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off amps -c amps " "Command: quartus_map --read_settings_files=on --write_settings_files=off amps -c amps" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621679554939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1621679555581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amps.bdf 1 1 " "Found 1 design units, including 1 entities, in source file amps.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 amps " "Found entity 1: amps" {  } { { "amps.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621679555628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621679555633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 3 3 " "Found 3 design units, including 3 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555636 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "dds.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/dds.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555636 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "dds.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/dds.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621679555636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621679555638 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wgp.v(110) " "Verilog HDL warning at wgp.v(110): extended using \"x\" or \"z\"" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621679555640 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wgp.v(111) " "Verilog HDL warning at wgp.v(111): extended using \"x\" or \"z\"" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1621679555640 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wgp.v(100) " "Verilog HDL information at wgp.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1621679555640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wgp.v 1 1 " "Found 1 design units, including 1 entities, in source file wgp.v" { { "Info" "ISGN_ENTITY_NAME" "1 wgp " "Found entity 1: wgp" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621679555640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "as.v 1 1 " "Found 1 design units, including 1 entities, in source file as.v" { { "Info" "ISGN_ENTITY_NAME" "1 as " "Found entity 1: as" {  } { { "as.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/as.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621679555643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621679555643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "amps " "Elaborating entity \"amps\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621679555672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst10 " "Elaborating entity \"7476\" for hierarchy \"7476:inst10\"" {  } { { "amps.bdf" "inst10" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 568 640 760 760 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst10 " "Elaborated megafunction instantiation \"7476:inst10\"" {  } { { "amps.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 568 640 760 760 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621679555712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst6 " "Elaborating entity \"74193\" for hierarchy \"74193:inst6\"" {  } { { "amps.bdf" "inst6" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 808 472 632 928 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst6 " "Elaborated megafunction instantiation \"74193:inst6\"" {  } { { "amps.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 808 472 632 928 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621679555759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "as as:inst5 " "Elaborating entity \"as\" for hierarchy \"as:inst5\"" {  } { { "amps.bdf" "inst5" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 376 1032 1248 456 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:inst16 " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:inst16\"" {  } { { "amps.bdf" "inst16" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 248 832 1000 360 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wgp wgp:inst17 " "Elaborating entity \"wgp\" for hierarchy \"wgp:inst17\"" {  } { { "amps.bdf" "inst17" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 248 416 640 360 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(20) " "Verilog HDL assignment warning at wgp.v(20): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555794 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(21) " "Verilog HDL assignment warning at wgp.v(21): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555794 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(41) " "Verilog HDL assignment warning at wgp.v(41): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555795 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(42) " "Verilog HDL assignment warning at wgp.v(42): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555795 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(49) " "Verilog HDL assignment warning at wgp.v(49): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555796 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(76) " "Verilog HDL assignment warning at wgp.v(76): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555797 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(77) " "Verilog HDL assignment warning at wgp.v(77): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555798 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(85) " "Verilog HDL assignment warning at wgp.v(85): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555798 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(86) " "Verilog HDL assignment warning at wgp.v(86): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555799 "|amps|wgp:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wgp.v(95) " "Verilog HDL assignment warning at wgp.v(95): truncated value with size 32 to match size of target (8)" {  } { { "wgp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/wgp.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555799 "|amps|wgp:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst14 " "Elaborating entity \"counter\" for hierarchy \"counter:inst14\"" {  } { { "amps.bdf" "inst14" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 56 200 344 240 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(18) " "Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555826 "|amps|counter:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.v(19) " "Verilog HDL assignment warning at counter.v(19): truncated value with size 32 to match size of target (8)" {  } { { "counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621679555827 "|amps|counter:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds dds:inst15 " "Elaborating entity \"dds\" for hierarchy \"dds:inst15\"" {  } { { "amps.bdf" "inst15" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 384 184 368 496 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder dds:inst15\|adder:a " "Elaborating entity \"adder\" for hierarchy \"dds:inst15\|adder:a\"" {  } { { "dds.v" "a" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/dds.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register dds:inst15\|register:r " "Elaborating entity \"register\" for hierarchy \"dds:inst15\|register:r\"" {  } { { "dds.v" "r" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/dds.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555883 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst13 rom " "Node instance \"inst13\" instantiates undefined entity \"rom\"" {  } { { "amps.bdf" "inst13" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/amps.bdf" { { 384 424 640 512 "inst13" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621679555893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/output_files/amps.map.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab3_Q/Amplitude Selector/output_files/amps.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1621679555994 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621679556042 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 22 15:02:36 2021 " "Processing ended: Sat May 22 15:02:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621679556042 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621679556042 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621679556042 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621679556042 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621679556666 ""}
