// Seed: 683431543
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wire id_6, id_7;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output logic id_4
);
  always begin
    id_4 <= ~1;
  end : id_6
  wire id_7, id_8, id_9;
  supply0 id_10 = 1'b0, id_11;
  module_0(
      id_11, id_7, id_7
  );
  uwire id_12 id_13;
  wire id_14, id_15, id_16;
  assign id_13 = id_10;
endmodule
