|Ethernet
reset_n => reset_n.IN1
fpga_gclk => fpga_gclk.IN2
e_reset <= <VCC>
e_mdc <= <GND>
e_mdio <> <UNC>
e_rxc => e_rxc.IN2
e_rxdv => e_rxdv.IN1
e_rxer => ~NO_FANOUT~
e_rxd[0] => e_rxd[0].IN1
e_rxd[1] => e_rxd[1].IN1
e_rxd[2] => e_rxd[2].IN1
e_rxd[3] => e_rxd[3].IN1
e_rxd[4] => e_rxd[4].IN1
e_rxd[5] => e_rxd[5].IN1
e_rxd[6] => e_rxd[6].IN1
e_rxd[7] => e_rxd[7].IN1
e_txc => ~NO_FANOUT~
e_gtxc <= e_rxc.DB_MAX_OUTPUT_PORT_TYPE
e_txen <= udp:u1.e_txen
e_txer <= udp:u1.e_txer
e_txd[0] <= udp:u1.e_txd
e_txd[1] <= udp:u1.e_txd
e_txd[2] <= udp:u1.e_txd
e_txd[3] <= udp:u1.e_txd
e_txd[4] <= udp:u1.e_txd
e_txd[5] <= udp:u1.e_txd
e_txd[6] <= udp:u1.e_txd
e_txd[7] <= udp:u1.e_txd


|Ethernet|udp:u1
reset_n => reset_n.IN1
tx_trig => tx_trig.IN1
e_rxc => e_rxc.IN3
e_rxd[0] => e_rxd[0].IN1
e_rxd[1] => e_rxd[1].IN1
e_rxd[2] => e_rxd[2].IN1
e_rxd[3] => e_rxd[3].IN1
e_rxd[4] => e_rxd[4].IN1
e_rxd[5] => e_rxd[5].IN1
e_rxd[6] => e_rxd[6].IN1
e_rxd[7] => e_rxd[7].IN1
e_rxdv => e_rxdv.IN1
data_o_valid <= iprecieve:iprecieve_inst.data_o_valid
ram_wr_data[0] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[1] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[2] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[3] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[4] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[5] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[6] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[7] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[8] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[9] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[10] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[11] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[12] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[13] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[14] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[15] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[16] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[17] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[18] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[19] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[20] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[21] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[22] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[23] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[24] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[25] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[26] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[27] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[28] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[29] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[30] <= iprecieve:iprecieve_inst.data_o
ram_wr_data[31] <= iprecieve:iprecieve_inst.data_o
rx_total_length[0] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[1] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[2] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[3] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[4] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[5] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[6] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[7] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[8] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[9] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[10] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[11] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[12] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[13] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[14] <= iprecieve:iprecieve_inst.rx_total_length
rx_total_length[15] <= iprecieve:iprecieve_inst.rx_total_length
mydata_num[0] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[1] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[2] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[3] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[4] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[5] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[6] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[7] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[8] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[9] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[10] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[11] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[12] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[13] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[14] <= iprecieve:iprecieve_inst.mydata_num
mydata_num[15] <= iprecieve:iprecieve_inst.mydata_num
rx_state[0] <= iprecieve:iprecieve_inst.rx_state
rx_state[1] <= iprecieve:iprecieve_inst.rx_state
rx_state[2] <= iprecieve:iprecieve_inst.rx_state
rx_state[3] <= iprecieve:iprecieve_inst.rx_state
rx_data_length[0] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[1] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[2] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[3] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[4] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[5] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[6] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[7] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[8] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[9] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[10] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[11] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[12] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[13] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[14] <= iprecieve:iprecieve_inst.rx_data_length
rx_data_length[15] <= iprecieve:iprecieve_inst.rx_data_length
ram_wr_addr[0] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[1] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[2] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[3] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[4] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[5] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[6] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[7] <= iprecieve:iprecieve_inst.ram_wr_addr
ram_wr_addr[8] <= iprecieve:iprecieve_inst.ram_wr_addr
e_txen <= ipsend:ipsend_inst.txen
e_txd[0] <= e_txd[0].DB_MAX_OUTPUT_PORT_TYPE
e_txd[1] <= e_txd[1].DB_MAX_OUTPUT_PORT_TYPE
e_txd[2] <= e_txd[2].DB_MAX_OUTPUT_PORT_TYPE
e_txd[3] <= e_txd[3].DB_MAX_OUTPUT_PORT_TYPE
e_txd[4] <= e_txd[4].DB_MAX_OUTPUT_PORT_TYPE
e_txd[5] <= e_txd[5].DB_MAX_OUTPUT_PORT_TYPE
e_txd[6] <= e_txd[6].DB_MAX_OUTPUT_PORT_TYPE
e_txd[7] <= e_txd[7].DB_MAX_OUTPUT_PORT_TYPE
e_txer <= ipsend:ipsend_inst.txer
ram_rd_data[0] => ram_rd_data[0].IN1
ram_rd_data[1] => ram_rd_data[1].IN1
ram_rd_data[2] => ram_rd_data[2].IN1
ram_rd_data[3] => ram_rd_data[3].IN1
ram_rd_data[4] => ram_rd_data[4].IN1
ram_rd_data[5] => ram_rd_data[5].IN1
ram_rd_data[6] => ram_rd_data[6].IN1
ram_rd_data[7] => ram_rd_data[7].IN1
ram_rd_data[8] => ram_rd_data[8].IN1
ram_rd_data[9] => ram_rd_data[9].IN1
ram_rd_data[10] => ram_rd_data[10].IN1
ram_rd_data[11] => ram_rd_data[11].IN1
ram_rd_data[12] => ram_rd_data[12].IN1
ram_rd_data[13] => ram_rd_data[13].IN1
ram_rd_data[14] => ram_rd_data[14].IN1
ram_rd_data[15] => ram_rd_data[15].IN1
ram_rd_data[16] => ram_rd_data[16].IN1
ram_rd_data[17] => ram_rd_data[17].IN1
ram_rd_data[18] => ram_rd_data[18].IN1
ram_rd_data[19] => ram_rd_data[19].IN1
ram_rd_data[20] => ram_rd_data[20].IN1
ram_rd_data[21] => ram_rd_data[21].IN1
ram_rd_data[22] => ram_rd_data[22].IN1
ram_rd_data[23] => ram_rd_data[23].IN1
ram_rd_data[24] => ram_rd_data[24].IN1
ram_rd_data[25] => ram_rd_data[25].IN1
ram_rd_data[26] => ram_rd_data[26].IN1
ram_rd_data[27] => ram_rd_data[27].IN1
ram_rd_data[28] => ram_rd_data[28].IN1
ram_rd_data[29] => ram_rd_data[29].IN1
ram_rd_data[30] => ram_rd_data[30].IN1
ram_rd_data[31] => ram_rd_data[31].IN1
tx_state[0] <= ipsend:ipsend_inst.tx_state
tx_state[1] <= ipsend:ipsend_inst.tx_state
tx_state[2] <= ipsend:ipsend_inst.tx_state
tx_state[3] <= ipsend:ipsend_inst.tx_state
datain_reg[0] <= <GND>
datain_reg[1] <= <GND>
datain_reg[2] <= <GND>
datain_reg[3] <= <GND>
datain_reg[4] <= <GND>
datain_reg[5] <= <GND>
datain_reg[6] <= <GND>
datain_reg[7] <= <GND>
datain_reg[8] <= <GND>
datain_reg[9] <= <GND>
datain_reg[10] <= <GND>
datain_reg[11] <= <GND>
datain_reg[12] <= <GND>
datain_reg[13] <= <GND>
datain_reg[14] <= <GND>
datain_reg[15] <= <GND>
datain_reg[16] <= <GND>
datain_reg[17] <= <GND>
datain_reg[18] <= <GND>
datain_reg[19] <= <GND>
datain_reg[20] <= <GND>
datain_reg[21] <= <GND>
datain_reg[22] <= <GND>
datain_reg[23] <= <GND>
datain_reg[24] <= <GND>
datain_reg[25] <= <GND>
datain_reg[26] <= <GND>
datain_reg[27] <= <GND>
datain_reg[28] <= <GND>
datain_reg[29] <= <GND>
datain_reg[30] <= <GND>
datain_reg[31] <= <GND>
tx_data_length[0] => tx_data_length[0].IN1
tx_data_length[1] => tx_data_length[1].IN1
tx_data_length[2] => tx_data_length[2].IN1
tx_data_length[3] => tx_data_length[3].IN1
tx_data_length[4] => tx_data_length[4].IN1
tx_data_length[5] => tx_data_length[5].IN1
tx_data_length[6] => tx_data_length[6].IN1
tx_data_length[7] => tx_data_length[7].IN1
tx_data_length[8] => tx_data_length[8].IN1
tx_data_length[9] => tx_data_length[9].IN1
tx_data_length[10] => tx_data_length[10].IN1
tx_data_length[11] => tx_data_length[11].IN1
tx_data_length[12] => tx_data_length[12].IN1
tx_data_length[13] => tx_data_length[13].IN1
tx_data_length[14] => tx_data_length[14].IN1
tx_data_length[15] => tx_data_length[15].IN1
tx_total_length[0] => tx_total_length[0].IN1
tx_total_length[1] => tx_total_length[1].IN1
tx_total_length[2] => tx_total_length[2].IN1
tx_total_length[3] => tx_total_length[3].IN1
tx_total_length[4] => tx_total_length[4].IN1
tx_total_length[5] => tx_total_length[5].IN1
tx_total_length[6] => tx_total_length[6].IN1
tx_total_length[7] => tx_total_length[7].IN1
tx_total_length[8] => tx_total_length[8].IN1
tx_total_length[9] => tx_total_length[9].IN1
tx_total_length[10] => tx_total_length[10].IN1
tx_total_length[11] => tx_total_length[11].IN1
tx_total_length[12] => tx_total_length[12].IN1
tx_total_length[13] => tx_total_length[13].IN1
tx_total_length[14] => tx_total_length[14].IN1
tx_total_length[15] => tx_total_length[15].IN1
ram_rd_addr[0] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[1] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[2] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[3] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[4] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[5] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[6] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[7] <= ipsend:ipsend_inst.ram_rd_addr
ram_rd_addr[8] <= ipsend:ipsend_inst.ram_rd_addr
data_receive <= iprecieve:iprecieve_inst.data_receive


|Ethernet|udp:u1|ipsend:ipsend_inst
clk => ip_header[0][0].CLK
clk => ip_header[0][1].CLK
clk => ip_header[0][2].CLK
clk => ip_header[0][3].CLK
clk => ip_header[0][4].CLK
clk => ip_header[0][5].CLK
clk => ip_header[0][6].CLK
clk => ip_header[0][7].CLK
clk => ip_header[0][8].CLK
clk => ip_header[0][9].CLK
clk => ip_header[0][10].CLK
clk => ip_header[0][11].CLK
clk => ip_header[0][12].CLK
clk => ip_header[0][13].CLK
clk => ip_header[0][14].CLK
clk => ip_header[0][15].CLK
clk => ip_header[0][16].CLK
clk => ip_header[0][17].CLK
clk => ip_header[0][18].CLK
clk => ip_header[0][19].CLK
clk => ip_header[0][20].CLK
clk => ip_header[0][21].CLK
clk => ip_header[0][22].CLK
clk => ip_header[0][23].CLK
clk => ip_header[0][24].CLK
clk => ip_header[0][25].CLK
clk => ip_header[0][26].CLK
clk => ip_header[0][27].CLK
clk => ip_header[0][28].CLK
clk => ip_header[0][29].CLK
clk => ip_header[0][30].CLK
clk => ip_header[0][31].CLK
clk => ip_header[1][0].CLK
clk => ip_header[1][1].CLK
clk => ip_header[1][2].CLK
clk => ip_header[1][3].CLK
clk => ip_header[1][4].CLK
clk => ip_header[1][5].CLK
clk => ip_header[1][6].CLK
clk => ip_header[1][7].CLK
clk => ip_header[1][8].CLK
clk => ip_header[1][9].CLK
clk => ip_header[1][10].CLK
clk => ip_header[1][11].CLK
clk => ip_header[1][12].CLK
clk => ip_header[1][13].CLK
clk => ip_header[1][14].CLK
clk => ip_header[1][15].CLK
clk => ip_header[1][16].CLK
clk => ip_header[1][17].CLK
clk => ip_header[1][18].CLK
clk => ip_header[1][19].CLK
clk => ip_header[1][20].CLK
clk => ip_header[1][21].CLK
clk => ip_header[1][22].CLK
clk => ip_header[1][23].CLK
clk => ip_header[1][24].CLK
clk => ip_header[1][25].CLK
clk => ip_header[1][26].CLK
clk => ip_header[1][27].CLK
clk => ip_header[1][28].CLK
clk => ip_header[1][29].CLK
clk => ip_header[1][30].CLK
clk => ip_header[1][31].CLK
clk => ip_header[2][0].CLK
clk => ip_header[2][1].CLK
clk => ip_header[2][2].CLK
clk => ip_header[2][3].CLK
clk => ip_header[2][4].CLK
clk => ip_header[2][5].CLK
clk => ip_header[2][6].CLK
clk => ip_header[2][7].CLK
clk => ip_header[2][8].CLK
clk => ip_header[2][9].CLK
clk => ip_header[2][10].CLK
clk => ip_header[2][11].CLK
clk => ip_header[2][12].CLK
clk => ip_header[2][13].CLK
clk => ip_header[2][14].CLK
clk => ip_header[2][15].CLK
clk => ip_header[2][16].CLK
clk => ip_header[2][17].CLK
clk => ip_header[2][18].CLK
clk => ip_header[2][19].CLK
clk => ip_header[2][20].CLK
clk => ip_header[2][21].CLK
clk => ip_header[2][22].CLK
clk => ip_header[2][23].CLK
clk => ip_header[2][24].CLK
clk => ip_header[2][25].CLK
clk => ip_header[2][26].CLK
clk => ip_header[2][27].CLK
clk => ip_header[2][28].CLK
clk => ip_header[2][29].CLK
clk => ip_header[2][30].CLK
clk => ip_header[2][31].CLK
clk => ip_header[3][0].CLK
clk => ip_header[3][1].CLK
clk => ip_header[3][2].CLK
clk => ip_header[3][3].CLK
clk => ip_header[3][4].CLK
clk => ip_header[3][5].CLK
clk => ip_header[3][6].CLK
clk => ip_header[3][7].CLK
clk => ip_header[3][8].CLK
clk => ip_header[3][9].CLK
clk => ip_header[3][10].CLK
clk => ip_header[3][11].CLK
clk => ip_header[3][12].CLK
clk => ip_header[3][13].CLK
clk => ip_header[3][14].CLK
clk => ip_header[3][15].CLK
clk => ip_header[3][16].CLK
clk => ip_header[3][17].CLK
clk => ip_header[3][18].CLK
clk => ip_header[3][19].CLK
clk => ip_header[3][20].CLK
clk => ip_header[3][21].CLK
clk => ip_header[3][22].CLK
clk => ip_header[3][23].CLK
clk => ip_header[3][24].CLK
clk => ip_header[3][25].CLK
clk => ip_header[3][26].CLK
clk => ip_header[3][27].CLK
clk => ip_header[3][28].CLK
clk => ip_header[3][29].CLK
clk => ip_header[3][30].CLK
clk => ip_header[3][31].CLK
clk => ip_header[4][0].CLK
clk => ip_header[4][1].CLK
clk => ip_header[4][2].CLK
clk => ip_header[4][3].CLK
clk => ip_header[4][4].CLK
clk => ip_header[4][5].CLK
clk => ip_header[4][6].CLK
clk => ip_header[4][7].CLK
clk => ip_header[4][8].CLK
clk => ip_header[4][9].CLK
clk => ip_header[4][10].CLK
clk => ip_header[4][11].CLK
clk => ip_header[4][12].CLK
clk => ip_header[4][13].CLK
clk => ip_header[4][14].CLK
clk => ip_header[4][15].CLK
clk => ip_header[4][16].CLK
clk => ip_header[4][17].CLK
clk => ip_header[4][18].CLK
clk => ip_header[4][19].CLK
clk => ip_header[4][20].CLK
clk => ip_header[4][21].CLK
clk => ip_header[4][22].CLK
clk => ip_header[4][23].CLK
clk => ip_header[4][24].CLK
clk => ip_header[4][25].CLK
clk => ip_header[4][26].CLK
clk => ip_header[4][27].CLK
clk => ip_header[4][28].CLK
clk => ip_header[4][29].CLK
clk => ip_header[4][30].CLK
clk => ip_header[4][31].CLK
clk => ip_header[5][0].CLK
clk => ip_header[5][1].CLK
clk => ip_header[5][2].CLK
clk => ip_header[5][3].CLK
clk => ip_header[5][4].CLK
clk => ip_header[5][5].CLK
clk => ip_header[5][6].CLK
clk => ip_header[5][7].CLK
clk => ip_header[5][8].CLK
clk => ip_header[5][9].CLK
clk => ip_header[5][10].CLK
clk => ip_header[5][11].CLK
clk => ip_header[5][12].CLK
clk => ip_header[5][13].CLK
clk => ip_header[5][14].CLK
clk => ip_header[5][15].CLK
clk => ip_header[5][16].CLK
clk => ip_header[5][17].CLK
clk => ip_header[5][18].CLK
clk => ip_header[5][19].CLK
clk => ip_header[5][20].CLK
clk => ip_header[5][21].CLK
clk => ip_header[5][22].CLK
clk => ip_header[5][23].CLK
clk => ip_header[5][24].CLK
clk => ip_header[5][25].CLK
clk => ip_header[5][26].CLK
clk => ip_header[5][27].CLK
clk => ip_header[5][28].CLK
clk => ip_header[5][29].CLK
clk => ip_header[5][30].CLK
clk => ip_header[5][31].CLK
clk => ip_header[6][0].CLK
clk => ip_header[6][1].CLK
clk => ip_header[6][2].CLK
clk => ip_header[6][3].CLK
clk => ip_header[6][4].CLK
clk => ip_header[6][5].CLK
clk => ip_header[6][6].CLK
clk => ip_header[6][7].CLK
clk => ip_header[6][8].CLK
clk => ip_header[6][9].CLK
clk => ip_header[6][10].CLK
clk => ip_header[6][11].CLK
clk => ip_header[6][12].CLK
clk => ip_header[6][13].CLK
clk => ip_header[6][14].CLK
clk => ip_header[6][15].CLK
clk => ip_header[6][16].CLK
clk => ip_header[6][17].CLK
clk => ip_header[6][18].CLK
clk => ip_header[6][19].CLK
clk => ip_header[6][20].CLK
clk => ip_header[6][21].CLK
clk => ip_header[6][22].CLK
clk => ip_header[6][23].CLK
clk => ip_header[6][24].CLK
clk => ip_header[6][25].CLK
clk => ip_header[6][26].CLK
clk => ip_header[6][27].CLK
clk => ip_header[6][28].CLK
clk => ip_header[6][29].CLK
clk => ip_header[6][30].CLK
clk => ip_header[6][31].CLK
clk => check_buffer[0].CLK
clk => check_buffer[1].CLK
clk => check_buffer[2].CLK
clk => check_buffer[3].CLK
clk => check_buffer[4].CLK
clk => check_buffer[5].CLK
clk => check_buffer[6].CLK
clk => check_buffer[7].CLK
clk => check_buffer[8].CLK
clk => check_buffer[9].CLK
clk => check_buffer[10].CLK
clk => check_buffer[11].CLK
clk => check_buffer[12].CLK
clk => check_buffer[13].CLK
clk => check_buffer[14].CLK
clk => check_buffer[15].CLK
clk => check_buffer[16].CLK
clk => check_buffer[17].CLK
clk => check_buffer[18].CLK
clk => check_buffer[19].CLK
clk => check_buffer[20].CLK
clk => check_buffer[21].CLK
clk => check_buffer[22].CLK
clk => check_buffer[23].CLK
clk => check_buffer[24].CLK
clk => check_buffer[25].CLK
clk => check_buffer[26].CLK
clk => check_buffer[27].CLK
clk => check_buffer[28].CLK
clk => check_buffer[29].CLK
clk => check_buffer[30].CLK
clk => check_buffer[31].CLK
clk => txen~reg0.CLK
clk => crcre~reg0.CLK
clk => j[0].CLK
clk => j[1].CLK
clk => j[2].CLK
clk => j[3].CLK
clk => j[4].CLK
clk => ram_rd_addr[0]~reg0.CLK
clk => ram_rd_addr[1]~reg0.CLK
clk => ram_rd_addr[2]~reg0.CLK
clk => ram_rd_addr[3]~reg0.CLK
clk => ram_rd_addr[4]~reg0.CLK
clk => ram_rd_addr[5]~reg0.CLK
clk => ram_rd_addr[6]~reg0.CLK
clk => ram_rd_addr[7]~reg0.CLK
clk => ram_rd_addr[8]~reg0.CLK
clk => tx_data_counter[0].CLK
clk => tx_data_counter[1].CLK
clk => tx_data_counter[2].CLK
clk => tx_data_counter[3].CLK
clk => tx_data_counter[4].CLK
clk => tx_data_counter[5].CLK
clk => tx_data_counter[6].CLK
clk => tx_data_counter[7].CLK
clk => tx_data_counter[8].CLK
clk => tx_data_counter[9].CLK
clk => tx_data_counter[10].CLK
clk => tx_data_counter[11].CLK
clk => tx_data_counter[12].CLK
clk => tx_data_counter[13].CLK
clk => tx_data_counter[14].CLK
clk => tx_data_counter[15].CLK
clk => txer~reg0.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => i[2].CLK
clk => i[3].CLK
clk => i[4].CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => crc_valid~reg0.CLK
clk => crcen~reg0.CLK
clk => tx_state[0]~reg0.CLK
clk => tx_state[1]~reg0.CLK
clk => tx_state[2]~reg0.CLK
clk => tx_state[3]~reg0.CLK
txen <= txen~reg0.DB_MAX_OUTPUT_PORT_TYPE
txer <= txer~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr => ~NO_FANOUT~
crc[0] => dataout.DATAB
crc[1] => dataout.DATAB
crc[2] => dataout.DATAB
crc[3] => dataout.DATAB
crc[4] => dataout.DATAB
crc[5] => dataout.DATAB
crc[6] => dataout.DATAB
crc[7] => dataout.DATAB
crc[8] => dataout.DATAB
crc[9] => dataout.DATAB
crc[10] => dataout.DATAB
crc[11] => dataout.DATAB
crc[12] => dataout.DATAB
crc[13] => dataout.DATAB
crc[14] => dataout.DATAB
crc[15] => dataout.DATAB
crc[16] => dataout.DATAB
crc[17] => dataout.DATAB
crc[18] => dataout.DATAB
crc[19] => dataout.DATAB
crc[20] => dataout.DATAB
crc[21] => dataout.DATAB
crc[22] => dataout.DATAB
crc[23] => dataout.DATAB
crc[24] => dataout.DATAB
crc[25] => dataout.DATAB
crc[26] => dataout.DATAB
crc[27] => dataout.DATAB
crc[28] => dataout.DATAB
crc[29] => dataout.DATAB
crc[30] => dataout.DATAB
crc[31] => dataout.DATAB
datain[0] => dataout.DATAB
datain[1] => dataout.DATAB
datain[2] => dataout.DATAB
datain[3] => dataout.DATAB
datain[4] => dataout.DATAB
datain[5] => dataout.DATAB
datain[6] => dataout.DATAB
datain[7] => dataout.DATAB
datain[8] => dataout.DATAB
datain[9] => dataout.DATAB
datain[10] => dataout.DATAB
datain[11] => dataout.DATAB
datain[12] => dataout.DATAB
datain[13] => dataout.DATAB
datain[14] => dataout.DATAB
datain[15] => dataout.DATAB
datain[16] => dataout.DATAB
datain[17] => dataout.DATAB
datain[18] => dataout.DATAB
datain[19] => dataout.DATAB
datain[20] => dataout.DATAB
datain[21] => dataout.DATAB
datain[22] => dataout.DATAB
datain[23] => dataout.DATAB
datain[24] => dataout.DATAB
datain[25] => dataout.DATAB
datain[26] => dataout.DATAB
datain[27] => dataout.DATAB
datain[28] => dataout.DATAB
datain[29] => dataout.DATAB
datain[30] => dataout.DATAB
datain[31] => dataout.DATAB
tx_trig => tx_state.OUTPUTSELECT
tx_trig => tx_state.OUTPUTSELECT
tx_trig => tx_state.OUTPUTSELECT
tx_trig => tx_state.OUTPUTSELECT
crcen <= crcen~reg0.DB_MAX_OUTPUT_PORT_TYPE
crcre <= crcre~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_valid <= crc_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state[0] <= tx_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state[1] <= tx_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state[2] <= tx_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_state[3] <= tx_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
datain_reg[0] <= <GND>
datain_reg[1] <= <GND>
datain_reg[2] <= <GND>
datain_reg[3] <= <GND>
datain_reg[4] <= <GND>
datain_reg[5] <= <GND>
datain_reg[6] <= <GND>
datain_reg[7] <= <GND>
datain_reg[8] <= <GND>
datain_reg[9] <= <GND>
datain_reg[10] <= <GND>
datain_reg[11] <= <GND>
datain_reg[12] <= <GND>
datain_reg[13] <= <GND>
datain_reg[14] <= <GND>
datain_reg[15] <= <GND>
datain_reg[16] <= <GND>
datain_reg[17] <= <GND>
datain_reg[18] <= <GND>
datain_reg[19] <= <GND>
datain_reg[20] <= <GND>
datain_reg[21] <= <GND>
datain_reg[22] <= <GND>
datain_reg[23] <= <GND>
datain_reg[24] <= <GND>
datain_reg[25] <= <GND>
datain_reg[26] <= <GND>
datain_reg[27] <= <GND>
datain_reg[28] <= <GND>
datain_reg[29] <= <GND>
datain_reg[30] <= <GND>
datain_reg[31] <= <GND>
tx_data_length[0] => Add12.IN32
tx_data_length[0] => ip_header[6][16].DATAIN
tx_data_length[1] => Add12.IN31
tx_data_length[1] => ip_header[6][17].DATAIN
tx_data_length[2] => Add12.IN30
tx_data_length[2] => ip_header[6][18].DATAIN
tx_data_length[3] => Add12.IN29
tx_data_length[3] => ip_header[6][19].DATAIN
tx_data_length[4] => Add12.IN28
tx_data_length[4] => ip_header[6][20].DATAIN
tx_data_length[5] => Add12.IN27
tx_data_length[5] => ip_header[6][21].DATAIN
tx_data_length[6] => Add12.IN26
tx_data_length[6] => ip_header[6][22].DATAIN
tx_data_length[7] => Add12.IN25
tx_data_length[7] => ip_header[6][23].DATAIN
tx_data_length[8] => Add12.IN24
tx_data_length[8] => ip_header[6][24].DATAIN
tx_data_length[9] => Add12.IN23
tx_data_length[9] => ip_header[6][25].DATAIN
tx_data_length[10] => Add12.IN22
tx_data_length[10] => ip_header[6][26].DATAIN
tx_data_length[11] => Add12.IN21
tx_data_length[11] => ip_header[6][27].DATAIN
tx_data_length[12] => Add12.IN20
tx_data_length[12] => ip_header[6][28].DATAIN
tx_data_length[13] => Add12.IN19
tx_data_length[13] => ip_header[6][29].DATAIN
tx_data_length[14] => Add12.IN18
tx_data_length[14] => ip_header[6][30].DATAIN
tx_data_length[15] => Add12.IN17
tx_data_length[15] => ip_header[6][31].DATAIN
tx_total_length[0] => ip_header[0][0].DATAIN
tx_total_length[1] => ip_header[0][1].DATAIN
tx_total_length[2] => ip_header[0][2].DATAIN
tx_total_length[3] => ip_header[0][3].DATAIN
tx_total_length[4] => ip_header[0][4].DATAIN
tx_total_length[5] => ip_header[0][5].DATAIN
tx_total_length[6] => ip_header[0][6].DATAIN
tx_total_length[7] => ip_header[0][7].DATAIN
tx_total_length[8] => ip_header[0][8].DATAIN
tx_total_length[9] => ip_header[0][9].DATAIN
tx_total_length[10] => ip_header[0][10].DATAIN
tx_total_length[11] => ip_header[0][11].DATAIN
tx_total_length[12] => ip_header[0][12].DATAIN
tx_total_length[13] => ip_header[0][13].DATAIN
tx_total_length[14] => ip_header[0][14].DATAIN
tx_total_length[15] => ip_header[0][15].DATAIN
ram_rd_addr[0] <= ram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[1] <= ram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[2] <= ram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[3] <= ram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[4] <= ram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[5] <= ram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[6] <= ram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[7] <= ram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[8] <= ram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|udp:u1|crc:crc_inst
Clk => Crc[0]~reg0.CLK
Clk => Crc[1]~reg0.CLK
Clk => Crc[2]~reg0.CLK
Clk => Crc[3]~reg0.CLK
Clk => Crc[4]~reg0.CLK
Clk => Crc[5]~reg0.CLK
Clk => Crc[6]~reg0.CLK
Clk => Crc[7]~reg0.CLK
Clk => Crc[8]~reg0.CLK
Clk => Crc[9]~reg0.CLK
Clk => Crc[10]~reg0.CLK
Clk => Crc[11]~reg0.CLK
Clk => Crc[12]~reg0.CLK
Clk => Crc[13]~reg0.CLK
Clk => Crc[14]~reg0.CLK
Clk => Crc[15]~reg0.CLK
Clk => Crc[16]~reg0.CLK
Clk => Crc[17]~reg0.CLK
Clk => Crc[18]~reg0.CLK
Clk => Crc[19]~reg0.CLK
Clk => Crc[20]~reg0.CLK
Clk => Crc[21]~reg0.CLK
Clk => Crc[22]~reg0.CLK
Clk => Crc[23]~reg0.CLK
Clk => Crc[24]~reg0.CLK
Clk => Crc[25]~reg0.CLK
Clk => Crc[26]~reg0.CLK
Clk => Crc[27]~reg0.CLK
Clk => Crc[28]~reg0.CLK
Clk => Crc[29]~reg0.CLK
Clk => Crc[30]~reg0.CLK
Clk => Crc[31]~reg0.CLK
Reset => Crc[0]~reg0.PRESET
Reset => Crc[1]~reg0.PRESET
Reset => Crc[2]~reg0.PRESET
Reset => Crc[3]~reg0.PRESET
Reset => Crc[4]~reg0.PRESET
Reset => Crc[5]~reg0.PRESET
Reset => Crc[6]~reg0.PRESET
Reset => Crc[7]~reg0.PRESET
Reset => Crc[8]~reg0.PRESET
Reset => Crc[9]~reg0.PRESET
Reset => Crc[10]~reg0.PRESET
Reset => Crc[11]~reg0.PRESET
Reset => Crc[12]~reg0.PRESET
Reset => Crc[13]~reg0.PRESET
Reset => Crc[14]~reg0.PRESET
Reset => Crc[15]~reg0.PRESET
Reset => Crc[16]~reg0.PRESET
Reset => Crc[17]~reg0.PRESET
Reset => Crc[18]~reg0.PRESET
Reset => Crc[19]~reg0.PRESET
Reset => Crc[20]~reg0.PRESET
Reset => Crc[21]~reg0.PRESET
Reset => Crc[22]~reg0.PRESET
Reset => Crc[23]~reg0.PRESET
Reset => Crc[24]~reg0.PRESET
Reset => Crc[25]~reg0.PRESET
Reset => Crc[26]~reg0.PRESET
Reset => Crc[27]~reg0.PRESET
Reset => Crc[28]~reg0.PRESET
Reset => Crc[29]~reg0.PRESET
Reset => Crc[30]~reg0.PRESET
Reset => Crc[31]~reg0.PRESET
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[0] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[1] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[2] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[3] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[4] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[5] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[6] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Data_in[7] => CrcNext.IN1
Enable => Crc[0]~reg0.ENA
Enable => Crc[31]~reg0.ENA
Enable => Crc[30]~reg0.ENA
Enable => Crc[29]~reg0.ENA
Enable => Crc[28]~reg0.ENA
Enable => Crc[27]~reg0.ENA
Enable => Crc[26]~reg0.ENA
Enable => Crc[25]~reg0.ENA
Enable => Crc[24]~reg0.ENA
Enable => Crc[23]~reg0.ENA
Enable => Crc[22]~reg0.ENA
Enable => Crc[21]~reg0.ENA
Enable => Crc[20]~reg0.ENA
Enable => Crc[19]~reg0.ENA
Enable => Crc[18]~reg0.ENA
Enable => Crc[17]~reg0.ENA
Enable => Crc[16]~reg0.ENA
Enable => Crc[15]~reg0.ENA
Enable => Crc[14]~reg0.ENA
Enable => Crc[13]~reg0.ENA
Enable => Crc[12]~reg0.ENA
Enable => Crc[11]~reg0.ENA
Enable => Crc[10]~reg0.ENA
Enable => Crc[9]~reg0.ENA
Enable => Crc[8]~reg0.ENA
Enable => Crc[7]~reg0.ENA
Enable => Crc[6]~reg0.ENA
Enable => Crc[5]~reg0.ENA
Enable => Crc[4]~reg0.ENA
Enable => Crc[3]~reg0.ENA
Enable => Crc[2]~reg0.ENA
Enable => Crc[1]~reg0.ENA
Crc[0] <= Crc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[1] <= Crc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[2] <= Crc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[3] <= Crc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[4] <= Crc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[5] <= Crc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[6] <= Crc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[7] <= Crc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[8] <= Crc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[9] <= Crc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[10] <= Crc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[11] <= Crc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[12] <= Crc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[13] <= Crc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[14] <= Crc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[15] <= Crc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[16] <= Crc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[17] <= Crc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[18] <= Crc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[19] <= Crc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[20] <= Crc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[21] <= Crc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[22] <= Crc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[23] <= Crc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[24] <= Crc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[25] <= Crc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[26] <= Crc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[27] <= Crc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[28] <= Crc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[29] <= Crc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[30] <= Crc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Crc[31] <= Crc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[0] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[1] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[2] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[3] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[4] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[5] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[6] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[7] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[8] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[9] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[10] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[11] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[12] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[13] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[14] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[15] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[16] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[17] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[18] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[19] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[20] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[21] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[22] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[23] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[24] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[25] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[26] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[27] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[28] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[29] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[30] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE
CrcNext[31] <= CrcNext.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|udp:u1|iprecieve:iprecieve_inst
clk => pc_mac[0]~reg0.CLK
clk => pc_mac[1]~reg0.CLK
clk => pc_mac[2]~reg0.CLK
clk => pc_mac[3]~reg0.CLK
clk => pc_mac[4]~reg0.CLK
clk => pc_mac[5]~reg0.CLK
clk => pc_mac[6]~reg0.CLK
clk => pc_mac[7]~reg0.CLK
clk => pc_mac[8]~reg0.CLK
clk => pc_mac[9]~reg0.CLK
clk => pc_mac[10]~reg0.CLK
clk => pc_mac[11]~reg0.CLK
clk => pc_mac[12]~reg0.CLK
clk => pc_mac[13]~reg0.CLK
clk => pc_mac[14]~reg0.CLK
clk => pc_mac[15]~reg0.CLK
clk => pc_mac[16]~reg0.CLK
clk => pc_mac[17]~reg0.CLK
clk => pc_mac[18]~reg0.CLK
clk => pc_mac[19]~reg0.CLK
clk => pc_mac[20]~reg0.CLK
clk => pc_mac[21]~reg0.CLK
clk => pc_mac[22]~reg0.CLK
clk => pc_mac[23]~reg0.CLK
clk => pc_mac[24]~reg0.CLK
clk => pc_mac[25]~reg0.CLK
clk => pc_mac[26]~reg0.CLK
clk => pc_mac[27]~reg0.CLK
clk => pc_mac[28]~reg0.CLK
clk => pc_mac[29]~reg0.CLK
clk => pc_mac[30]~reg0.CLK
clk => pc_mac[31]~reg0.CLK
clk => pc_mac[32]~reg0.CLK
clk => pc_mac[33]~reg0.CLK
clk => pc_mac[34]~reg0.CLK
clk => pc_mac[35]~reg0.CLK
clk => pc_mac[36]~reg0.CLK
clk => pc_mac[37]~reg0.CLK
clk => pc_mac[38]~reg0.CLK
clk => pc_mac[39]~reg0.CLK
clk => pc_mac[40]~reg0.CLK
clk => pc_mac[41]~reg0.CLK
clk => pc_mac[42]~reg0.CLK
clk => pc_mac[43]~reg0.CLK
clk => pc_mac[44]~reg0.CLK
clk => pc_mac[45]~reg0.CLK
clk => pc_mac[46]~reg0.CLK
clk => pc_mac[47]~reg0.CLK
clk => board_mac[0]~reg0.CLK
clk => board_mac[1]~reg0.CLK
clk => board_mac[2]~reg0.CLK
clk => board_mac[3]~reg0.CLK
clk => board_mac[4]~reg0.CLK
clk => board_mac[5]~reg0.CLK
clk => board_mac[6]~reg0.CLK
clk => board_mac[7]~reg0.CLK
clk => board_mac[8]~reg0.CLK
clk => board_mac[9]~reg0.CLK
clk => board_mac[10]~reg0.CLK
clk => board_mac[11]~reg0.CLK
clk => board_mac[12]~reg0.CLK
clk => board_mac[13]~reg0.CLK
clk => board_mac[14]~reg0.CLK
clk => board_mac[15]~reg0.CLK
clk => board_mac[16]~reg0.CLK
clk => board_mac[17]~reg0.CLK
clk => board_mac[18]~reg0.CLK
clk => board_mac[19]~reg0.CLK
clk => board_mac[20]~reg0.CLK
clk => board_mac[21]~reg0.CLK
clk => board_mac[22]~reg0.CLK
clk => board_mac[23]~reg0.CLK
clk => board_mac[24]~reg0.CLK
clk => board_mac[25]~reg0.CLK
clk => board_mac[26]~reg0.CLK
clk => board_mac[27]~reg0.CLK
clk => board_mac[28]~reg0.CLK
clk => board_mac[29]~reg0.CLK
clk => board_mac[30]~reg0.CLK
clk => board_mac[31]~reg0.CLK
clk => board_mac[32]~reg0.CLK
clk => board_mac[33]~reg0.CLK
clk => board_mac[34]~reg0.CLK
clk => board_mac[35]~reg0.CLK
clk => board_mac[36]~reg0.CLK
clk => board_mac[37]~reg0.CLK
clk => board_mac[38]~reg0.CLK
clk => board_mac[39]~reg0.CLK
clk => board_mac[40]~reg0.CLK
clk => board_mac[41]~reg0.CLK
clk => board_mac[42]~reg0.CLK
clk => board_mac[43]~reg0.CLK
clk => board_mac[44]~reg0.CLK
clk => board_mac[45]~reg0.CLK
clk => board_mac[46]~reg0.CLK
clk => board_mac[47]~reg0.CLK
clk => mymac[0].CLK
clk => mymac[1].CLK
clk => mymac[2].CLK
clk => mymac[3].CLK
clk => mymac[4].CLK
clk => mymac[5].CLK
clk => mymac[6].CLK
clk => mymac[7].CLK
clk => mymac[8].CLK
clk => mymac[9].CLK
clk => mymac[10].CLK
clk => mymac[11].CLK
clk => mymac[12].CLK
clk => mymac[13].CLK
clk => mymac[14].CLK
clk => mymac[15].CLK
clk => mymac[16].CLK
clk => mymac[17].CLK
clk => mymac[18].CLK
clk => mymac[19].CLK
clk => mymac[20].CLK
clk => mymac[21].CLK
clk => mymac[22].CLK
clk => mymac[23].CLK
clk => mymac[24].CLK
clk => mymac[25].CLK
clk => mymac[26].CLK
clk => mymac[27].CLK
clk => mymac[28].CLK
clk => mymac[29].CLK
clk => mymac[30].CLK
clk => mymac[31].CLK
clk => mymac[32].CLK
clk => mymac[33].CLK
clk => mymac[34].CLK
clk => mymac[35].CLK
clk => mymac[36].CLK
clk => mymac[37].CLK
clk => mymac[38].CLK
clk => mymac[39].CLK
clk => mymac[40].CLK
clk => mymac[41].CLK
clk => mymac[42].CLK
clk => mymac[43].CLK
clk => mymac[44].CLK
clk => mymac[45].CLK
clk => mymac[46].CLK
clk => mymac[47].CLK
clk => mymac[48].CLK
clk => mymac[49].CLK
clk => mymac[50].CLK
clk => mymac[51].CLK
clk => mymac[52].CLK
clk => mymac[53].CLK
clk => mymac[54].CLK
clk => mymac[55].CLK
clk => mymac[56].CLK
clk => mymac[57].CLK
clk => mymac[58].CLK
clk => mymac[59].CLK
clk => mymac[60].CLK
clk => mymac[61].CLK
clk => mymac[62].CLK
clk => mymac[63].CLK
clk => mymac[64].CLK
clk => mymac[65].CLK
clk => mymac[66].CLK
clk => mymac[67].CLK
clk => mymac[68].CLK
clk => mymac[69].CLK
clk => mymac[70].CLK
clk => mymac[71].CLK
clk => mymac[72].CLK
clk => mymac[73].CLK
clk => mymac[74].CLK
clk => mymac[75].CLK
clk => mymac[76].CLK
clk => mymac[77].CLK
clk => mymac[78].CLK
clk => mymac[79].CLK
clk => mymac[80].CLK
clk => mymac[81].CLK
clk => mymac[82].CLK
clk => mymac[83].CLK
clk => mymac[84].CLK
clk => mymac[85].CLK
clk => mymac[86].CLK
clk => mymac[87].CLK
clk => IP_Prtcl[0]~reg0.CLK
clk => IP_Prtcl[1]~reg0.CLK
clk => IP_Prtcl[2]~reg0.CLK
clk => IP_Prtcl[3]~reg0.CLK
clk => IP_Prtcl[4]~reg0.CLK
clk => IP_Prtcl[5]~reg0.CLK
clk => IP_Prtcl[6]~reg0.CLK
clk => IP_Prtcl[7]~reg0.CLK
clk => IP_Prtcl[8]~reg0.CLK
clk => IP_Prtcl[9]~reg0.CLK
clk => IP_Prtcl[10]~reg0.CLK
clk => IP_Prtcl[11]~reg0.CLK
clk => IP_Prtcl[12]~reg0.CLK
clk => IP_Prtcl[13]~reg0.CLK
clk => IP_Prtcl[14]~reg0.CLK
clk => IP_Prtcl[15]~reg0.CLK
clk => myIP_Prtcl[0].CLK
clk => myIP_Prtcl[1].CLK
clk => myIP_Prtcl[2].CLK
clk => myIP_Prtcl[3].CLK
clk => myIP_Prtcl[4].CLK
clk => myIP_Prtcl[5].CLK
clk => myIP_Prtcl[6].CLK
clk => myIP_Prtcl[7].CLK
clk => IP_layer[0]~reg0.CLK
clk => IP_layer[1]~reg0.CLK
clk => IP_layer[2]~reg0.CLK
clk => IP_layer[3]~reg0.CLK
clk => IP_layer[4]~reg0.CLK
clk => IP_layer[5]~reg0.CLK
clk => IP_layer[6]~reg0.CLK
clk => IP_layer[7]~reg0.CLK
clk => IP_layer[8]~reg0.CLK
clk => IP_layer[9]~reg0.CLK
clk => IP_layer[10]~reg0.CLK
clk => IP_layer[11]~reg0.CLK
clk => IP_layer[12]~reg0.CLK
clk => IP_layer[13]~reg0.CLK
clk => IP_layer[14]~reg0.CLK
clk => IP_layer[15]~reg0.CLK
clk => IP_layer[16]~reg0.CLK
clk => IP_layer[17]~reg0.CLK
clk => IP_layer[18]~reg0.CLK
clk => IP_layer[19]~reg0.CLK
clk => IP_layer[20]~reg0.CLK
clk => IP_layer[21]~reg0.CLK
clk => IP_layer[22]~reg0.CLK
clk => IP_layer[23]~reg0.CLK
clk => IP_layer[24]~reg0.CLK
clk => IP_layer[25]~reg0.CLK
clk => IP_layer[26]~reg0.CLK
clk => IP_layer[27]~reg0.CLK
clk => IP_layer[28]~reg0.CLK
clk => IP_layer[29]~reg0.CLK
clk => IP_layer[30]~reg0.CLK
clk => IP_layer[31]~reg0.CLK
clk => IP_layer[32]~reg0.CLK
clk => IP_layer[33]~reg0.CLK
clk => IP_layer[34]~reg0.CLK
clk => IP_layer[35]~reg0.CLK
clk => IP_layer[36]~reg0.CLK
clk => IP_layer[37]~reg0.CLK
clk => IP_layer[38]~reg0.CLK
clk => IP_layer[39]~reg0.CLK
clk => IP_layer[40]~reg0.CLK
clk => IP_layer[41]~reg0.CLK
clk => IP_layer[42]~reg0.CLK
clk => IP_layer[43]~reg0.CLK
clk => IP_layer[44]~reg0.CLK
clk => IP_layer[45]~reg0.CLK
clk => IP_layer[46]~reg0.CLK
clk => IP_layer[47]~reg0.CLK
clk => IP_layer[48]~reg0.CLK
clk => IP_layer[49]~reg0.CLK
clk => IP_layer[50]~reg0.CLK
clk => IP_layer[51]~reg0.CLK
clk => IP_layer[52]~reg0.CLK
clk => IP_layer[53]~reg0.CLK
clk => IP_layer[54]~reg0.CLK
clk => IP_layer[55]~reg0.CLK
clk => IP_layer[56]~reg0.CLK
clk => IP_layer[57]~reg0.CLK
clk => IP_layer[58]~reg0.CLK
clk => IP_layer[59]~reg0.CLK
clk => IP_layer[60]~reg0.CLK
clk => IP_layer[61]~reg0.CLK
clk => IP_layer[62]~reg0.CLK
clk => IP_layer[63]~reg0.CLK
clk => IP_layer[64]~reg0.CLK
clk => IP_layer[65]~reg0.CLK
clk => IP_layer[66]~reg0.CLK
clk => IP_layer[67]~reg0.CLK
clk => IP_layer[68]~reg0.CLK
clk => IP_layer[69]~reg0.CLK
clk => IP_layer[70]~reg0.CLK
clk => IP_layer[71]~reg0.CLK
clk => IP_layer[72]~reg0.CLK
clk => IP_layer[73]~reg0.CLK
clk => IP_layer[74]~reg0.CLK
clk => IP_layer[75]~reg0.CLK
clk => IP_layer[76]~reg0.CLK
clk => IP_layer[77]~reg0.CLK
clk => IP_layer[78]~reg0.CLK
clk => IP_layer[79]~reg0.CLK
clk => IP_layer[80]~reg0.CLK
clk => IP_layer[81]~reg0.CLK
clk => IP_layer[82]~reg0.CLK
clk => IP_layer[83]~reg0.CLK
clk => IP_layer[84]~reg0.CLK
clk => IP_layer[85]~reg0.CLK
clk => IP_layer[86]~reg0.CLK
clk => IP_layer[87]~reg0.CLK
clk => IP_layer[88]~reg0.CLK
clk => IP_layer[89]~reg0.CLK
clk => IP_layer[90]~reg0.CLK
clk => IP_layer[91]~reg0.CLK
clk => IP_layer[92]~reg0.CLK
clk => IP_layer[93]~reg0.CLK
clk => IP_layer[94]~reg0.CLK
clk => IP_layer[95]~reg0.CLK
clk => IP_layer[96]~reg0.CLK
clk => IP_layer[97]~reg0.CLK
clk => IP_layer[98]~reg0.CLK
clk => IP_layer[99]~reg0.CLK
clk => IP_layer[100]~reg0.CLK
clk => IP_layer[101]~reg0.CLK
clk => IP_layer[102]~reg0.CLK
clk => IP_layer[103]~reg0.CLK
clk => IP_layer[104]~reg0.CLK
clk => IP_layer[105]~reg0.CLK
clk => IP_layer[106]~reg0.CLK
clk => IP_layer[107]~reg0.CLK
clk => IP_layer[108]~reg0.CLK
clk => IP_layer[109]~reg0.CLK
clk => IP_layer[110]~reg0.CLK
clk => IP_layer[111]~reg0.CLK
clk => IP_layer[112]~reg0.CLK
clk => IP_layer[113]~reg0.CLK
clk => IP_layer[114]~reg0.CLK
clk => IP_layer[115]~reg0.CLK
clk => IP_layer[116]~reg0.CLK
clk => IP_layer[117]~reg0.CLK
clk => IP_layer[118]~reg0.CLK
clk => IP_layer[119]~reg0.CLK
clk => IP_layer[120]~reg0.CLK
clk => IP_layer[121]~reg0.CLK
clk => IP_layer[122]~reg0.CLK
clk => IP_layer[123]~reg0.CLK
clk => IP_layer[124]~reg0.CLK
clk => IP_layer[125]~reg0.CLK
clk => IP_layer[126]~reg0.CLK
clk => IP_layer[127]~reg0.CLK
clk => IP_layer[128]~reg0.CLK
clk => IP_layer[129]~reg0.CLK
clk => IP_layer[130]~reg0.CLK
clk => IP_layer[131]~reg0.CLK
clk => IP_layer[132]~reg0.CLK
clk => IP_layer[133]~reg0.CLK
clk => IP_layer[134]~reg0.CLK
clk => IP_layer[135]~reg0.CLK
clk => IP_layer[136]~reg0.CLK
clk => IP_layer[137]~reg0.CLK
clk => IP_layer[138]~reg0.CLK
clk => IP_layer[139]~reg0.CLK
clk => IP_layer[140]~reg0.CLK
clk => IP_layer[141]~reg0.CLK
clk => IP_layer[142]~reg0.CLK
clk => IP_layer[143]~reg0.CLK
clk => IP_layer[144]~reg0.CLK
clk => IP_layer[145]~reg0.CLK
clk => IP_layer[146]~reg0.CLK
clk => IP_layer[147]~reg0.CLK
clk => IP_layer[148]~reg0.CLK
clk => IP_layer[149]~reg0.CLK
clk => IP_layer[150]~reg0.CLK
clk => IP_layer[151]~reg0.CLK
clk => IP_layer[152]~reg0.CLK
clk => IP_layer[153]~reg0.CLK
clk => IP_layer[154]~reg0.CLK
clk => IP_layer[155]~reg0.CLK
clk => IP_layer[156]~reg0.CLK
clk => IP_layer[157]~reg0.CLK
clk => IP_layer[158]~reg0.CLK
clk => IP_layer[159]~reg0.CLK
clk => myIP_layer[0].CLK
clk => myIP_layer[1].CLK
clk => myIP_layer[2].CLK
clk => myIP_layer[3].CLK
clk => myIP_layer[4].CLK
clk => myIP_layer[5].CLK
clk => myIP_layer[6].CLK
clk => myIP_layer[7].CLK
clk => myIP_layer[8].CLK
clk => myIP_layer[9].CLK
clk => myIP_layer[10].CLK
clk => myIP_layer[11].CLK
clk => myIP_layer[12].CLK
clk => myIP_layer[13].CLK
clk => myIP_layer[14].CLK
clk => myIP_layer[15].CLK
clk => myIP_layer[16].CLK
clk => myIP_layer[17].CLK
clk => myIP_layer[18].CLK
clk => myIP_layer[19].CLK
clk => myIP_layer[20].CLK
clk => myIP_layer[21].CLK
clk => myIP_layer[22].CLK
clk => myIP_layer[23].CLK
clk => myIP_layer[24].CLK
clk => myIP_layer[25].CLK
clk => myIP_layer[26].CLK
clk => myIP_layer[27].CLK
clk => myIP_layer[28].CLK
clk => myIP_layer[29].CLK
clk => myIP_layer[30].CLK
clk => myIP_layer[31].CLK
clk => myIP_layer[32].CLK
clk => myIP_layer[33].CLK
clk => myIP_layer[34].CLK
clk => myIP_layer[35].CLK
clk => myIP_layer[36].CLK
clk => myIP_layer[37].CLK
clk => myIP_layer[38].CLK
clk => myIP_layer[39].CLK
clk => myIP_layer[40].CLK
clk => myIP_layer[41].CLK
clk => myIP_layer[42].CLK
clk => myIP_layer[43].CLK
clk => myIP_layer[44].CLK
clk => myIP_layer[45].CLK
clk => myIP_layer[46].CLK
clk => myIP_layer[47].CLK
clk => myIP_layer[48].CLK
clk => myIP_layer[49].CLK
clk => myIP_layer[50].CLK
clk => myIP_layer[51].CLK
clk => myIP_layer[52].CLK
clk => myIP_layer[53].CLK
clk => myIP_layer[54].CLK
clk => myIP_layer[55].CLK
clk => myIP_layer[56].CLK
clk => myIP_layer[57].CLK
clk => myIP_layer[58].CLK
clk => myIP_layer[59].CLK
clk => myIP_layer[60].CLK
clk => myIP_layer[61].CLK
clk => myIP_layer[62].CLK
clk => myIP_layer[63].CLK
clk => myIP_layer[64].CLK
clk => myIP_layer[65].CLK
clk => myIP_layer[66].CLK
clk => myIP_layer[67].CLK
clk => myIP_layer[68].CLK
clk => myIP_layer[69].CLK
clk => myIP_layer[70].CLK
clk => myIP_layer[71].CLK
clk => myIP_layer[72].CLK
clk => myIP_layer[73].CLK
clk => myIP_layer[74].CLK
clk => myIP_layer[75].CLK
clk => myIP_layer[76].CLK
clk => myIP_layer[77].CLK
clk => myIP_layer[78].CLK
clk => myIP_layer[79].CLK
clk => myIP_layer[80].CLK
clk => myIP_layer[81].CLK
clk => myIP_layer[82].CLK
clk => myIP_layer[83].CLK
clk => myIP_layer[84].CLK
clk => myIP_layer[85].CLK
clk => myIP_layer[86].CLK
clk => myIP_layer[87].CLK
clk => myIP_layer[88].CLK
clk => myIP_layer[89].CLK
clk => myIP_layer[90].CLK
clk => myIP_layer[91].CLK
clk => myIP_layer[92].CLK
clk => myIP_layer[93].CLK
clk => myIP_layer[94].CLK
clk => myIP_layer[95].CLK
clk => myIP_layer[96].CLK
clk => myIP_layer[97].CLK
clk => myIP_layer[98].CLK
clk => myIP_layer[99].CLK
clk => myIP_layer[100].CLK
clk => myIP_layer[101].CLK
clk => myIP_layer[102].CLK
clk => myIP_layer[103].CLK
clk => myIP_layer[104].CLK
clk => myIP_layer[105].CLK
clk => myIP_layer[106].CLK
clk => myIP_layer[107].CLK
clk => myIP_layer[108].CLK
clk => myIP_layer[109].CLK
clk => myIP_layer[110].CLK
clk => myIP_layer[111].CLK
clk => myIP_layer[112].CLK
clk => myIP_layer[113].CLK
clk => myIP_layer[114].CLK
clk => myIP_layer[115].CLK
clk => myIP_layer[116].CLK
clk => myIP_layer[117].CLK
clk => myIP_layer[118].CLK
clk => myIP_layer[119].CLK
clk => myIP_layer[120].CLK
clk => myIP_layer[121].CLK
clk => myIP_layer[122].CLK
clk => myIP_layer[123].CLK
clk => myIP_layer[124].CLK
clk => myIP_layer[125].CLK
clk => myIP_layer[126].CLK
clk => myIP_layer[127].CLK
clk => myIP_layer[128].CLK
clk => myIP_layer[129].CLK
clk => myIP_layer[130].CLK
clk => myIP_layer[131].CLK
clk => myIP_layer[132].CLK
clk => myIP_layer[133].CLK
clk => myIP_layer[134].CLK
clk => myIP_layer[135].CLK
clk => myIP_layer[136].CLK
clk => myIP_layer[137].CLK
clk => myIP_layer[138].CLK
clk => myIP_layer[139].CLK
clk => myIP_layer[140].CLK
clk => myIP_layer[141].CLK
clk => myIP_layer[142].CLK
clk => myIP_layer[143].CLK
clk => myIP_layer[144].CLK
clk => myIP_layer[145].CLK
clk => myIP_layer[146].CLK
clk => myIP_layer[147].CLK
clk => myIP_layer[148].CLK
clk => myIP_layer[149].CLK
clk => myIP_layer[150].CLK
clk => myIP_layer[151].CLK
clk => valid_ip_P~reg0.CLK
clk => rx_data_length[0]~reg0.CLK
clk => rx_data_length[1]~reg0.CLK
clk => rx_data_length[2]~reg0.CLK
clk => rx_data_length[3]~reg0.CLK
clk => rx_data_length[4]~reg0.CLK
clk => rx_data_length[5]~reg0.CLK
clk => rx_data_length[6]~reg0.CLK
clk => rx_data_length[7]~reg0.CLK
clk => rx_data_length[8]~reg0.CLK
clk => rx_data_length[9]~reg0.CLK
clk => rx_data_length[10]~reg0.CLK
clk => rx_data_length[11]~reg0.CLK
clk => rx_data_length[12]~reg0.CLK
clk => rx_data_length[13]~reg0.CLK
clk => rx_data_length[14]~reg0.CLK
clk => rx_data_length[15]~reg0.CLK
clk => UDP_layer[0]~reg0.CLK
clk => UDP_layer[1]~reg0.CLK
clk => UDP_layer[2]~reg0.CLK
clk => UDP_layer[3]~reg0.CLK
clk => UDP_layer[4]~reg0.CLK
clk => UDP_layer[5]~reg0.CLK
clk => UDP_layer[6]~reg0.CLK
clk => UDP_layer[7]~reg0.CLK
clk => UDP_layer[8]~reg0.CLK
clk => UDP_layer[9]~reg0.CLK
clk => UDP_layer[10]~reg0.CLK
clk => UDP_layer[11]~reg0.CLK
clk => UDP_layer[12]~reg0.CLK
clk => UDP_layer[13]~reg0.CLK
clk => UDP_layer[14]~reg0.CLK
clk => UDP_layer[15]~reg0.CLK
clk => UDP_layer[16]~reg0.CLK
clk => UDP_layer[17]~reg0.CLK
clk => UDP_layer[18]~reg0.CLK
clk => UDP_layer[19]~reg0.CLK
clk => UDP_layer[20]~reg0.CLK
clk => UDP_layer[21]~reg0.CLK
clk => UDP_layer[22]~reg0.CLK
clk => UDP_layer[23]~reg0.CLK
clk => UDP_layer[24]~reg0.CLK
clk => UDP_layer[25]~reg0.CLK
clk => UDP_layer[26]~reg0.CLK
clk => UDP_layer[27]~reg0.CLK
clk => UDP_layer[28]~reg0.CLK
clk => UDP_layer[29]~reg0.CLK
clk => UDP_layer[30]~reg0.CLK
clk => UDP_layer[31]~reg0.CLK
clk => UDP_layer[32]~reg0.CLK
clk => UDP_layer[33]~reg0.CLK
clk => UDP_layer[34]~reg0.CLK
clk => UDP_layer[35]~reg0.CLK
clk => UDP_layer[36]~reg0.CLK
clk => UDP_layer[37]~reg0.CLK
clk => UDP_layer[38]~reg0.CLK
clk => UDP_layer[39]~reg0.CLK
clk => UDP_layer[40]~reg0.CLK
clk => UDP_layer[41]~reg0.CLK
clk => UDP_layer[42]~reg0.CLK
clk => UDP_layer[43]~reg0.CLK
clk => UDP_layer[44]~reg0.CLK
clk => UDP_layer[45]~reg0.CLK
clk => UDP_layer[46]~reg0.CLK
clk => UDP_layer[47]~reg0.CLK
clk => UDP_layer[48]~reg0.CLK
clk => UDP_layer[49]~reg0.CLK
clk => UDP_layer[50]~reg0.CLK
clk => UDP_layer[51]~reg0.CLK
clk => UDP_layer[52]~reg0.CLK
clk => UDP_layer[53]~reg0.CLK
clk => UDP_layer[54]~reg0.CLK
clk => UDP_layer[55]~reg0.CLK
clk => UDP_layer[56]~reg0.CLK
clk => UDP_layer[57]~reg0.CLK
clk => UDP_layer[58]~reg0.CLK
clk => UDP_layer[59]~reg0.CLK
clk => UDP_layer[60]~reg0.CLK
clk => UDP_layer[61]~reg0.CLK
clk => UDP_layer[62]~reg0.CLK
clk => UDP_layer[63]~reg0.CLK
clk => state_counter[0].CLK
clk => state_counter[1].CLK
clk => state_counter[2].CLK
clk => state_counter[3].CLK
clk => state_counter[4].CLK
clk => myUDP_layer[0].CLK
clk => myUDP_layer[1].CLK
clk => myUDP_layer[2].CLK
clk => myUDP_layer[3].CLK
clk => myUDP_layer[4].CLK
clk => myUDP_layer[5].CLK
clk => myUDP_layer[6].CLK
clk => myUDP_layer[7].CLK
clk => myUDP_layer[8].CLK
clk => myUDP_layer[9].CLK
clk => myUDP_layer[10].CLK
clk => myUDP_layer[11].CLK
clk => myUDP_layer[12].CLK
clk => myUDP_layer[13].CLK
clk => myUDP_layer[14].CLK
clk => myUDP_layer[15].CLK
clk => myUDP_layer[16].CLK
clk => myUDP_layer[17].CLK
clk => myUDP_layer[18].CLK
clk => myUDP_layer[19].CLK
clk => myUDP_layer[20].CLK
clk => myUDP_layer[21].CLK
clk => myUDP_layer[22].CLK
clk => myUDP_layer[23].CLK
clk => myUDP_layer[24].CLK
clk => myUDP_layer[25].CLK
clk => myUDP_layer[26].CLK
clk => myUDP_layer[27].CLK
clk => myUDP_layer[28].CLK
clk => myUDP_layer[29].CLK
clk => myUDP_layer[30].CLK
clk => myUDP_layer[31].CLK
clk => myUDP_layer[32].CLK
clk => myUDP_layer[33].CLK
clk => myUDP_layer[34].CLK
clk => myUDP_layer[35].CLK
clk => myUDP_layer[36].CLK
clk => myUDP_layer[37].CLK
clk => myUDP_layer[38].CLK
clk => myUDP_layer[39].CLK
clk => myUDP_layer[40].CLK
clk => myUDP_layer[41].CLK
clk => myUDP_layer[42].CLK
clk => myUDP_layer[43].CLK
clk => myUDP_layer[44].CLK
clk => myUDP_layer[45].CLK
clk => myUDP_layer[46].CLK
clk => myUDP_layer[47].CLK
clk => myUDP_layer[48].CLK
clk => myUDP_layer[49].CLK
clk => myUDP_layer[50].CLK
clk => myUDP_layer[51].CLK
clk => myUDP_layer[52].CLK
clk => myUDP_layer[53].CLK
clk => myUDP_layer[54].CLK
clk => myUDP_layer[55].CLK
clk => board_IP[0]~reg0.CLK
clk => board_IP[1]~reg0.CLK
clk => board_IP[2]~reg0.CLK
clk => board_IP[3]~reg0.CLK
clk => board_IP[4]~reg0.CLK
clk => board_IP[5]~reg0.CLK
clk => board_IP[6]~reg0.CLK
clk => board_IP[7]~reg0.CLK
clk => board_IP[8]~reg0.CLK
clk => board_IP[9]~reg0.CLK
clk => board_IP[10]~reg0.CLK
clk => board_IP[11]~reg0.CLK
clk => board_IP[12]~reg0.CLK
clk => board_IP[13]~reg0.CLK
clk => board_IP[14]~reg0.CLK
clk => board_IP[15]~reg0.CLK
clk => board_IP[16]~reg0.CLK
clk => board_IP[17]~reg0.CLK
clk => board_IP[18]~reg0.CLK
clk => board_IP[19]~reg0.CLK
clk => board_IP[20]~reg0.CLK
clk => board_IP[21]~reg0.CLK
clk => board_IP[22]~reg0.CLK
clk => board_IP[23]~reg0.CLK
clk => board_IP[24]~reg0.CLK
clk => board_IP[25]~reg0.CLK
clk => board_IP[26]~reg0.CLK
clk => board_IP[27]~reg0.CLK
clk => board_IP[28]~reg0.CLK
clk => board_IP[29]~reg0.CLK
clk => board_IP[30]~reg0.CLK
clk => board_IP[31]~reg0.CLK
clk => pc_IP[0]~reg0.CLK
clk => pc_IP[1]~reg0.CLK
clk => pc_IP[2]~reg0.CLK
clk => pc_IP[3]~reg0.CLK
clk => pc_IP[4]~reg0.CLK
clk => pc_IP[5]~reg0.CLK
clk => pc_IP[6]~reg0.CLK
clk => pc_IP[7]~reg0.CLK
clk => pc_IP[8]~reg0.CLK
clk => pc_IP[9]~reg0.CLK
clk => pc_IP[10]~reg0.CLK
clk => pc_IP[11]~reg0.CLK
clk => pc_IP[12]~reg0.CLK
clk => pc_IP[13]~reg0.CLK
clk => pc_IP[14]~reg0.CLK
clk => pc_IP[15]~reg0.CLK
clk => pc_IP[16]~reg0.CLK
clk => pc_IP[17]~reg0.CLK
clk => pc_IP[18]~reg0.CLK
clk => pc_IP[19]~reg0.CLK
clk => pc_IP[20]~reg0.CLK
clk => pc_IP[21]~reg0.CLK
clk => pc_IP[22]~reg0.CLK
clk => pc_IP[23]~reg0.CLK
clk => pc_IP[24]~reg0.CLK
clk => pc_IP[25]~reg0.CLK
clk => pc_IP[26]~reg0.CLK
clk => pc_IP[27]~reg0.CLK
clk => pc_IP[28]~reg0.CLK
clk => pc_IP[29]~reg0.CLK
clk => pc_IP[30]~reg0.CLK
clk => pc_IP[31]~reg0.CLK
clk => rx_total_length[0]~reg0.CLK
clk => rx_total_length[1]~reg0.CLK
clk => rx_total_length[2]~reg0.CLK
clk => rx_total_length[3]~reg0.CLK
clk => rx_total_length[4]~reg0.CLK
clk => rx_total_length[5]~reg0.CLK
clk => rx_total_length[6]~reg0.CLK
clk => rx_total_length[7]~reg0.CLK
clk => rx_total_length[8]~reg0.CLK
clk => rx_total_length[9]~reg0.CLK
clk => rx_total_length[10]~reg0.CLK
clk => rx_total_length[11]~reg0.CLK
clk => rx_total_length[12]~reg0.CLK
clk => rx_total_length[13]~reg0.CLK
clk => rx_total_length[14]~reg0.CLK
clk => rx_total_length[15]~reg0.CLK
clk => mydata[0].CLK
clk => mydata[1].CLK
clk => mydata[2].CLK
clk => mydata[3].CLK
clk => mydata[4].CLK
clk => mydata[5].CLK
clk => mydata[6].CLK
clk => mydata[7].CLK
clk => mydata[8].CLK
clk => mydata[9].CLK
clk => mydata[10].CLK
clk => mydata[11].CLK
clk => mydata[12].CLK
clk => mydata[13].CLK
clk => mydata[14].CLK
clk => mydata[15].CLK
clk => mydata[16].CLK
clk => mydata[17].CLK
clk => mydata[18].CLK
clk => mydata[19].CLK
clk => mydata[20].CLK
clk => mydata[21].CLK
clk => mydata[22].CLK
clk => mydata[23].CLK
clk => byte_counter[0].CLK
clk => byte_counter[1].CLK
clk => byte_counter[2].CLK
clk => data_o[0]~reg0.CLK
clk => data_o[1]~reg0.CLK
clk => data_o[2]~reg0.CLK
clk => data_o[3]~reg0.CLK
clk => data_o[4]~reg0.CLK
clk => data_o[5]~reg0.CLK
clk => data_o[6]~reg0.CLK
clk => data_o[7]~reg0.CLK
clk => data_o[8]~reg0.CLK
clk => data_o[9]~reg0.CLK
clk => data_o[10]~reg0.CLK
clk => data_o[11]~reg0.CLK
clk => data_o[12]~reg0.CLK
clk => data_o[13]~reg0.CLK
clk => data_o[14]~reg0.CLK
clk => data_o[15]~reg0.CLK
clk => data_o[16]~reg0.CLK
clk => data_o[17]~reg0.CLK
clk => data_o[18]~reg0.CLK
clk => data_o[19]~reg0.CLK
clk => data_o[20]~reg0.CLK
clk => data_o[21]~reg0.CLK
clk => data_o[22]~reg0.CLK
clk => data_o[23]~reg0.CLK
clk => data_o[24]~reg0.CLK
clk => data_o[25]~reg0.CLK
clk => data_o[26]~reg0.CLK
clk => data_o[27]~reg0.CLK
clk => data_o[28]~reg0.CLK
clk => data_o[29]~reg0.CLK
clk => data_o[30]~reg0.CLK
clk => data_o[31]~reg0.CLK
clk => ram_wr_addr[0]~reg0.CLK
clk => ram_wr_addr[1]~reg0.CLK
clk => ram_wr_addr[2]~reg0.CLK
clk => ram_wr_addr[3]~reg0.CLK
clk => ram_wr_addr[4]~reg0.CLK
clk => ram_wr_addr[5]~reg0.CLK
clk => ram_wr_addr[6]~reg0.CLK
clk => ram_wr_addr[7]~reg0.CLK
clk => ram_wr_addr[8]~reg0.CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => data_counter[4].CLK
clk => data_counter[5].CLK
clk => data_counter[6].CLK
clk => data_counter[7].CLK
clk => data_counter[8].CLK
clk => data_counter[9].CLK
clk => data_counter[10].CLK
clk => data_counter[11].CLK
clk => data_counter[12].CLK
clk => data_counter[13].CLK
clk => data_counter[14].CLK
clk => data_counter[15].CLK
clk => data_o_valid~reg0.CLK
clk => data_receive~reg0.CLK
clk => rx_state[0]~reg0.CLK
clk => rx_state[1]~reg0.CLK
clk => rx_state[2]~reg0.CLK
clk => rx_state[3]~reg0.CLK
datain[0] => mydata.DATAB
datain[0] => mymac.DATAB
datain[0] => pc_mac.DATAA
datain[0] => myIP_Prtcl.DATAB
datain[0] => IP_Prtcl.DATAA
datain[0] => myIP_layer.DATAB
datain[0] => IP_layer.DATAA
datain[0] => myUDP_layer.DATAB
datain[0] => UDP_layer.DATAA
datain[0] => data_o.DATAB
datain[0] => data_o.DATAB
datain[0] => data_o.DATAB
datain[0] => data_o.DATAB
datain[0] => mydata.DATAB
datain[0] => data_o.DATAA
datain[0] => Equal0.IN3
datain[0] => Equal2.IN4
datain[1] => mydata.DATAB
datain[1] => mymac.DATAB
datain[1] => pc_mac.DATAA
datain[1] => myIP_Prtcl.DATAB
datain[1] => IP_Prtcl.DATAA
datain[1] => myIP_layer.DATAB
datain[1] => IP_layer.DATAA
datain[1] => myUDP_layer.DATAB
datain[1] => UDP_layer.DATAA
datain[1] => data_o.DATAB
datain[1] => data_o.DATAB
datain[1] => data_o.DATAB
datain[1] => data_o.DATAB
datain[1] => mydata.DATAB
datain[1] => data_o.DATAA
datain[1] => Equal0.IN7
datain[1] => Equal2.IN7
datain[2] => mydata.DATAB
datain[2] => mymac.DATAB
datain[2] => pc_mac.DATAA
datain[2] => myIP_Prtcl.DATAB
datain[2] => IP_Prtcl.DATAA
datain[2] => myIP_layer.DATAB
datain[2] => IP_layer.DATAA
datain[2] => myUDP_layer.DATAB
datain[2] => UDP_layer.DATAA
datain[2] => data_o.DATAB
datain[2] => data_o.DATAB
datain[2] => data_o.DATAB
datain[2] => data_o.DATAB
datain[2] => mydata.DATAB
datain[2] => data_o.DATAA
datain[2] => Equal0.IN2
datain[2] => Equal2.IN3
datain[3] => mydata.DATAB
datain[3] => mymac.DATAB
datain[3] => pc_mac.DATAA
datain[3] => myIP_Prtcl.DATAB
datain[3] => IP_Prtcl.DATAA
datain[3] => myIP_layer.DATAB
datain[3] => IP_layer.DATAA
datain[3] => myUDP_layer.DATAB
datain[3] => UDP_layer.DATAA
datain[3] => data_o.DATAB
datain[3] => data_o.DATAB
datain[3] => data_o.DATAB
datain[3] => data_o.DATAB
datain[3] => mydata.DATAB
datain[3] => data_o.DATAA
datain[3] => Equal0.IN6
datain[3] => Equal2.IN6
datain[4] => mydata.DATAB
datain[4] => mymac.DATAB
datain[4] => pc_mac.DATAA
datain[4] => myIP_Prtcl.DATAB
datain[4] => IP_Prtcl.DATAA
datain[4] => myIP_layer.DATAB
datain[4] => IP_layer.DATAA
datain[4] => myUDP_layer.DATAB
datain[4] => UDP_layer.DATAA
datain[4] => data_o.DATAB
datain[4] => data_o.DATAB
datain[4] => data_o.DATAB
datain[4] => data_o.DATAB
datain[4] => mydata.DATAB
datain[4] => data_o.DATAA
datain[4] => Equal0.IN1
datain[4] => Equal2.IN2
datain[5] => mydata.DATAB
datain[5] => mymac.DATAB
datain[5] => pc_mac.DATAA
datain[5] => myIP_Prtcl.DATAB
datain[5] => IP_Prtcl.DATAA
datain[5] => myIP_layer.DATAB
datain[5] => IP_layer.DATAA
datain[5] => myUDP_layer.DATAB
datain[5] => UDP_layer.DATAA
datain[5] => data_o.DATAB
datain[5] => data_o.DATAB
datain[5] => data_o.DATAB
datain[5] => data_o.DATAB
datain[5] => mydata.DATAB
datain[5] => data_o.DATAA
datain[5] => Equal0.IN5
datain[5] => Equal2.IN5
datain[6] => mydata.DATAB
datain[6] => mymac.DATAB
datain[6] => pc_mac.DATAA
datain[6] => myIP_Prtcl.DATAB
datain[6] => IP_Prtcl.DATAA
datain[6] => myIP_layer.DATAB
datain[6] => IP_layer.DATAA
datain[6] => myUDP_layer.DATAB
datain[6] => UDP_layer.DATAA
datain[6] => data_o.DATAB
datain[6] => data_o.DATAB
datain[6] => data_o.DATAB
datain[6] => data_o.DATAB
datain[6] => mydata.DATAB
datain[6] => data_o.DATAA
datain[6] => Equal0.IN0
datain[6] => Equal2.IN1
datain[7] => mydata.DATAB
datain[7] => mymac.DATAB
datain[7] => pc_mac.DATAA
datain[7] => myIP_Prtcl.DATAB
datain[7] => IP_Prtcl.DATAA
datain[7] => myIP_layer.DATAB
datain[7] => IP_layer.DATAA
datain[7] => myUDP_layer.DATAB
datain[7] => UDP_layer.DATAA
datain[7] => data_o.DATAB
datain[7] => data_o.DATAB
datain[7] => data_o.DATAB
datain[7] => data_o.DATAB
datain[7] => mydata.DATAB
datain[7] => data_o.DATAA
datain[7] => Equal0.IN4
datain[7] => Equal2.IN0
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => always0.IN1
e_rxdv => always0.IN1
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => mymac.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => board_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => pc_mac.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => myIP_Prtcl.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => IP_Prtcl.OUTPUTSELECT
e_rxdv => valid_ip_P.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => myIP_layer.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => IP_layer.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => myUDP_layer.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => state_counter.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => UDP_layer.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_data_length.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => data_counter.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => rx_state.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => ram_wr_addr.OUTPUTSELECT
e_rxdv => data_o_valid.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => data_o.OUTPUTSELECT
e_rxdv => byte_counter.OUTPUTSELECT
e_rxdv => byte_counter.OUTPUTSELECT
e_rxdv => byte_counter.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
e_rxdv => mydata.OUTPUTSELECT
clr => rx_state.OUTPUTSELECT
clr => rx_state.OUTPUTSELECT
clr => rx_state.OUTPUTSELECT
clr => rx_state.OUTPUTSELECT
clr => data_receive.OUTPUTSELECT
clr => mymac[7].ENA
clr => mymac[6].ENA
clr => mymac[5].ENA
clr => mymac[4].ENA
clr => mymac[3].ENA
clr => mymac[2].ENA
clr => mymac[1].ENA
clr => mymac[0].ENA
clr => board_mac[47]~reg0.ENA
clr => board_mac[46]~reg0.ENA
clr => board_mac[45]~reg0.ENA
clr => board_mac[44]~reg0.ENA
clr => board_mac[43]~reg0.ENA
clr => board_mac[42]~reg0.ENA
clr => board_mac[41]~reg0.ENA
clr => board_mac[40]~reg0.ENA
clr => board_mac[39]~reg0.ENA
clr => board_mac[38]~reg0.ENA
clr => board_mac[37]~reg0.ENA
clr => board_mac[36]~reg0.ENA
clr => board_mac[35]~reg0.ENA
clr => board_mac[34]~reg0.ENA
clr => board_mac[33]~reg0.ENA
clr => board_mac[32]~reg0.ENA
clr => board_mac[31]~reg0.ENA
clr => board_mac[30]~reg0.ENA
clr => board_mac[29]~reg0.ENA
clr => board_mac[28]~reg0.ENA
clr => board_mac[27]~reg0.ENA
clr => board_mac[26]~reg0.ENA
clr => board_mac[25]~reg0.ENA
clr => board_mac[24]~reg0.ENA
clr => board_mac[23]~reg0.ENA
clr => board_mac[22]~reg0.ENA
clr => board_mac[21]~reg0.ENA
clr => board_mac[20]~reg0.ENA
clr => board_mac[19]~reg0.ENA
clr => board_mac[18]~reg0.ENA
clr => board_mac[17]~reg0.ENA
clr => board_mac[16]~reg0.ENA
clr => board_mac[15]~reg0.ENA
clr => board_mac[14]~reg0.ENA
clr => board_mac[13]~reg0.ENA
clr => board_mac[12]~reg0.ENA
clr => board_mac[11]~reg0.ENA
clr => board_mac[10]~reg0.ENA
clr => board_mac[9]~reg0.ENA
clr => board_mac[8]~reg0.ENA
clr => board_mac[7]~reg0.ENA
clr => board_mac[6]~reg0.ENA
clr => board_mac[5]~reg0.ENA
clr => board_mac[4]~reg0.ENA
clr => board_mac[3]~reg0.ENA
clr => board_mac[2]~reg0.ENA
clr => board_mac[1]~reg0.ENA
clr => board_mac[0]~reg0.ENA
clr => pc_mac[47]~reg0.ENA
clr => pc_mac[46]~reg0.ENA
clr => pc_mac[45]~reg0.ENA
clr => pc_mac[44]~reg0.ENA
clr => pc_mac[43]~reg0.ENA
clr => pc_mac[42]~reg0.ENA
clr => pc_mac[41]~reg0.ENA
clr => pc_mac[40]~reg0.ENA
clr => pc_mac[39]~reg0.ENA
clr => pc_mac[38]~reg0.ENA
clr => pc_mac[37]~reg0.ENA
clr => pc_mac[36]~reg0.ENA
clr => pc_mac[35]~reg0.ENA
clr => pc_mac[34]~reg0.ENA
clr => pc_mac[33]~reg0.ENA
clr => pc_mac[32]~reg0.ENA
clr => pc_mac[31]~reg0.ENA
clr => pc_mac[30]~reg0.ENA
clr => pc_mac[29]~reg0.ENA
clr => pc_mac[28]~reg0.ENA
clr => pc_mac[27]~reg0.ENA
clr => pc_mac[26]~reg0.ENA
clr => pc_mac[25]~reg0.ENA
clr => pc_mac[24]~reg0.ENA
clr => pc_mac[23]~reg0.ENA
clr => pc_mac[22]~reg0.ENA
clr => pc_mac[21]~reg0.ENA
clr => pc_mac[20]~reg0.ENA
clr => pc_mac[19]~reg0.ENA
clr => pc_mac[18]~reg0.ENA
clr => pc_mac[17]~reg0.ENA
clr => pc_mac[16]~reg0.ENA
clr => pc_mac[15]~reg0.ENA
clr => pc_mac[14]~reg0.ENA
clr => pc_mac[13]~reg0.ENA
clr => pc_mac[12]~reg0.ENA
clr => pc_mac[11]~reg0.ENA
clr => pc_mac[10]~reg0.ENA
clr => pc_mac[9]~reg0.ENA
clr => pc_mac[8]~reg0.ENA
clr => pc_mac[7]~reg0.ENA
clr => pc_mac[6]~reg0.ENA
clr => pc_mac[5]~reg0.ENA
clr => pc_mac[4]~reg0.ENA
clr => pc_mac[3]~reg0.ENA
clr => pc_mac[2]~reg0.ENA
clr => pc_mac[1]~reg0.ENA
clr => pc_mac[0]~reg0.ENA
clr => mymac[8].ENA
clr => mymac[9].ENA
clr => mymac[10].ENA
clr => mymac[11].ENA
clr => mymac[12].ENA
clr => mymac[13].ENA
clr => mymac[14].ENA
clr => mymac[15].ENA
clr => mymac[16].ENA
clr => mymac[17].ENA
clr => mymac[18].ENA
clr => mymac[19].ENA
clr => mymac[20].ENA
clr => mymac[21].ENA
clr => mymac[22].ENA
clr => mymac[23].ENA
clr => mymac[24].ENA
clr => mymac[25].ENA
clr => mymac[26].ENA
clr => mymac[27].ENA
clr => mymac[28].ENA
clr => mymac[29].ENA
clr => mymac[30].ENA
clr => mymac[31].ENA
clr => mymac[32].ENA
clr => mymac[33].ENA
clr => mymac[34].ENA
clr => mymac[35].ENA
clr => mymac[36].ENA
clr => mymac[37].ENA
clr => mymac[38].ENA
clr => mymac[39].ENA
clr => mymac[40].ENA
clr => mymac[41].ENA
clr => mymac[42].ENA
clr => mymac[43].ENA
clr => mymac[44].ENA
clr => mymac[45].ENA
clr => mymac[46].ENA
clr => mymac[47].ENA
clr => mymac[48].ENA
clr => mymac[49].ENA
clr => mymac[50].ENA
clr => mymac[51].ENA
clr => mymac[52].ENA
clr => mymac[53].ENA
clr => mymac[54].ENA
clr => mymac[55].ENA
clr => mymac[56].ENA
clr => mymac[57].ENA
clr => mymac[58].ENA
clr => mymac[59].ENA
clr => mymac[60].ENA
clr => mymac[61].ENA
clr => mymac[62].ENA
clr => mymac[63].ENA
clr => mymac[64].ENA
clr => mymac[65].ENA
clr => mymac[66].ENA
clr => mymac[67].ENA
clr => mymac[68].ENA
clr => mymac[69].ENA
clr => mymac[70].ENA
clr => mymac[71].ENA
clr => mymac[72].ENA
clr => mymac[73].ENA
clr => mymac[74].ENA
clr => mymac[75].ENA
clr => mymac[76].ENA
clr => mymac[77].ENA
clr => mymac[78].ENA
clr => mymac[79].ENA
clr => mymac[80].ENA
clr => mymac[81].ENA
clr => mymac[82].ENA
clr => mymac[83].ENA
clr => mymac[84].ENA
clr => mymac[85].ENA
clr => mymac[86].ENA
clr => mymac[87].ENA
clr => IP_Prtcl[0]~reg0.ENA
clr => IP_Prtcl[1]~reg0.ENA
clr => IP_Prtcl[2]~reg0.ENA
clr => IP_Prtcl[3]~reg0.ENA
clr => IP_Prtcl[4]~reg0.ENA
clr => IP_Prtcl[5]~reg0.ENA
clr => IP_Prtcl[6]~reg0.ENA
clr => IP_Prtcl[7]~reg0.ENA
clr => IP_Prtcl[8]~reg0.ENA
clr => IP_Prtcl[9]~reg0.ENA
clr => IP_Prtcl[10]~reg0.ENA
clr => IP_Prtcl[11]~reg0.ENA
clr => IP_Prtcl[12]~reg0.ENA
clr => IP_Prtcl[13]~reg0.ENA
clr => IP_Prtcl[14]~reg0.ENA
clr => IP_Prtcl[15]~reg0.ENA
clr => myIP_Prtcl[0].ENA
clr => myIP_Prtcl[1].ENA
clr => myIP_Prtcl[2].ENA
clr => myIP_Prtcl[3].ENA
clr => myIP_Prtcl[4].ENA
clr => myIP_Prtcl[5].ENA
clr => myIP_Prtcl[6].ENA
clr => myIP_Prtcl[7].ENA
clr => IP_layer[0]~reg0.ENA
clr => IP_layer[1]~reg0.ENA
clr => IP_layer[2]~reg0.ENA
clr => IP_layer[3]~reg0.ENA
clr => IP_layer[4]~reg0.ENA
clr => IP_layer[5]~reg0.ENA
clr => IP_layer[6]~reg0.ENA
clr => IP_layer[7]~reg0.ENA
clr => IP_layer[8]~reg0.ENA
clr => IP_layer[9]~reg0.ENA
clr => IP_layer[10]~reg0.ENA
clr => IP_layer[11]~reg0.ENA
clr => IP_layer[12]~reg0.ENA
clr => IP_layer[13]~reg0.ENA
clr => IP_layer[14]~reg0.ENA
clr => IP_layer[15]~reg0.ENA
clr => IP_layer[16]~reg0.ENA
clr => IP_layer[17]~reg0.ENA
clr => IP_layer[18]~reg0.ENA
clr => IP_layer[19]~reg0.ENA
clr => IP_layer[20]~reg0.ENA
clr => IP_layer[21]~reg0.ENA
clr => IP_layer[22]~reg0.ENA
clr => IP_layer[23]~reg0.ENA
clr => IP_layer[24]~reg0.ENA
clr => IP_layer[25]~reg0.ENA
clr => IP_layer[26]~reg0.ENA
clr => IP_layer[27]~reg0.ENA
clr => IP_layer[28]~reg0.ENA
clr => IP_layer[29]~reg0.ENA
clr => IP_layer[30]~reg0.ENA
clr => IP_layer[31]~reg0.ENA
clr => IP_layer[32]~reg0.ENA
clr => IP_layer[33]~reg0.ENA
clr => IP_layer[34]~reg0.ENA
clr => IP_layer[35]~reg0.ENA
clr => IP_layer[36]~reg0.ENA
clr => IP_layer[37]~reg0.ENA
clr => IP_layer[38]~reg0.ENA
clr => IP_layer[39]~reg0.ENA
clr => IP_layer[40]~reg0.ENA
clr => IP_layer[41]~reg0.ENA
clr => IP_layer[42]~reg0.ENA
clr => IP_layer[43]~reg0.ENA
clr => IP_layer[44]~reg0.ENA
clr => IP_layer[45]~reg0.ENA
clr => IP_layer[46]~reg0.ENA
clr => IP_layer[47]~reg0.ENA
clr => IP_layer[48]~reg0.ENA
clr => IP_layer[49]~reg0.ENA
clr => IP_layer[50]~reg0.ENA
clr => IP_layer[51]~reg0.ENA
clr => IP_layer[52]~reg0.ENA
clr => IP_layer[53]~reg0.ENA
clr => IP_layer[54]~reg0.ENA
clr => IP_layer[55]~reg0.ENA
clr => IP_layer[56]~reg0.ENA
clr => IP_layer[57]~reg0.ENA
clr => IP_layer[58]~reg0.ENA
clr => IP_layer[59]~reg0.ENA
clr => IP_layer[60]~reg0.ENA
clr => IP_layer[61]~reg0.ENA
clr => IP_layer[62]~reg0.ENA
clr => IP_layer[63]~reg0.ENA
clr => IP_layer[64]~reg0.ENA
clr => IP_layer[65]~reg0.ENA
clr => IP_layer[66]~reg0.ENA
clr => IP_layer[67]~reg0.ENA
clr => IP_layer[68]~reg0.ENA
clr => IP_layer[69]~reg0.ENA
clr => IP_layer[70]~reg0.ENA
clr => IP_layer[71]~reg0.ENA
clr => IP_layer[72]~reg0.ENA
clr => IP_layer[73]~reg0.ENA
clr => IP_layer[74]~reg0.ENA
clr => IP_layer[75]~reg0.ENA
clr => IP_layer[76]~reg0.ENA
clr => IP_layer[77]~reg0.ENA
clr => IP_layer[78]~reg0.ENA
clr => IP_layer[79]~reg0.ENA
clr => IP_layer[80]~reg0.ENA
clr => IP_layer[81]~reg0.ENA
clr => IP_layer[82]~reg0.ENA
clr => IP_layer[83]~reg0.ENA
clr => IP_layer[84]~reg0.ENA
clr => IP_layer[85]~reg0.ENA
clr => IP_layer[86]~reg0.ENA
clr => IP_layer[87]~reg0.ENA
clr => IP_layer[88]~reg0.ENA
clr => IP_layer[89]~reg0.ENA
clr => IP_layer[90]~reg0.ENA
clr => IP_layer[91]~reg0.ENA
clr => IP_layer[92]~reg0.ENA
clr => IP_layer[93]~reg0.ENA
clr => IP_layer[94]~reg0.ENA
clr => IP_layer[95]~reg0.ENA
clr => IP_layer[96]~reg0.ENA
clr => IP_layer[97]~reg0.ENA
clr => IP_layer[98]~reg0.ENA
clr => IP_layer[99]~reg0.ENA
clr => IP_layer[100]~reg0.ENA
clr => IP_layer[101]~reg0.ENA
clr => IP_layer[102]~reg0.ENA
clr => IP_layer[103]~reg0.ENA
clr => IP_layer[104]~reg0.ENA
clr => IP_layer[105]~reg0.ENA
clr => IP_layer[106]~reg0.ENA
clr => IP_layer[107]~reg0.ENA
clr => IP_layer[108]~reg0.ENA
clr => IP_layer[109]~reg0.ENA
clr => IP_layer[110]~reg0.ENA
clr => IP_layer[111]~reg0.ENA
clr => IP_layer[112]~reg0.ENA
clr => IP_layer[113]~reg0.ENA
clr => IP_layer[114]~reg0.ENA
clr => IP_layer[115]~reg0.ENA
clr => IP_layer[116]~reg0.ENA
clr => IP_layer[117]~reg0.ENA
clr => IP_layer[118]~reg0.ENA
clr => IP_layer[119]~reg0.ENA
clr => IP_layer[120]~reg0.ENA
clr => IP_layer[121]~reg0.ENA
clr => IP_layer[122]~reg0.ENA
clr => IP_layer[123]~reg0.ENA
clr => IP_layer[124]~reg0.ENA
clr => IP_layer[125]~reg0.ENA
clr => IP_layer[126]~reg0.ENA
clr => IP_layer[127]~reg0.ENA
clr => IP_layer[128]~reg0.ENA
clr => IP_layer[129]~reg0.ENA
clr => IP_layer[130]~reg0.ENA
clr => IP_layer[131]~reg0.ENA
clr => IP_layer[132]~reg0.ENA
clr => IP_layer[133]~reg0.ENA
clr => IP_layer[134]~reg0.ENA
clr => IP_layer[135]~reg0.ENA
clr => IP_layer[136]~reg0.ENA
clr => IP_layer[137]~reg0.ENA
clr => IP_layer[138]~reg0.ENA
clr => IP_layer[139]~reg0.ENA
clr => IP_layer[140]~reg0.ENA
clr => IP_layer[141]~reg0.ENA
clr => IP_layer[142]~reg0.ENA
clr => IP_layer[143]~reg0.ENA
clr => IP_layer[144]~reg0.ENA
clr => IP_layer[145]~reg0.ENA
clr => IP_layer[146]~reg0.ENA
clr => IP_layer[147]~reg0.ENA
clr => IP_layer[148]~reg0.ENA
clr => IP_layer[149]~reg0.ENA
clr => IP_layer[150]~reg0.ENA
clr => IP_layer[151]~reg0.ENA
clr => IP_layer[152]~reg0.ENA
clr => IP_layer[153]~reg0.ENA
clr => IP_layer[154]~reg0.ENA
clr => IP_layer[155]~reg0.ENA
clr => IP_layer[156]~reg0.ENA
clr => IP_layer[157]~reg0.ENA
clr => IP_layer[158]~reg0.ENA
clr => IP_layer[159]~reg0.ENA
clr => myIP_layer[0].ENA
clr => myIP_layer[1].ENA
clr => myIP_layer[2].ENA
clr => myIP_layer[3].ENA
clr => myIP_layer[4].ENA
clr => myIP_layer[5].ENA
clr => myIP_layer[6].ENA
clr => myIP_layer[7].ENA
clr => myIP_layer[8].ENA
clr => myIP_layer[9].ENA
clr => myIP_layer[10].ENA
clr => myIP_layer[11].ENA
clr => myIP_layer[12].ENA
clr => myIP_layer[13].ENA
clr => myIP_layer[14].ENA
clr => myIP_layer[15].ENA
clr => myIP_layer[16].ENA
clr => myIP_layer[17].ENA
clr => myIP_layer[18].ENA
clr => myIP_layer[19].ENA
clr => myIP_layer[20].ENA
clr => myIP_layer[21].ENA
clr => myIP_layer[22].ENA
clr => myIP_layer[23].ENA
clr => myIP_layer[24].ENA
clr => myIP_layer[25].ENA
clr => myIP_layer[26].ENA
clr => myIP_layer[27].ENA
clr => myIP_layer[28].ENA
clr => myIP_layer[29].ENA
clr => myIP_layer[30].ENA
clr => myIP_layer[31].ENA
clr => myIP_layer[32].ENA
clr => myIP_layer[33].ENA
clr => myIP_layer[34].ENA
clr => myIP_layer[35].ENA
clr => myIP_layer[36].ENA
clr => myIP_layer[37].ENA
clr => myIP_layer[38].ENA
clr => myIP_layer[39].ENA
clr => myIP_layer[40].ENA
clr => myIP_layer[41].ENA
clr => myIP_layer[42].ENA
clr => myIP_layer[43].ENA
clr => myIP_layer[44].ENA
clr => myIP_layer[45].ENA
clr => myIP_layer[46].ENA
clr => myIP_layer[47].ENA
clr => myIP_layer[48].ENA
clr => myIP_layer[49].ENA
clr => myIP_layer[50].ENA
clr => myIP_layer[51].ENA
clr => myIP_layer[52].ENA
clr => myIP_layer[53].ENA
clr => myIP_layer[54].ENA
clr => myIP_layer[55].ENA
clr => myIP_layer[56].ENA
clr => myIP_layer[57].ENA
clr => myIP_layer[58].ENA
clr => myIP_layer[59].ENA
clr => myIP_layer[60].ENA
clr => myIP_layer[61].ENA
clr => myIP_layer[62].ENA
clr => myIP_layer[63].ENA
clr => myIP_layer[64].ENA
clr => myIP_layer[65].ENA
clr => myIP_layer[66].ENA
clr => myIP_layer[67].ENA
clr => myIP_layer[68].ENA
clr => myIP_layer[69].ENA
clr => myIP_layer[70].ENA
clr => myIP_layer[71].ENA
clr => myIP_layer[72].ENA
clr => myIP_layer[73].ENA
clr => myIP_layer[74].ENA
clr => myIP_layer[75].ENA
clr => myIP_layer[76].ENA
clr => myIP_layer[77].ENA
clr => myIP_layer[78].ENA
clr => myIP_layer[79].ENA
clr => myIP_layer[80].ENA
clr => myIP_layer[81].ENA
clr => myIP_layer[82].ENA
clr => myIP_layer[83].ENA
clr => myIP_layer[84].ENA
clr => myIP_layer[85].ENA
clr => myIP_layer[86].ENA
clr => myIP_layer[87].ENA
clr => myIP_layer[88].ENA
clr => myIP_layer[89].ENA
clr => myIP_layer[90].ENA
clr => myIP_layer[91].ENA
clr => myIP_layer[92].ENA
clr => myIP_layer[93].ENA
clr => myIP_layer[94].ENA
clr => myIP_layer[95].ENA
clr => myIP_layer[96].ENA
clr => myIP_layer[97].ENA
clr => myIP_layer[98].ENA
clr => myIP_layer[99].ENA
clr => myIP_layer[100].ENA
clr => myIP_layer[101].ENA
clr => myIP_layer[102].ENA
clr => myIP_layer[103].ENA
clr => myIP_layer[104].ENA
clr => myIP_layer[105].ENA
clr => myIP_layer[106].ENA
clr => myIP_layer[107].ENA
clr => myIP_layer[108].ENA
clr => myIP_layer[109].ENA
clr => myIP_layer[110].ENA
clr => myIP_layer[111].ENA
clr => myIP_layer[112].ENA
clr => myIP_layer[113].ENA
clr => myIP_layer[114].ENA
clr => myIP_layer[115].ENA
clr => myIP_layer[116].ENA
clr => myIP_layer[117].ENA
clr => myIP_layer[118].ENA
clr => myIP_layer[119].ENA
clr => myIP_layer[120].ENA
clr => myIP_layer[121].ENA
clr => myIP_layer[122].ENA
clr => myIP_layer[123].ENA
clr => myIP_layer[124].ENA
clr => myIP_layer[125].ENA
clr => myIP_layer[126].ENA
clr => myIP_layer[127].ENA
clr => myIP_layer[128].ENA
clr => myIP_layer[129].ENA
clr => myIP_layer[130].ENA
clr => myIP_layer[131].ENA
clr => myIP_layer[132].ENA
clr => myIP_layer[133].ENA
clr => myIP_layer[134].ENA
clr => myIP_layer[135].ENA
clr => myIP_layer[136].ENA
clr => myIP_layer[137].ENA
clr => myIP_layer[138].ENA
clr => myIP_layer[139].ENA
clr => myIP_layer[140].ENA
clr => myIP_layer[141].ENA
clr => myIP_layer[142].ENA
clr => myIP_layer[143].ENA
clr => myIP_layer[144].ENA
clr => myIP_layer[145].ENA
clr => myIP_layer[146].ENA
clr => myIP_layer[147].ENA
clr => myIP_layer[148].ENA
clr => myIP_layer[149].ENA
clr => myIP_layer[150].ENA
clr => myIP_layer[151].ENA
clr => valid_ip_P~reg0.ENA
clr => rx_data_length[0]~reg0.ENA
clr => rx_data_length[1]~reg0.ENA
clr => rx_data_length[2]~reg0.ENA
clr => rx_data_length[3]~reg0.ENA
clr => rx_data_length[4]~reg0.ENA
clr => rx_data_length[5]~reg0.ENA
clr => rx_data_length[6]~reg0.ENA
clr => rx_data_length[7]~reg0.ENA
clr => rx_data_length[8]~reg0.ENA
clr => rx_data_length[9]~reg0.ENA
clr => rx_data_length[10]~reg0.ENA
clr => rx_data_length[11]~reg0.ENA
clr => rx_data_length[12]~reg0.ENA
clr => rx_data_length[13]~reg0.ENA
clr => rx_data_length[14]~reg0.ENA
clr => rx_data_length[15]~reg0.ENA
clr => UDP_layer[0]~reg0.ENA
clr => UDP_layer[1]~reg0.ENA
clr => UDP_layer[2]~reg0.ENA
clr => UDP_layer[3]~reg0.ENA
clr => UDP_layer[4]~reg0.ENA
clr => UDP_layer[5]~reg0.ENA
clr => UDP_layer[6]~reg0.ENA
clr => UDP_layer[7]~reg0.ENA
clr => UDP_layer[8]~reg0.ENA
clr => UDP_layer[9]~reg0.ENA
clr => UDP_layer[10]~reg0.ENA
clr => UDP_layer[11]~reg0.ENA
clr => UDP_layer[12]~reg0.ENA
clr => UDP_layer[13]~reg0.ENA
clr => UDP_layer[14]~reg0.ENA
clr => UDP_layer[15]~reg0.ENA
clr => UDP_layer[16]~reg0.ENA
clr => UDP_layer[17]~reg0.ENA
clr => UDP_layer[18]~reg0.ENA
clr => UDP_layer[19]~reg0.ENA
clr => UDP_layer[20]~reg0.ENA
clr => UDP_layer[21]~reg0.ENA
clr => UDP_layer[22]~reg0.ENA
clr => UDP_layer[23]~reg0.ENA
clr => UDP_layer[24]~reg0.ENA
clr => UDP_layer[25]~reg0.ENA
clr => UDP_layer[26]~reg0.ENA
clr => UDP_layer[27]~reg0.ENA
clr => UDP_layer[28]~reg0.ENA
clr => UDP_layer[29]~reg0.ENA
clr => UDP_layer[30]~reg0.ENA
clr => UDP_layer[31]~reg0.ENA
clr => UDP_layer[32]~reg0.ENA
clr => UDP_layer[33]~reg0.ENA
clr => UDP_layer[34]~reg0.ENA
clr => UDP_layer[35]~reg0.ENA
clr => UDP_layer[36]~reg0.ENA
clr => UDP_layer[37]~reg0.ENA
clr => UDP_layer[38]~reg0.ENA
clr => UDP_layer[39]~reg0.ENA
clr => UDP_layer[40]~reg0.ENA
clr => UDP_layer[41]~reg0.ENA
clr => UDP_layer[42]~reg0.ENA
clr => UDP_layer[43]~reg0.ENA
clr => UDP_layer[44]~reg0.ENA
clr => UDP_layer[45]~reg0.ENA
clr => UDP_layer[46]~reg0.ENA
clr => UDP_layer[47]~reg0.ENA
clr => UDP_layer[48]~reg0.ENA
clr => UDP_layer[49]~reg0.ENA
clr => UDP_layer[50]~reg0.ENA
clr => UDP_layer[51]~reg0.ENA
clr => UDP_layer[52]~reg0.ENA
clr => UDP_layer[53]~reg0.ENA
clr => UDP_layer[54]~reg0.ENA
clr => UDP_layer[55]~reg0.ENA
clr => UDP_layer[56]~reg0.ENA
clr => UDP_layer[57]~reg0.ENA
clr => UDP_layer[58]~reg0.ENA
clr => UDP_layer[59]~reg0.ENA
clr => UDP_layer[60]~reg0.ENA
clr => UDP_layer[61]~reg0.ENA
clr => UDP_layer[62]~reg0.ENA
clr => UDP_layer[63]~reg0.ENA
clr => state_counter[0].ENA
clr => state_counter[1].ENA
clr => state_counter[2].ENA
clr => state_counter[3].ENA
clr => state_counter[4].ENA
clr => myUDP_layer[0].ENA
clr => myUDP_layer[1].ENA
clr => myUDP_layer[2].ENA
clr => myUDP_layer[3].ENA
clr => myUDP_layer[4].ENA
clr => myUDP_layer[5].ENA
clr => myUDP_layer[6].ENA
clr => myUDP_layer[7].ENA
clr => myUDP_layer[8].ENA
clr => myUDP_layer[9].ENA
clr => myUDP_layer[10].ENA
clr => myUDP_layer[11].ENA
clr => myUDP_layer[12].ENA
clr => myUDP_layer[13].ENA
clr => myUDP_layer[14].ENA
clr => myUDP_layer[15].ENA
clr => myUDP_layer[16].ENA
clr => myUDP_layer[17].ENA
clr => myUDP_layer[18].ENA
clr => myUDP_layer[19].ENA
clr => myUDP_layer[20].ENA
clr => myUDP_layer[21].ENA
clr => myUDP_layer[22].ENA
clr => myUDP_layer[23].ENA
clr => myUDP_layer[24].ENA
clr => myUDP_layer[25].ENA
clr => myUDP_layer[26].ENA
clr => myUDP_layer[27].ENA
clr => myUDP_layer[28].ENA
clr => myUDP_layer[29].ENA
clr => myUDP_layer[30].ENA
clr => myUDP_layer[31].ENA
clr => myUDP_layer[32].ENA
clr => myUDP_layer[33].ENA
clr => myUDP_layer[34].ENA
clr => myUDP_layer[35].ENA
clr => myUDP_layer[36].ENA
clr => myUDP_layer[37].ENA
clr => myUDP_layer[38].ENA
clr => myUDP_layer[39].ENA
clr => myUDP_layer[40].ENA
clr => myUDP_layer[41].ENA
clr => myUDP_layer[42].ENA
clr => myUDP_layer[43].ENA
clr => myUDP_layer[44].ENA
clr => myUDP_layer[45].ENA
clr => myUDP_layer[46].ENA
clr => myUDP_layer[47].ENA
clr => myUDP_layer[48].ENA
clr => myUDP_layer[49].ENA
clr => myUDP_layer[50].ENA
clr => myUDP_layer[51].ENA
clr => myUDP_layer[52].ENA
clr => myUDP_layer[53].ENA
clr => myUDP_layer[54].ENA
clr => myUDP_layer[55].ENA
clr => board_IP[0]~reg0.ENA
clr => board_IP[1]~reg0.ENA
clr => board_IP[2]~reg0.ENA
clr => board_IP[3]~reg0.ENA
clr => board_IP[4]~reg0.ENA
clr => board_IP[5]~reg0.ENA
clr => board_IP[6]~reg0.ENA
clr => board_IP[7]~reg0.ENA
clr => board_IP[8]~reg0.ENA
clr => board_IP[9]~reg0.ENA
clr => board_IP[10]~reg0.ENA
clr => board_IP[11]~reg0.ENA
clr => board_IP[12]~reg0.ENA
clr => board_IP[13]~reg0.ENA
clr => board_IP[14]~reg0.ENA
clr => board_IP[15]~reg0.ENA
clr => board_IP[16]~reg0.ENA
clr => board_IP[17]~reg0.ENA
clr => board_IP[18]~reg0.ENA
clr => board_IP[19]~reg0.ENA
clr => board_IP[20]~reg0.ENA
clr => board_IP[21]~reg0.ENA
clr => board_IP[22]~reg0.ENA
clr => board_IP[23]~reg0.ENA
clr => board_IP[24]~reg0.ENA
clr => board_IP[25]~reg0.ENA
clr => board_IP[26]~reg0.ENA
clr => board_IP[27]~reg0.ENA
clr => board_IP[28]~reg0.ENA
clr => board_IP[29]~reg0.ENA
clr => board_IP[30]~reg0.ENA
clr => board_IP[31]~reg0.ENA
clr => pc_IP[0]~reg0.ENA
clr => pc_IP[1]~reg0.ENA
clr => pc_IP[2]~reg0.ENA
clr => pc_IP[3]~reg0.ENA
clr => pc_IP[4]~reg0.ENA
clr => pc_IP[5]~reg0.ENA
clr => pc_IP[6]~reg0.ENA
clr => pc_IP[7]~reg0.ENA
clr => pc_IP[8]~reg0.ENA
clr => pc_IP[9]~reg0.ENA
clr => pc_IP[10]~reg0.ENA
clr => pc_IP[11]~reg0.ENA
clr => pc_IP[12]~reg0.ENA
clr => pc_IP[13]~reg0.ENA
clr => pc_IP[14]~reg0.ENA
clr => pc_IP[15]~reg0.ENA
clr => pc_IP[16]~reg0.ENA
clr => pc_IP[17]~reg0.ENA
clr => pc_IP[18]~reg0.ENA
clr => pc_IP[19]~reg0.ENA
clr => pc_IP[20]~reg0.ENA
clr => pc_IP[21]~reg0.ENA
clr => pc_IP[22]~reg0.ENA
clr => pc_IP[23]~reg0.ENA
clr => pc_IP[24]~reg0.ENA
clr => pc_IP[25]~reg0.ENA
clr => pc_IP[26]~reg0.ENA
clr => pc_IP[27]~reg0.ENA
clr => pc_IP[28]~reg0.ENA
clr => pc_IP[29]~reg0.ENA
clr => pc_IP[30]~reg0.ENA
clr => pc_IP[31]~reg0.ENA
clr => rx_total_length[0]~reg0.ENA
clr => rx_total_length[1]~reg0.ENA
clr => rx_total_length[2]~reg0.ENA
clr => rx_total_length[3]~reg0.ENA
clr => rx_total_length[4]~reg0.ENA
clr => rx_total_length[5]~reg0.ENA
clr => rx_total_length[6]~reg0.ENA
clr => rx_total_length[7]~reg0.ENA
clr => rx_total_length[8]~reg0.ENA
clr => rx_total_length[9]~reg0.ENA
clr => rx_total_length[10]~reg0.ENA
clr => rx_total_length[11]~reg0.ENA
clr => rx_total_length[12]~reg0.ENA
clr => rx_total_length[13]~reg0.ENA
clr => rx_total_length[14]~reg0.ENA
clr => rx_total_length[15]~reg0.ENA
clr => mydata[0].ENA
clr => mydata[1].ENA
clr => mydata[2].ENA
clr => mydata[3].ENA
clr => mydata[4].ENA
clr => mydata[5].ENA
clr => mydata[6].ENA
clr => mydata[7].ENA
clr => mydata[8].ENA
clr => mydata[9].ENA
clr => mydata[10].ENA
clr => mydata[11].ENA
clr => mydata[12].ENA
clr => mydata[13].ENA
clr => mydata[14].ENA
clr => mydata[15].ENA
clr => mydata[16].ENA
clr => mydata[17].ENA
clr => mydata[18].ENA
clr => mydata[19].ENA
clr => mydata[20].ENA
clr => mydata[21].ENA
clr => mydata[22].ENA
clr => mydata[23].ENA
clr => byte_counter[0].ENA
clr => byte_counter[1].ENA
clr => byte_counter[2].ENA
clr => data_o[0]~reg0.ENA
clr => data_o[1]~reg0.ENA
clr => data_o[2]~reg0.ENA
clr => data_o[3]~reg0.ENA
clr => data_o[4]~reg0.ENA
clr => data_o[5]~reg0.ENA
clr => data_o[6]~reg0.ENA
clr => data_o[7]~reg0.ENA
clr => data_o[8]~reg0.ENA
clr => data_o[9]~reg0.ENA
clr => data_o[10]~reg0.ENA
clr => data_o[11]~reg0.ENA
clr => data_o[12]~reg0.ENA
clr => data_o[13]~reg0.ENA
clr => data_o[14]~reg0.ENA
clr => data_o[15]~reg0.ENA
clr => data_o[16]~reg0.ENA
clr => data_o[17]~reg0.ENA
clr => data_o[18]~reg0.ENA
clr => data_o[19]~reg0.ENA
clr => data_o[20]~reg0.ENA
clr => data_o[21]~reg0.ENA
clr => data_o[22]~reg0.ENA
clr => data_o[23]~reg0.ENA
clr => data_o[24]~reg0.ENA
clr => data_o[25]~reg0.ENA
clr => data_o[26]~reg0.ENA
clr => data_o[27]~reg0.ENA
clr => data_o[28]~reg0.ENA
clr => data_o[29]~reg0.ENA
clr => data_o[30]~reg0.ENA
clr => data_o[31]~reg0.ENA
clr => ram_wr_addr[0]~reg0.ENA
clr => ram_wr_addr[1]~reg0.ENA
clr => ram_wr_addr[2]~reg0.ENA
clr => ram_wr_addr[3]~reg0.ENA
clr => ram_wr_addr[4]~reg0.ENA
clr => ram_wr_addr[5]~reg0.ENA
clr => ram_wr_addr[6]~reg0.ENA
clr => ram_wr_addr[7]~reg0.ENA
clr => ram_wr_addr[8]~reg0.ENA
clr => data_counter[0].ENA
clr => data_counter[1].ENA
clr => data_counter[2].ENA
clr => data_counter[3].ENA
clr => data_counter[4].ENA
clr => data_counter[5].ENA
clr => data_counter[6].ENA
clr => data_counter[7].ENA
clr => data_counter[8].ENA
clr => data_counter[9].ENA
clr => data_counter[10].ENA
clr => data_counter[11].ENA
clr => data_counter[12].ENA
clr => data_counter[13].ENA
clr => data_counter[14].ENA
clr => data_counter[15].ENA
clr => data_o_valid~reg0.ENA
board_mac[0] <= board_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[1] <= board_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[2] <= board_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[3] <= board_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[4] <= board_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[5] <= board_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[6] <= board_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[7] <= board_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[8] <= board_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[9] <= board_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[10] <= board_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[11] <= board_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[12] <= board_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[13] <= board_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[14] <= board_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[15] <= board_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[16] <= board_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[17] <= board_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[18] <= board_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[19] <= board_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[20] <= board_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[21] <= board_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[22] <= board_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[23] <= board_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[24] <= board_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[25] <= board_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[26] <= board_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[27] <= board_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[28] <= board_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[29] <= board_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[30] <= board_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[31] <= board_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[32] <= board_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[33] <= board_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[34] <= board_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[35] <= board_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[36] <= board_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[37] <= board_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[38] <= board_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[39] <= board_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[40] <= board_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[41] <= board_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[42] <= board_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[43] <= board_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[44] <= board_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[45] <= board_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[46] <= board_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_mac[47] <= board_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[0] <= pc_mac[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[1] <= pc_mac[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[2] <= pc_mac[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[3] <= pc_mac[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[4] <= pc_mac[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[5] <= pc_mac[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[6] <= pc_mac[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[7] <= pc_mac[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[8] <= pc_mac[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[9] <= pc_mac[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[10] <= pc_mac[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[11] <= pc_mac[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[12] <= pc_mac[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[13] <= pc_mac[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[14] <= pc_mac[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[15] <= pc_mac[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[16] <= pc_mac[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[17] <= pc_mac[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[18] <= pc_mac[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[19] <= pc_mac[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[20] <= pc_mac[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[21] <= pc_mac[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[22] <= pc_mac[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[23] <= pc_mac[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[24] <= pc_mac[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[25] <= pc_mac[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[26] <= pc_mac[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[27] <= pc_mac[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[28] <= pc_mac[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[29] <= pc_mac[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[30] <= pc_mac[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[31] <= pc_mac[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[32] <= pc_mac[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[33] <= pc_mac[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[34] <= pc_mac[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[35] <= pc_mac[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[36] <= pc_mac[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[37] <= pc_mac[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[38] <= pc_mac[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[39] <= pc_mac[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[40] <= pc_mac[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[41] <= pc_mac[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[42] <= pc_mac[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[43] <= pc_mac[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[44] <= pc_mac[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[45] <= pc_mac[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[46] <= pc_mac[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_mac[47] <= pc_mac[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[0] <= IP_Prtcl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[1] <= IP_Prtcl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[2] <= IP_Prtcl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[3] <= IP_Prtcl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[4] <= IP_Prtcl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[5] <= IP_Prtcl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[6] <= IP_Prtcl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[7] <= IP_Prtcl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[8] <= IP_Prtcl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[9] <= IP_Prtcl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[10] <= IP_Prtcl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[11] <= IP_Prtcl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[12] <= IP_Prtcl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[13] <= IP_Prtcl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[14] <= IP_Prtcl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_Prtcl[15] <= IP_Prtcl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[0] <= IP_layer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[1] <= IP_layer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[2] <= IP_layer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[3] <= IP_layer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[4] <= IP_layer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[5] <= IP_layer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[6] <= IP_layer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[7] <= IP_layer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[8] <= IP_layer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[9] <= IP_layer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[10] <= IP_layer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[11] <= IP_layer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[12] <= IP_layer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[13] <= IP_layer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[14] <= IP_layer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[15] <= IP_layer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[16] <= IP_layer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[17] <= IP_layer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[18] <= IP_layer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[19] <= IP_layer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[20] <= IP_layer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[21] <= IP_layer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[22] <= IP_layer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[23] <= IP_layer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[24] <= IP_layer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[25] <= IP_layer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[26] <= IP_layer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[27] <= IP_layer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[28] <= IP_layer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[29] <= IP_layer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[30] <= IP_layer[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[31] <= IP_layer[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[32] <= IP_layer[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[33] <= IP_layer[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[34] <= IP_layer[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[35] <= IP_layer[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[36] <= IP_layer[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[37] <= IP_layer[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[38] <= IP_layer[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[39] <= IP_layer[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[40] <= IP_layer[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[41] <= IP_layer[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[42] <= IP_layer[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[43] <= IP_layer[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[44] <= IP_layer[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[45] <= IP_layer[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[46] <= IP_layer[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[47] <= IP_layer[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[48] <= IP_layer[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[49] <= IP_layer[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[50] <= IP_layer[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[51] <= IP_layer[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[52] <= IP_layer[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[53] <= IP_layer[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[54] <= IP_layer[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[55] <= IP_layer[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[56] <= IP_layer[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[57] <= IP_layer[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[58] <= IP_layer[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[59] <= IP_layer[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[60] <= IP_layer[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[61] <= IP_layer[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[62] <= IP_layer[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[63] <= IP_layer[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[64] <= IP_layer[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[65] <= IP_layer[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[66] <= IP_layer[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[67] <= IP_layer[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[68] <= IP_layer[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[69] <= IP_layer[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[70] <= IP_layer[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[71] <= IP_layer[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[72] <= IP_layer[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[73] <= IP_layer[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[74] <= IP_layer[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[75] <= IP_layer[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[76] <= IP_layer[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[77] <= IP_layer[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[78] <= IP_layer[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[79] <= IP_layer[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[80] <= IP_layer[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[81] <= IP_layer[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[82] <= IP_layer[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[83] <= IP_layer[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[84] <= IP_layer[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[85] <= IP_layer[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[86] <= IP_layer[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[87] <= IP_layer[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[88] <= IP_layer[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[89] <= IP_layer[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[90] <= IP_layer[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[91] <= IP_layer[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[92] <= IP_layer[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[93] <= IP_layer[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[94] <= IP_layer[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[95] <= IP_layer[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[96] <= IP_layer[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[97] <= IP_layer[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[98] <= IP_layer[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[99] <= IP_layer[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[100] <= IP_layer[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[101] <= IP_layer[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[102] <= IP_layer[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[103] <= IP_layer[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[104] <= IP_layer[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[105] <= IP_layer[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[106] <= IP_layer[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[107] <= IP_layer[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[108] <= IP_layer[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[109] <= IP_layer[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[110] <= IP_layer[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[111] <= IP_layer[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[112] <= IP_layer[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[113] <= IP_layer[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[114] <= IP_layer[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[115] <= IP_layer[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[116] <= IP_layer[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[117] <= IP_layer[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[118] <= IP_layer[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[119] <= IP_layer[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[120] <= IP_layer[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[121] <= IP_layer[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[122] <= IP_layer[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[123] <= IP_layer[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[124] <= IP_layer[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[125] <= IP_layer[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[126] <= IP_layer[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[127] <= IP_layer[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[128] <= IP_layer[128]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[129] <= IP_layer[129]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[130] <= IP_layer[130]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[131] <= IP_layer[131]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[132] <= IP_layer[132]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[133] <= IP_layer[133]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[134] <= IP_layer[134]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[135] <= IP_layer[135]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[136] <= IP_layer[136]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[137] <= IP_layer[137]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[138] <= IP_layer[138]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[139] <= IP_layer[139]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[140] <= IP_layer[140]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[141] <= IP_layer[141]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[142] <= IP_layer[142]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[143] <= IP_layer[143]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[144] <= IP_layer[144]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[145] <= IP_layer[145]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[146] <= IP_layer[146]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[147] <= IP_layer[147]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[148] <= IP_layer[148]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[149] <= IP_layer[149]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[150] <= IP_layer[150]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[151] <= IP_layer[151]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[152] <= IP_layer[152]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[153] <= IP_layer[153]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[154] <= IP_layer[154]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[155] <= IP_layer[155]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[156] <= IP_layer[156]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[157] <= IP_layer[157]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[158] <= IP_layer[158]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IP_layer[159] <= IP_layer[159]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[0] <= pc_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[1] <= pc_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[2] <= pc_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[3] <= pc_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[4] <= pc_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[5] <= pc_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[6] <= pc_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[7] <= pc_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[8] <= pc_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[9] <= pc_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[10] <= pc_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[11] <= pc_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[12] <= pc_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[13] <= pc_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[14] <= pc_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[15] <= pc_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[16] <= pc_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[17] <= pc_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[18] <= pc_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[19] <= pc_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[20] <= pc_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[21] <= pc_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[22] <= pc_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[23] <= pc_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[24] <= pc_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[25] <= pc_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[26] <= pc_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[27] <= pc_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[28] <= pc_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[29] <= pc_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[30] <= pc_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_IP[31] <= pc_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[0] <= board_IP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[1] <= board_IP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[2] <= board_IP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[3] <= board_IP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[4] <= board_IP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[5] <= board_IP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[6] <= board_IP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[7] <= board_IP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[8] <= board_IP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[9] <= board_IP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[10] <= board_IP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[11] <= board_IP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[12] <= board_IP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[13] <= board_IP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[14] <= board_IP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[15] <= board_IP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[16] <= board_IP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[17] <= board_IP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[18] <= board_IP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[19] <= board_IP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[20] <= board_IP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[21] <= board_IP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[22] <= board_IP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[23] <= board_IP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[24] <= board_IP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[25] <= board_IP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[26] <= board_IP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[27] <= board_IP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[28] <= board_IP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[29] <= board_IP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[30] <= board_IP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
board_IP[31] <= board_IP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[0] <= UDP_layer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[1] <= UDP_layer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[2] <= UDP_layer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[3] <= UDP_layer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[4] <= UDP_layer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[5] <= UDP_layer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[6] <= UDP_layer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[7] <= UDP_layer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[8] <= UDP_layer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[9] <= UDP_layer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[10] <= UDP_layer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[11] <= UDP_layer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[12] <= UDP_layer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[13] <= UDP_layer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[14] <= UDP_layer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[15] <= UDP_layer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[16] <= UDP_layer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[17] <= UDP_layer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[18] <= UDP_layer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[19] <= UDP_layer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[20] <= UDP_layer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[21] <= UDP_layer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[22] <= UDP_layer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[23] <= UDP_layer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[24] <= UDP_layer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[25] <= UDP_layer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[26] <= UDP_layer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[27] <= UDP_layer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[28] <= UDP_layer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[29] <= UDP_layer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[30] <= UDP_layer[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[31] <= UDP_layer[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[32] <= UDP_layer[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[33] <= UDP_layer[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[34] <= UDP_layer[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[35] <= UDP_layer[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[36] <= UDP_layer[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[37] <= UDP_layer[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[38] <= UDP_layer[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[39] <= UDP_layer[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[40] <= UDP_layer[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[41] <= UDP_layer[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[42] <= UDP_layer[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[43] <= UDP_layer[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[44] <= UDP_layer[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[45] <= UDP_layer[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[46] <= UDP_layer[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[47] <= UDP_layer[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[48] <= UDP_layer[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[49] <= UDP_layer[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[50] <= UDP_layer[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[51] <= UDP_layer[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[52] <= UDP_layer[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[53] <= UDP_layer[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[54] <= UDP_layer[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[55] <= UDP_layer[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[56] <= UDP_layer[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[57] <= UDP_layer[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[58] <= UDP_layer[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[59] <= UDP_layer[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[60] <= UDP_layer[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[61] <= UDP_layer[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[62] <= UDP_layer[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UDP_layer[63] <= UDP_layer[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mydata_num[0] <= <GND>
mydata_num[1] <= <GND>
mydata_num[2] <= <GND>
mydata_num[3] <= <GND>
mydata_num[4] <= <GND>
mydata_num[5] <= <GND>
mydata_num[6] <= <GND>
mydata_num[7] <= <GND>
mydata_num[8] <= <GND>
mydata_num[9] <= <GND>
mydata_num[10] <= <GND>
mydata_num[11] <= <GND>
mydata_num[12] <= <GND>
mydata_num[13] <= <GND>
mydata_num[14] <= <GND>
mydata_num[15] <= <GND>
data_o[0] <= data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[16] <= data_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[17] <= data_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[18] <= data_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[19] <= data_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[20] <= data_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[21] <= data_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[22] <= data_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[23] <= data_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[24] <= data_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[25] <= data_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[26] <= data_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[27] <= data_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[28] <= data_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[29] <= data_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[30] <= data_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o[31] <= data_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
valid_ip_P <= valid_ip_P~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[0] <= rx_total_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[1] <= rx_total_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[2] <= rx_total_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[3] <= rx_total_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[4] <= rx_total_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[5] <= rx_total_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[6] <= rx_total_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[7] <= rx_total_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[8] <= rx_total_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[9] <= rx_total_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[10] <= rx_total_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[11] <= rx_total_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[12] <= rx_total_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[13] <= rx_total_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[14] <= rx_total_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_total_length[15] <= rx_total_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_o_valid <= data_o_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_state[0] <= rx_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_state[1] <= rx_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_state[2] <= rx_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_state[3] <= rx_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[0] <= rx_data_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[1] <= rx_data_length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[2] <= rx_data_length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[3] <= rx_data_length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[4] <= rx_data_length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[5] <= rx_data_length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[6] <= rx_data_length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[7] <= rx_data_length[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[8] <= rx_data_length[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[9] <= rx_data_length[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[10] <= rx_data_length[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[11] <= rx_data_length[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[12] <= rx_data_length[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[13] <= rx_data_length[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[14] <= rx_data_length[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_length[15] <= rx_data_length[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[0] <= ram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[1] <= ram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[2] <= ram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[3] <= ram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[4] <= ram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[5] <= ram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[6] <= ram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[7] <= ram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[8] <= ram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_receive <= data_receive~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|ram:ram_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
inclock => inclock.IN1
outclock => outclock.IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|Ethernet|ram:ram_inst|altsyncram:altsyncram_component
wren_a => altsyncram_e5o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e5o1:auto_generated.data_a[0]
data_a[1] => altsyncram_e5o1:auto_generated.data_a[1]
data_a[2] => altsyncram_e5o1:auto_generated.data_a[2]
data_a[3] => altsyncram_e5o1:auto_generated.data_a[3]
data_a[4] => altsyncram_e5o1:auto_generated.data_a[4]
data_a[5] => altsyncram_e5o1:auto_generated.data_a[5]
data_a[6] => altsyncram_e5o1:auto_generated.data_a[6]
data_a[7] => altsyncram_e5o1:auto_generated.data_a[7]
data_a[8] => altsyncram_e5o1:auto_generated.data_a[8]
data_a[9] => altsyncram_e5o1:auto_generated.data_a[9]
data_a[10] => altsyncram_e5o1:auto_generated.data_a[10]
data_a[11] => altsyncram_e5o1:auto_generated.data_a[11]
data_a[12] => altsyncram_e5o1:auto_generated.data_a[12]
data_a[13] => altsyncram_e5o1:auto_generated.data_a[13]
data_a[14] => altsyncram_e5o1:auto_generated.data_a[14]
data_a[15] => altsyncram_e5o1:auto_generated.data_a[15]
data_a[16] => altsyncram_e5o1:auto_generated.data_a[16]
data_a[17] => altsyncram_e5o1:auto_generated.data_a[17]
data_a[18] => altsyncram_e5o1:auto_generated.data_a[18]
data_a[19] => altsyncram_e5o1:auto_generated.data_a[19]
data_a[20] => altsyncram_e5o1:auto_generated.data_a[20]
data_a[21] => altsyncram_e5o1:auto_generated.data_a[21]
data_a[22] => altsyncram_e5o1:auto_generated.data_a[22]
data_a[23] => altsyncram_e5o1:auto_generated.data_a[23]
data_a[24] => altsyncram_e5o1:auto_generated.data_a[24]
data_a[25] => altsyncram_e5o1:auto_generated.data_a[25]
data_a[26] => altsyncram_e5o1:auto_generated.data_a[26]
data_a[27] => altsyncram_e5o1:auto_generated.data_a[27]
data_a[28] => altsyncram_e5o1:auto_generated.data_a[28]
data_a[29] => altsyncram_e5o1:auto_generated.data_a[29]
data_a[30] => altsyncram_e5o1:auto_generated.data_a[30]
data_a[31] => altsyncram_e5o1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_e5o1:auto_generated.address_a[0]
address_a[1] => altsyncram_e5o1:auto_generated.address_a[1]
address_a[2] => altsyncram_e5o1:auto_generated.address_a[2]
address_a[3] => altsyncram_e5o1:auto_generated.address_a[3]
address_a[4] => altsyncram_e5o1:auto_generated.address_a[4]
address_a[5] => altsyncram_e5o1:auto_generated.address_a[5]
address_a[6] => altsyncram_e5o1:auto_generated.address_a[6]
address_a[7] => altsyncram_e5o1:auto_generated.address_a[7]
address_a[8] => altsyncram_e5o1:auto_generated.address_a[8]
address_b[0] => altsyncram_e5o1:auto_generated.address_b[0]
address_b[1] => altsyncram_e5o1:auto_generated.address_b[1]
address_b[2] => altsyncram_e5o1:auto_generated.address_b[2]
address_b[3] => altsyncram_e5o1:auto_generated.address_b[3]
address_b[4] => altsyncram_e5o1:auto_generated.address_b[4]
address_b[5] => altsyncram_e5o1:auto_generated.address_b[5]
address_b[6] => altsyncram_e5o1:auto_generated.address_b[6]
address_b[7] => altsyncram_e5o1:auto_generated.address_b[7]
address_b[8] => altsyncram_e5o1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e5o1:auto_generated.clock0
clock1 => altsyncram_e5o1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_e5o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_e5o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_e5o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_e5o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_e5o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_e5o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_e5o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_e5o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_e5o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_e5o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_e5o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_e5o1:auto_generated.q_b[11]
q_b[12] <= altsyncram_e5o1:auto_generated.q_b[12]
q_b[13] <= altsyncram_e5o1:auto_generated.q_b[13]
q_b[14] <= altsyncram_e5o1:auto_generated.q_b[14]
q_b[15] <= altsyncram_e5o1:auto_generated.q_b[15]
q_b[16] <= altsyncram_e5o1:auto_generated.q_b[16]
q_b[17] <= altsyncram_e5o1:auto_generated.q_b[17]
q_b[18] <= altsyncram_e5o1:auto_generated.q_b[18]
q_b[19] <= altsyncram_e5o1:auto_generated.q_b[19]
q_b[20] <= altsyncram_e5o1:auto_generated.q_b[20]
q_b[21] <= altsyncram_e5o1:auto_generated.q_b[21]
q_b[22] <= altsyncram_e5o1:auto_generated.q_b[22]
q_b[23] <= altsyncram_e5o1:auto_generated.q_b[23]
q_b[24] <= altsyncram_e5o1:auto_generated.q_b[24]
q_b[25] <= altsyncram_e5o1:auto_generated.q_b[25]
q_b[26] <= altsyncram_e5o1:auto_generated.q_b[26]
q_b[27] <= altsyncram_e5o1:auto_generated.q_b[27]
q_b[28] <= altsyncram_e5o1:auto_generated.q_b[28]
q_b[29] <= altsyncram_e5o1:auto_generated.q_b[29]
q_b[30] <= altsyncram_e5o1:auto_generated.q_b[30]
q_b[31] <= altsyncram_e5o1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Ethernet|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_e5o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|Ethernet|nco_ip_st:inst
clk => clk.IN12
reset_n => reset.IN7
clken => clken.IN12
phi_inc_i[0] => phi_inc_i_w[0].IN1
phi_inc_i[1] => phi_inc_i_w[1].IN1
phi_inc_i[2] => phi_inc_i_w[2].IN1
phi_inc_i[3] => phi_inc_i_w[3].IN1
phi_inc_i[4] => phi_inc_i_w[4].IN1
phi_inc_i[5] => phi_inc_i_w[5].IN1
phi_inc_i[6] => phi_inc_i_w[6].IN1
phi_inc_i[7] => phi_inc_i_w[7].IN1
phi_inc_i[8] => phi_inc_i_w[8].IN1
phi_inc_i[9] => phi_inc_i_w[9].IN1
phi_inc_i[10] => phi_inc_i_w[10].IN1
phi_inc_i[11] => phi_inc_i_w[11].IN1
fsin_o[0] <= asj_nco_mob_w:blk0.data_out
fsin_o[1] <= asj_nco_mob_w:blk0.data_out
fsin_o[2] <= asj_nco_mob_w:blk0.data_out
fsin_o[3] <= asj_nco_mob_w:blk0.data_out
fsin_o[4] <= asj_nco_mob_w:blk0.data_out
fsin_o[5] <= asj_nco_mob_w:blk0.data_out
fsin_o[6] <= asj_nco_mob_w:blk0.data_out
fsin_o[7] <= asj_nco_mob_w:blk0.data_out
fsin_o[8] <= asj_nco_mob_w:blk0.data_out
fsin_o[9] <= asj_nco_mob_w:blk0.data_out
fsin_o[10] <= asj_nco_mob_w:blk0.data_out
fsin_o[11] <= asj_nco_mob_w:blk0.data_out
fsin_o[12] <= asj_nco_mob_w:blk0.data_out
fsin_o[13] <= asj_nco_mob_w:blk0.data_out
fsin_o[14] <= asj_nco_mob_w:blk0.data_out
fsin_o[15] <= asj_nco_mob_w:blk0.data_out
fcos_o[0] <= asj_nco_mob_w:blk1.data_out
fcos_o[1] <= asj_nco_mob_w:blk1.data_out
fcos_o[2] <= asj_nco_mob_w:blk1.data_out
fcos_o[3] <= asj_nco_mob_w:blk1.data_out
fcos_o[4] <= asj_nco_mob_w:blk1.data_out
fcos_o[5] <= asj_nco_mob_w:blk1.data_out
fcos_o[6] <= asj_nco_mob_w:blk1.data_out
fcos_o[7] <= asj_nco_mob_w:blk1.data_out
fcos_o[8] <= asj_nco_mob_w:blk1.data_out
fcos_o[9] <= asj_nco_mob_w:blk1.data_out
fcos_o[10] <= asj_nco_mob_w:blk1.data_out
fcos_o[11] <= asj_nco_mob_w:blk1.data_out
fcos_o[12] <= asj_nco_mob_w:blk1.data_out
fcos_o[13] <= asj_nco_mob_w:blk1.data_out
fcos_o[14] <= asj_nco_mob_w:blk1.data_out
fcos_o[15] <= asj_nco_mob_w:blk1.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|Ethernet|nco_ip_st:inst|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_t4i:auto_generated.dataa[0]
dataa[1] => add_sub_t4i:auto_generated.dataa[1]
dataa[2] => add_sub_t4i:auto_generated.dataa[2]
dataa[3] => add_sub_t4i:auto_generated.dataa[3]
dataa[4] => add_sub_t4i:auto_generated.dataa[4]
dataa[5] => add_sub_t4i:auto_generated.dataa[5]
dataa[6] => add_sub_t4i:auto_generated.dataa[6]
dataa[7] => add_sub_t4i:auto_generated.dataa[7]
dataa[8] => add_sub_t4i:auto_generated.dataa[8]
dataa[9] => add_sub_t4i:auto_generated.dataa[9]
dataa[10] => add_sub_t4i:auto_generated.dataa[10]
dataa[11] => add_sub_t4i:auto_generated.dataa[11]
datab[0] => add_sub_t4i:auto_generated.datab[0]
datab[1] => add_sub_t4i:auto_generated.datab[1]
datab[2] => add_sub_t4i:auto_generated.datab[2]
datab[3] => add_sub_t4i:auto_generated.datab[3]
datab[4] => add_sub_t4i:auto_generated.datab[4]
datab[5] => add_sub_t4i:auto_generated.datab[5]
datab[6] => add_sub_t4i:auto_generated.datab[6]
datab[7] => add_sub_t4i:auto_generated.datab[7]
datab[8] => add_sub_t4i:auto_generated.datab[8]
datab[9] => add_sub_t4i:auto_generated.datab[9]
datab[10] => add_sub_t4i:auto_generated.datab[10]
datab[11] => add_sub_t4i:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_t4i:auto_generated.clock
aclr => add_sub_t4i:auto_generated.aclr
clken => add_sub_t4i:auto_generated.clken
result[0] <= add_sub_t4i:auto_generated.result[0]
result[1] <= add_sub_t4i:auto_generated.result[1]
result[2] <= add_sub_t4i:auto_generated.result[2]
result[3] <= add_sub_t4i:auto_generated.result[3]
result[4] <= add_sub_t4i:auto_generated.result[4]
result[5] <= add_sub_t4i:auto_generated.result[5]
result[6] <= add_sub_t4i:auto_generated.result[6]
result[7] <= add_sub_t4i:auto_generated.result[7]
result[8] <= add_sub_t4i:auto_generated.result[8]
result[9] <= add_sub_t4i:auto_generated.result[9]
result[10] <= add_sub_t4i:auto_generated.result[10]
result[11] <= add_sub_t4i:auto_generated.result[11]
cout <= <GND>
overflow <= <GND>


|Ethernet|nco_ip_st:inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_t4i:auto_generated
aclr => pipeline_dffe[11].IN0
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN22
dataa[1] => op_1.IN20
dataa[2] => op_1.IN18
dataa[3] => op_1.IN16
dataa[4] => op_1.IN14
dataa[5] => op_1.IN12
dataa[6] => op_1.IN10
dataa[7] => op_1.IN8
dataa[8] => op_1.IN6
dataa[9] => op_1.IN4
dataa[10] => op_1.IN2
dataa[11] => op_1.IN0
datab[0] => op_1.IN23
datab[1] => op_1.IN21
datab[2] => op_1.IN19
datab[3] => op_1.IN17
datab[4] => op_1.IN15
datab[5] => op_1.IN13
datab[6] => op_1.IN11
datab[7] => op_1.IN9
datab[8] => op_1.IN7
datab[9] => op_1.IN5
datab[10] => op_1.IN3
datab[11] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => dxxrv[4]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => dxxrv[0]~reg0.ENA
clken => lsfr_reg[15].ENA
clken => lsfr_reg[14].ENA
clken => lsfr_reg[13].ENA
clken => lsfr_reg[12].ENA
clken => lsfr_reg[11].ENA
clken => lsfr_reg[10].ENA
clken => lsfr_reg[9].ENA
clken => lsfr_reg[8].ENA
clken => lsfr_reg[7].ENA
clken => lsfr_reg[6].ENA
clken => lsfr_reg[5].ENA
clken => lsfr_reg[4].ENA
clken => lsfr_reg[3].ENA
clken => lsfr_reg[2].ENA
clken => lsfr_reg[1].ENA
clken => lsfr_reg[0].ENA
clken => dxxrv[4]~reg0.ENA
clken => dxxrv[3]~reg0.ENA
clken => dxxrv[2]~reg0.ENA
clken => dxxrv[1]~reg0.ENA
reset => dxxrv[0]~reg0.ACLR
reset => dxxrv[1]~reg0.ACLR
reset => dxxrv[2]~reg0.ACLR
reset => dxxrv[3]~reg0.ACLR
reset => dxxrv[4]~reg0.ACLR
reset => lsfr_reg[0].PRESET
reset => lsfr_reg[1].ACLR
reset => lsfr_reg[2].PRESET
reset => lsfr_reg[3].PRESET
reset => lsfr_reg[4].PRESET
reset => lsfr_reg[5].ACLR
reset => lsfr_reg[6].PRESET
reset => lsfr_reg[7].PRESET
reset => lsfr_reg[8].ACLR
reset => lsfr_reg[9].PRESET
reset => lsfr_reg[10].ACLR
reset => lsfr_reg[11].PRESET
reset => lsfr_reg[12].PRESET
reset => lsfr_reg[13].ACLR
reset => lsfr_reg[14].ACLR
reset => lsfr_reg[15].PRESET
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[4] <= dxxrv[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_dxx:ux002
clk => clk.IN1
clken => clken.IN1
reset => reset.IN1
dxxpdi[0] => phi_dither_in_w[0].IN1
dxxpdi[1] => phi_dither_in_w[1].IN1
dxxpdi[2] => phi_dither_in_w[2].IN1
dxxpdi[3] => phi_dither_in_w[3].IN1
dxxpdi[4] => phi_dither_in_w[4].IN1
dxxpdi[5] => phi_dither_in_w[5].IN1
dxxpdi[6] => phi_dither_in_w[6].IN1
dxxpdi[7] => phi_dither_in_w[7].IN1
dxxpdi[8] => phi_dither_in_w[8].IN1
dxxpdi[9] => phi_dither_in_w[9].IN1
dxxpdi[10] => phi_dither_in_w[10].IN1
dxxpdi[11] => phi_dither_in_w[11].IN1
dxxpdi[12] => phi_dither_in_w[12].IN1
dxxpdi[13] => phi_dither_in_w[13].IN1
dxxpdi[14] => phi_dither_in_w[14].IN1
dxxpdi[15] => phi_dither_in_w[15].IN1
dxxpdi[16] => phi_dither_in_w[16].IN1
rval[0] => rval_w[0].IN1
rval[1] => rval_w[1].IN1
rval[2] => rval_w[2].IN1
rval[3] => rval_w[3].IN1
rval[4] => rval_w[4].IN13
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_dxx:ux002|lpm_add_sub:ux014
dataa[0] => add_sub_vth:auto_generated.dataa[0]
dataa[1] => add_sub_vth:auto_generated.dataa[1]
dataa[2] => add_sub_vth:auto_generated.dataa[2]
dataa[3] => add_sub_vth:auto_generated.dataa[3]
dataa[4] => add_sub_vth:auto_generated.dataa[4]
dataa[5] => add_sub_vth:auto_generated.dataa[5]
dataa[6] => add_sub_vth:auto_generated.dataa[6]
dataa[7] => add_sub_vth:auto_generated.dataa[7]
dataa[8] => add_sub_vth:auto_generated.dataa[8]
dataa[9] => add_sub_vth:auto_generated.dataa[9]
dataa[10] => add_sub_vth:auto_generated.dataa[10]
dataa[11] => add_sub_vth:auto_generated.dataa[11]
dataa[12] => add_sub_vth:auto_generated.dataa[12]
dataa[13] => add_sub_vth:auto_generated.dataa[13]
dataa[14] => add_sub_vth:auto_generated.dataa[14]
dataa[15] => add_sub_vth:auto_generated.dataa[15]
dataa[16] => add_sub_vth:auto_generated.dataa[16]
datab[0] => add_sub_vth:auto_generated.datab[0]
datab[1] => add_sub_vth:auto_generated.datab[1]
datab[2] => add_sub_vth:auto_generated.datab[2]
datab[3] => add_sub_vth:auto_generated.datab[3]
datab[4] => add_sub_vth:auto_generated.datab[4]
datab[5] => add_sub_vth:auto_generated.datab[5]
datab[6] => add_sub_vth:auto_generated.datab[6]
datab[7] => add_sub_vth:auto_generated.datab[7]
datab[8] => add_sub_vth:auto_generated.datab[8]
datab[9] => add_sub_vth:auto_generated.datab[9]
datab[10] => add_sub_vth:auto_generated.datab[10]
datab[11] => add_sub_vth:auto_generated.datab[11]
datab[12] => add_sub_vth:auto_generated.datab[12]
datab[13] => add_sub_vth:auto_generated.datab[13]
datab[14] => add_sub_vth:auto_generated.datab[14]
datab[15] => add_sub_vth:auto_generated.datab[15]
datab[16] => add_sub_vth:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_vth:auto_generated.clock
aclr => add_sub_vth:auto_generated.aclr
clken => add_sub_vth:auto_generated.clken
result[0] <= add_sub_vth:auto_generated.result[0]
result[1] <= add_sub_vth:auto_generated.result[1]
result[2] <= add_sub_vth:auto_generated.result[2]
result[3] <= add_sub_vth:auto_generated.result[3]
result[4] <= add_sub_vth:auto_generated.result[4]
result[5] <= add_sub_vth:auto_generated.result[5]
result[6] <= add_sub_vth:auto_generated.result[6]
result[7] <= add_sub_vth:auto_generated.result[7]
result[8] <= add_sub_vth:auto_generated.result[8]
result[9] <= add_sub_vth:auto_generated.result[9]
result[10] <= add_sub_vth:auto_generated.result[10]
result[11] <= add_sub_vth:auto_generated.result[11]
result[12] <= add_sub_vth:auto_generated.result[12]
result[13] <= add_sub_vth:auto_generated.result[13]
result[14] <= add_sub_vth:auto_generated.result[14]
result[15] <= add_sub_vth:auto_generated.result[15]
result[16] <= add_sub_vth:auto_generated.result[16]
cout <= <GND>
overflow <= <GND>


|Ethernet|nco_ip_st:inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_vth:auto_generated
aclr => pipeline_dffe[16].IN0
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_aprid_dxx:ux0219
pcc_w[0] => pcc_d[5].DATAIN
pcc_w[1] => pcc_d[6].DATAIN
pcc_w[2] => pcc_d[7].DATAIN
pcc_w[3] => pcc_d[8].DATAIN
pcc_w[4] => pcc_d[9].DATAIN
pcc_w[5] => pcc_d[10].DATAIN
pcc_w[6] => pcc_d[11].DATAIN
pcc_w[7] => pcc_d[12].DATAIN
pcc_w[8] => pcc_d[13].DATAIN
pcc_w[9] => pcc_d[14].DATAIN
pcc_w[10] => pcc_d[15].DATAIN
pcc_w[11] => pcc_d[16].DATAIN
pcc_d[0] <= <GND>
pcc_d[1] <= <GND>
pcc_d[2] <= <GND>
pcc_d[3] <= <GND>
pcc_d[4] <= <GND>
pcc_d[5] <= pcc_w[0].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[1].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[2].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[3].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[4].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[5].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[6].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[7].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[8].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[9].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[10].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[11].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= <GND>


|Ethernet|nco_ip_st:inst|asj_gam_dp:ux008
clk => rom_add_f[0]~reg0.CLK
clk => rom_add_f[1]~reg0.CLK
clk => rom_add_f[2]~reg0.CLK
clk => rom_add_f[3]~reg0.CLK
clk => rom_add_f[4]~reg0.CLK
clk => rom_add_f[5]~reg0.CLK
clk => rom_add_cc_temp[0].CLK
clk => rom_add_cc_temp[1].CLK
clk => rom_add_cc_temp[2].CLK
clk => rom_add_cc_temp[3].CLK
clk => rom_add_cc_temp[4].CLK
clk => rom_add_cc_temp[5].CLK
clk => rom_add_cs[0]~reg0.CLK
clk => rom_add_cs[1]~reg0.CLK
clk => rom_add_cs[2]~reg0.CLK
clk => rom_add_cs[3]~reg0.CLK
clk => rom_add_cs[4]~reg0.CLK
clk => rom_add_cs[5]~reg0.CLK
reset => rom_add_f[0]~reg0.ACLR
reset => rom_add_f[1]~reg0.ACLR
reset => rom_add_f[2]~reg0.ACLR
reset => rom_add_f[3]~reg0.ACLR
reset => rom_add_f[4]~reg0.ACLR
reset => rom_add_f[5]~reg0.ACLR
reset => rom_add_cc_temp[0].ACLR
reset => rom_add_cc_temp[1].ACLR
reset => rom_add_cc_temp[2].ACLR
reset => rom_add_cc_temp[3].ACLR
reset => rom_add_cc_temp[4].ACLR
reset => rom_add_cc_temp[5].ACLR
reset => rom_add_cs[0]~reg0.ACLR
reset => rom_add_cs[1]~reg0.ACLR
reset => rom_add_cs[2]~reg0.ACLR
reset => rom_add_cs[3]~reg0.ACLR
reset => rom_add_cs[4]~reg0.ACLR
reset => rom_add_cs[5]~reg0.ACLR
clken => rom_add_f[0]~reg0.ENA
clken => rom_add_cs[5]~reg0.ENA
clken => rom_add_cs[4]~reg0.ENA
clken => rom_add_cs[3]~reg0.ENA
clken => rom_add_cs[2]~reg0.ENA
clken => rom_add_cs[1]~reg0.ENA
clken => rom_add_cs[0]~reg0.ENA
clken => rom_add_cc_temp[5].ENA
clken => rom_add_cc_temp[4].ENA
clken => rom_add_cc_temp[3].ENA
clken => rom_add_cc_temp[2].ENA
clken => rom_add_cc_temp[1].ENA
clken => rom_add_cc_temp[0].ENA
clken => rom_add_f[5]~reg0.ENA
clken => rom_add_f[4]~reg0.ENA
clken => rom_add_f[3]~reg0.ENA
clken => rom_add_f[2]~reg0.ENA
clken => rom_add_f[1]~reg0.ENA
phi_acc_w[0] => rom_add_f[0]~reg0.DATAIN
phi_acc_w[1] => rom_add_f[1]~reg0.DATAIN
phi_acc_w[2] => rom_add_f[2]~reg0.DATAIN
phi_acc_w[3] => rom_add_f[3]~reg0.DATAIN
phi_acc_w[4] => rom_add_f[4]~reg0.DATAIN
phi_acc_w[5] => rom_add_f[5]~reg0.DATAIN
phi_acc_w[6] => Add0.IN14
phi_acc_w[6] => rom_add_cs[0]~reg0.DATAIN
phi_acc_w[7] => Add0.IN13
phi_acc_w[7] => rom_add_cs[1]~reg0.DATAIN
phi_acc_w[8] => Add0.IN12
phi_acc_w[8] => rom_add_cs[2]~reg0.DATAIN
phi_acc_w[9] => Add0.IN11
phi_acc_w[9] => rom_add_cs[3]~reg0.DATAIN
phi_acc_w[10] => Add0.IN10
phi_acc_w[10] => rom_add_cs[4]~reg0.DATAIN
phi_acc_w[11] => Add0.IN9
phi_acc_w[11] => rom_add_cs[5]~reg0.DATAIN
rom_add_cs[0] <= rom_add_cs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[1] <= rom_add_cs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[2] <= rom_add_cs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[3] <= rom_add_cs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[4] <= rom_add_cs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cs[5] <= rom_add_cs[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[0] <= rom_add_cc_temp[0].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[1] <= rom_add_cc_temp[1].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[2] <= rom_add_cc_temp[2].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[3] <= rom_add_cc_temp[3].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[4] <= rom_add_cc_temp[4].DB_MAX_OUTPUT_PORT_TYPE
rom_add_cc[5] <= rom_add_cc_temp[5].DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[0] <= rom_add_f[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[1] <= rom_add_f[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[2] <= rom_add_f[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[3] <= rom_add_f[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[4] <= rom_add_f[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add_f[5] <= rom_add_f[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220
raxx_a[0] => raxx_a[0].IN1
raxx_a[1] => raxx_a[1].IN1
raxx_a[2] => raxx_a[2].IN1
raxx_a[3] => raxx_a[3].IN1
raxx_a[4] => raxx_a[4].IN1
raxx_a[5] => raxx_a[5].IN1
raxx_b[0] => raxx_b[0].IN1
raxx_b[1] => raxx_b[1].IN1
raxx_b[2] => raxx_b[2].IN1
raxx_b[3] => raxx_b[3].IN1
raxx_b[4] => raxx_b[4].IN1
raxx_b[5] => raxx_b[5].IN1
clk => clk.IN1
clken => clken.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_if72:auto_generated.data_a[0]
data_a[1] => altsyncram_if72:auto_generated.data_a[1]
data_a[2] => altsyncram_if72:auto_generated.data_a[2]
data_a[3] => altsyncram_if72:auto_generated.data_a[3]
data_a[4] => altsyncram_if72:auto_generated.data_a[4]
data_a[5] => altsyncram_if72:auto_generated.data_a[5]
data_a[6] => altsyncram_if72:auto_generated.data_a[6]
data_a[7] => altsyncram_if72:auto_generated.data_a[7]
data_a[8] => altsyncram_if72:auto_generated.data_a[8]
data_a[9] => altsyncram_if72:auto_generated.data_a[9]
data_a[10] => altsyncram_if72:auto_generated.data_a[10]
data_a[11] => altsyncram_if72:auto_generated.data_a[11]
data_a[12] => altsyncram_if72:auto_generated.data_a[12]
data_a[13] => altsyncram_if72:auto_generated.data_a[13]
data_a[14] => altsyncram_if72:auto_generated.data_a[14]
data_a[15] => altsyncram_if72:auto_generated.data_a[15]
data_b[0] => altsyncram_if72:auto_generated.data_b[0]
data_b[1] => altsyncram_if72:auto_generated.data_b[1]
data_b[2] => altsyncram_if72:auto_generated.data_b[2]
data_b[3] => altsyncram_if72:auto_generated.data_b[3]
data_b[4] => altsyncram_if72:auto_generated.data_b[4]
data_b[5] => altsyncram_if72:auto_generated.data_b[5]
data_b[6] => altsyncram_if72:auto_generated.data_b[6]
data_b[7] => altsyncram_if72:auto_generated.data_b[7]
data_b[8] => altsyncram_if72:auto_generated.data_b[8]
data_b[9] => altsyncram_if72:auto_generated.data_b[9]
data_b[10] => altsyncram_if72:auto_generated.data_b[10]
data_b[11] => altsyncram_if72:auto_generated.data_b[11]
data_b[12] => altsyncram_if72:auto_generated.data_b[12]
data_b[13] => altsyncram_if72:auto_generated.data_b[13]
data_b[14] => altsyncram_if72:auto_generated.data_b[14]
data_b[15] => altsyncram_if72:auto_generated.data_b[15]
address_a[0] => altsyncram_if72:auto_generated.address_a[0]
address_a[1] => altsyncram_if72:auto_generated.address_a[1]
address_a[2] => altsyncram_if72:auto_generated.address_a[2]
address_a[3] => altsyncram_if72:auto_generated.address_a[3]
address_a[4] => altsyncram_if72:auto_generated.address_a[4]
address_a[5] => altsyncram_if72:auto_generated.address_a[5]
address_b[0] => altsyncram_if72:auto_generated.address_b[0]
address_b[1] => altsyncram_if72:auto_generated.address_b[1]
address_b[2] => altsyncram_if72:auto_generated.address_b[2]
address_b[3] => altsyncram_if72:auto_generated.address_b[3]
address_b[4] => altsyncram_if72:auto_generated.address_b[4]
address_b[5] => altsyncram_if72:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_if72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_if72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_if72:auto_generated.q_a[0]
q_a[1] <= altsyncram_if72:auto_generated.q_a[1]
q_a[2] <= altsyncram_if72:auto_generated.q_a[2]
q_a[3] <= altsyncram_if72:auto_generated.q_a[3]
q_a[4] <= altsyncram_if72:auto_generated.q_a[4]
q_a[5] <= altsyncram_if72:auto_generated.q_a[5]
q_a[6] <= altsyncram_if72:auto_generated.q_a[6]
q_a[7] <= altsyncram_if72:auto_generated.q_a[7]
q_a[8] <= altsyncram_if72:auto_generated.q_a[8]
q_a[9] <= altsyncram_if72:auto_generated.q_a[9]
q_a[10] <= altsyncram_if72:auto_generated.q_a[10]
q_a[11] <= altsyncram_if72:auto_generated.q_a[11]
q_a[12] <= altsyncram_if72:auto_generated.q_a[12]
q_a[13] <= altsyncram_if72:auto_generated.q_a[13]
q_a[14] <= altsyncram_if72:auto_generated.q_a[14]
q_a[15] <= altsyncram_if72:auto_generated.q_a[15]
q_b[0] <= altsyncram_if72:auto_generated.q_b[0]
q_b[1] <= altsyncram_if72:auto_generated.q_b[1]
q_b[2] <= altsyncram_if72:auto_generated.q_b[2]
q_b[3] <= altsyncram_if72:auto_generated.q_b[3]
q_b[4] <= altsyncram_if72:auto_generated.q_b[4]
q_b[5] <= altsyncram_if72:auto_generated.q_b[5]
q_b[6] <= altsyncram_if72:auto_generated.q_b[6]
q_b[7] <= altsyncram_if72:auto_generated.q_b[7]
q_b[8] <= altsyncram_if72:auto_generated.q_b[8]
q_b[9] <= altsyncram_if72:auto_generated.q_b[9]
q_b[10] <= altsyncram_if72:auto_generated.q_b[10]
q_b[11] <= altsyncram_if72:auto_generated.q_b[11]
q_b[12] <= altsyncram_if72:auto_generated.q_b[12]
q_b[13] <= altsyncram_if72:auto_generated.q_b[13]
q_b[14] <= altsyncram_if72:auto_generated.q_b[14]
q_b[15] <= altsyncram_if72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Ethernet|nco_ip_st:inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_if72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|Ethernet|nco_ip_st:inst|asj_nco_as_m_cen:ux0122
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a
srw_int_res[13] <= altsyncram:altsyncram_component0.q_a
srw_int_res[14] <= altsyncram:altsyncram_component0.q_a
srw_int_res[15] <= altsyncram:altsyncram_component0.q_a


|Ethernet|nco_ip_st:inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_s891:auto_generated.address_a[0]
address_a[1] => altsyncram_s891:auto_generated.address_a[1]
address_a[2] => altsyncram_s891:auto_generated.address_a[2]
address_a[3] => altsyncram_s891:auto_generated.address_a[3]
address_a[4] => altsyncram_s891:auto_generated.address_a[4]
address_a[5] => altsyncram_s891:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_s891:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_s891:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_s891:auto_generated.q_a[0]
q_a[1] <= altsyncram_s891:auto_generated.q_a[1]
q_a[2] <= altsyncram_s891:auto_generated.q_a[2]
q_a[3] <= altsyncram_s891:auto_generated.q_a[3]
q_a[4] <= altsyncram_s891:auto_generated.q_a[4]
q_a[5] <= altsyncram_s891:auto_generated.q_a[5]
q_a[6] <= altsyncram_s891:auto_generated.q_a[6]
q_a[7] <= altsyncram_s891:auto_generated.q_a[7]
q_a[8] <= altsyncram_s891:auto_generated.q_a[8]
q_a[9] <= altsyncram_s891:auto_generated.q_a[9]
q_a[10] <= altsyncram_s891:auto_generated.q_a[10]
q_a[11] <= altsyncram_s891:auto_generated.q_a[11]
q_a[12] <= altsyncram_s891:auto_generated.q_a[12]
q_a[13] <= altsyncram_s891:auto_generated.q_a[13]
q_a[14] <= altsyncram_s891:auto_generated.q_a[14]
q_a[15] <= altsyncram_s891:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Ethernet|nco_ip_st:inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_s891:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|Ethernet|nco_ip_st:inst|asj_nco_as_m_cen:ux0123
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a
srw_int_res[13] <= altsyncram:altsyncram_component0.q_a
srw_int_res[14] <= altsyncram:altsyncram_component0.q_a
srw_int_res[15] <= altsyncram:altsyncram_component0.q_a


|Ethernet|nco_ip_st:inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_n891:auto_generated.address_a[0]
address_a[1] => altsyncram_n891:auto_generated.address_a[1]
address_a[2] => altsyncram_n891:auto_generated.address_a[2]
address_a[3] => altsyncram_n891:auto_generated.address_a[3]
address_a[4] => altsyncram_n891:auto_generated.address_a[4]
address_a[5] => altsyncram_n891:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n891:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_n891:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n891:auto_generated.q_a[0]
q_a[1] <= altsyncram_n891:auto_generated.q_a[1]
q_a[2] <= altsyncram_n891:auto_generated.q_a[2]
q_a[3] <= altsyncram_n891:auto_generated.q_a[3]
q_a[4] <= altsyncram_n891:auto_generated.q_a[4]
q_a[5] <= altsyncram_n891:auto_generated.q_a[5]
q_a[6] <= altsyncram_n891:auto_generated.q_a[6]
q_a[7] <= altsyncram_n891:auto_generated.q_a[7]
q_a[8] <= altsyncram_n891:auto_generated.q_a[8]
q_a[9] <= altsyncram_n891:auto_generated.q_a[9]
q_a[10] <= altsyncram_n891:auto_generated.q_a[10]
q_a[11] <= altsyncram_n891:auto_generated.q_a[11]
q_a[12] <= altsyncram_n891:auto_generated.q_a[12]
q_a[13] <= altsyncram_n891:auto_generated.q_a[13]
q_a[14] <= altsyncram_n891:auto_generated.q_a[14]
q_a[15] <= altsyncram_n891:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Ethernet|nco_ip_st:inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_n891:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1
clock0 => clock0.IN1
clken => clken.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_0[13] => sub_wire2[13].IN1
dataa_0[14] => sub_wire2[14].IN1
dataa_0[15] => sub_wire2[15].IN1
dataa_1[0] => sub_wire2[16].IN1
dataa_1[1] => sub_wire2[17].IN1
dataa_1[2] => sub_wire2[18].IN1
dataa_1[3] => sub_wire2[19].IN1
dataa_1[4] => sub_wire2[20].IN1
dataa_1[5] => sub_wire2[21].IN1
dataa_1[6] => sub_wire2[22].IN1
dataa_1[7] => sub_wire2[23].IN1
dataa_1[8] => sub_wire2[24].IN1
dataa_1[9] => sub_wire2[25].IN1
dataa_1[10] => sub_wire2[26].IN1
dataa_1[11] => sub_wire2[27].IN1
dataa_1[12] => sub_wire2[28].IN1
dataa_1[13] => sub_wire2[29].IN1
dataa_1[14] => sub_wire2[30].IN1
dataa_1[15] => sub_wire2[31].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_0[13] => sub_wire5[13].IN1
datab_0[14] => sub_wire5[14].IN1
datab_0[15] => sub_wire5[15].IN1
datab_1[0] => sub_wire5[16].IN1
datab_1[1] => sub_wire5[17].IN1
datab_1[2] => sub_wire5[18].IN1
datab_1[3] => sub_wire5[19].IN1
datab_1[4] => sub_wire5[20].IN1
datab_1[5] => sub_wire5[21].IN1
datab_1[6] => sub_wire5[22].IN1
datab_1[7] => sub_wire5[23].IN1
datab_1[8] => sub_wire5[24].IN1
datab_1[9] => sub_wire5[25].IN1
datab_1[10] => sub_wire5[26].IN1
datab_1[11] => sub_wire5[27].IN1
datab_1[12] => sub_wire5[28].IN1
datab_1[13] => sub_wire5[29].IN1
datab_1[14] => sub_wire5[30].IN1
datab_1[15] => sub_wire5[31].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
result[27] <= altmult_add:ALTMULT_ADD_component.result
result[28] <= altmult_add:ALTMULT_ADD_component.result
result[29] <= altmult_add:ALTMULT_ADD_component.result
result[30] <= altmult_add:ALTMULT_ADD_component.result
result[31] <= altmult_add:ALTMULT_ADD_component.result
result[32] <= altmult_add:ALTMULT_ADD_component.result


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_c0n2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_c0n2:auto_generated.dataa[0]
dataa[1] => mult_add_c0n2:auto_generated.dataa[1]
dataa[2] => mult_add_c0n2:auto_generated.dataa[2]
dataa[3] => mult_add_c0n2:auto_generated.dataa[3]
dataa[4] => mult_add_c0n2:auto_generated.dataa[4]
dataa[5] => mult_add_c0n2:auto_generated.dataa[5]
dataa[6] => mult_add_c0n2:auto_generated.dataa[6]
dataa[7] => mult_add_c0n2:auto_generated.dataa[7]
dataa[8] => mult_add_c0n2:auto_generated.dataa[8]
dataa[9] => mult_add_c0n2:auto_generated.dataa[9]
dataa[10] => mult_add_c0n2:auto_generated.dataa[10]
dataa[11] => mult_add_c0n2:auto_generated.dataa[11]
dataa[12] => mult_add_c0n2:auto_generated.dataa[12]
dataa[13] => mult_add_c0n2:auto_generated.dataa[13]
dataa[14] => mult_add_c0n2:auto_generated.dataa[14]
dataa[15] => mult_add_c0n2:auto_generated.dataa[15]
dataa[16] => mult_add_c0n2:auto_generated.dataa[16]
dataa[17] => mult_add_c0n2:auto_generated.dataa[17]
dataa[18] => mult_add_c0n2:auto_generated.dataa[18]
dataa[19] => mult_add_c0n2:auto_generated.dataa[19]
dataa[20] => mult_add_c0n2:auto_generated.dataa[20]
dataa[21] => mult_add_c0n2:auto_generated.dataa[21]
dataa[22] => mult_add_c0n2:auto_generated.dataa[22]
dataa[23] => mult_add_c0n2:auto_generated.dataa[23]
dataa[24] => mult_add_c0n2:auto_generated.dataa[24]
dataa[25] => mult_add_c0n2:auto_generated.dataa[25]
dataa[26] => mult_add_c0n2:auto_generated.dataa[26]
dataa[27] => mult_add_c0n2:auto_generated.dataa[27]
dataa[28] => mult_add_c0n2:auto_generated.dataa[28]
dataa[29] => mult_add_c0n2:auto_generated.dataa[29]
dataa[30] => mult_add_c0n2:auto_generated.dataa[30]
dataa[31] => mult_add_c0n2:auto_generated.dataa[31]
datab[0] => mult_add_c0n2:auto_generated.datab[0]
datab[1] => mult_add_c0n2:auto_generated.datab[1]
datab[2] => mult_add_c0n2:auto_generated.datab[2]
datab[3] => mult_add_c0n2:auto_generated.datab[3]
datab[4] => mult_add_c0n2:auto_generated.datab[4]
datab[5] => mult_add_c0n2:auto_generated.datab[5]
datab[6] => mult_add_c0n2:auto_generated.datab[6]
datab[7] => mult_add_c0n2:auto_generated.datab[7]
datab[8] => mult_add_c0n2:auto_generated.datab[8]
datab[9] => mult_add_c0n2:auto_generated.datab[9]
datab[10] => mult_add_c0n2:auto_generated.datab[10]
datab[11] => mult_add_c0n2:auto_generated.datab[11]
datab[12] => mult_add_c0n2:auto_generated.datab[12]
datab[13] => mult_add_c0n2:auto_generated.datab[13]
datab[14] => mult_add_c0n2:auto_generated.datab[14]
datab[15] => mult_add_c0n2:auto_generated.datab[15]
datab[16] => mult_add_c0n2:auto_generated.datab[16]
datab[17] => mult_add_c0n2:auto_generated.datab[17]
datab[18] => mult_add_c0n2:auto_generated.datab[18]
datab[19] => mult_add_c0n2:auto_generated.datab[19]
datab[20] => mult_add_c0n2:auto_generated.datab[20]
datab[21] => mult_add_c0n2:auto_generated.datab[21]
datab[22] => mult_add_c0n2:auto_generated.datab[22]
datab[23] => mult_add_c0n2:auto_generated.datab[23]
datab[24] => mult_add_c0n2:auto_generated.datab[24]
datab[25] => mult_add_c0n2:auto_generated.datab[25]
datab[26] => mult_add_c0n2:auto_generated.datab[26]
datab[27] => mult_add_c0n2:auto_generated.datab[27]
datab[28] => mult_add_c0n2:auto_generated.datab[28]
datab[29] => mult_add_c0n2:auto_generated.datab[29]
datab[30] => mult_add_c0n2:auto_generated.datab[30]
datab[31] => mult_add_c0n2:auto_generated.datab[31]
ena0 => mult_add_c0n2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_c0n2:auto_generated.result[0]
result[1] <= mult_add_c0n2:auto_generated.result[1]
result[2] <= mult_add_c0n2:auto_generated.result[2]
result[3] <= mult_add_c0n2:auto_generated.result[3]
result[4] <= mult_add_c0n2:auto_generated.result[4]
result[5] <= mult_add_c0n2:auto_generated.result[5]
result[6] <= mult_add_c0n2:auto_generated.result[6]
result[7] <= mult_add_c0n2:auto_generated.result[7]
result[8] <= mult_add_c0n2:auto_generated.result[8]
result[9] <= mult_add_c0n2:auto_generated.result[9]
result[10] <= mult_add_c0n2:auto_generated.result[10]
result[11] <= mult_add_c0n2:auto_generated.result[11]
result[12] <= mult_add_c0n2:auto_generated.result[12]
result[13] <= mult_add_c0n2:auto_generated.result[13]
result[14] <= mult_add_c0n2:auto_generated.result[14]
result[15] <= mult_add_c0n2:auto_generated.result[15]
result[16] <= mult_add_c0n2:auto_generated.result[16]
result[17] <= mult_add_c0n2:auto_generated.result[17]
result[18] <= mult_add_c0n2:auto_generated.result[18]
result[19] <= mult_add_c0n2:auto_generated.result[19]
result[20] <= mult_add_c0n2:auto_generated.result[20]
result[21] <= mult_add_c0n2:auto_generated.result[21]
result[22] <= mult_add_c0n2:auto_generated.result[22]
result[23] <= mult_add_c0n2:auto_generated.result[23]
result[24] <= mult_add_c0n2:auto_generated.result[24]
result[25] <= mult_add_c0n2:auto_generated.result[25]
result[26] <= mult_add_c0n2:auto_generated.result[26]
result[27] <= mult_add_c0n2:auto_generated.result[27]
result[28] <= mult_add_c0n2:auto_generated.result[28]
result[29] <= mult_add_c0n2:auto_generated.result[29]
result[30] <= mult_add_c0n2:auto_generated.result[30]
result[31] <= mult_add_c0n2:auto_generated.result[31]
result[32] <= mult_add_c0n2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_c0n2:auto_generated
clock0 => ded_mult_1k51:ded_mult1.clock[0]
clock0 => ded_mult_1k51:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_1k51:ded_mult1.dataa[0]
dataa[1] => ded_mult_1k51:ded_mult1.dataa[1]
dataa[2] => ded_mult_1k51:ded_mult1.dataa[2]
dataa[3] => ded_mult_1k51:ded_mult1.dataa[3]
dataa[4] => ded_mult_1k51:ded_mult1.dataa[4]
dataa[5] => ded_mult_1k51:ded_mult1.dataa[5]
dataa[6] => ded_mult_1k51:ded_mult1.dataa[6]
dataa[7] => ded_mult_1k51:ded_mult1.dataa[7]
dataa[8] => ded_mult_1k51:ded_mult1.dataa[8]
dataa[9] => ded_mult_1k51:ded_mult1.dataa[9]
dataa[10] => ded_mult_1k51:ded_mult1.dataa[10]
dataa[11] => ded_mult_1k51:ded_mult1.dataa[11]
dataa[12] => ded_mult_1k51:ded_mult1.dataa[12]
dataa[13] => ded_mult_1k51:ded_mult1.dataa[13]
dataa[14] => ded_mult_1k51:ded_mult1.dataa[14]
dataa[15] => ded_mult_1k51:ded_mult1.dataa[15]
dataa[16] => ded_mult_1k51:ded_mult2.dataa[0]
dataa[17] => ded_mult_1k51:ded_mult2.dataa[1]
dataa[18] => ded_mult_1k51:ded_mult2.dataa[2]
dataa[19] => ded_mult_1k51:ded_mult2.dataa[3]
dataa[20] => ded_mult_1k51:ded_mult2.dataa[4]
dataa[21] => ded_mult_1k51:ded_mult2.dataa[5]
dataa[22] => ded_mult_1k51:ded_mult2.dataa[6]
dataa[23] => ded_mult_1k51:ded_mult2.dataa[7]
dataa[24] => ded_mult_1k51:ded_mult2.dataa[8]
dataa[25] => ded_mult_1k51:ded_mult2.dataa[9]
dataa[26] => ded_mult_1k51:ded_mult2.dataa[10]
dataa[27] => ded_mult_1k51:ded_mult2.dataa[11]
dataa[28] => ded_mult_1k51:ded_mult2.dataa[12]
dataa[29] => ded_mult_1k51:ded_mult2.dataa[13]
dataa[30] => ded_mult_1k51:ded_mult2.dataa[14]
dataa[31] => ded_mult_1k51:ded_mult2.dataa[15]
datab[0] => ded_mult_1k51:ded_mult1.datab[0]
datab[1] => ded_mult_1k51:ded_mult1.datab[1]
datab[2] => ded_mult_1k51:ded_mult1.datab[2]
datab[3] => ded_mult_1k51:ded_mult1.datab[3]
datab[4] => ded_mult_1k51:ded_mult1.datab[4]
datab[5] => ded_mult_1k51:ded_mult1.datab[5]
datab[6] => ded_mult_1k51:ded_mult1.datab[6]
datab[7] => ded_mult_1k51:ded_mult1.datab[7]
datab[8] => ded_mult_1k51:ded_mult1.datab[8]
datab[9] => ded_mult_1k51:ded_mult1.datab[9]
datab[10] => ded_mult_1k51:ded_mult1.datab[10]
datab[11] => ded_mult_1k51:ded_mult1.datab[11]
datab[12] => ded_mult_1k51:ded_mult1.datab[12]
datab[13] => ded_mult_1k51:ded_mult1.datab[13]
datab[14] => ded_mult_1k51:ded_mult1.datab[14]
datab[15] => ded_mult_1k51:ded_mult1.datab[15]
datab[16] => ded_mult_1k51:ded_mult2.datab[0]
datab[17] => ded_mult_1k51:ded_mult2.datab[1]
datab[18] => ded_mult_1k51:ded_mult2.datab[2]
datab[19] => ded_mult_1k51:ded_mult2.datab[3]
datab[20] => ded_mult_1k51:ded_mult2.datab[4]
datab[21] => ded_mult_1k51:ded_mult2.datab[5]
datab[22] => ded_mult_1k51:ded_mult2.datab[6]
datab[23] => ded_mult_1k51:ded_mult2.datab[7]
datab[24] => ded_mult_1k51:ded_mult2.datab[8]
datab[25] => ded_mult_1k51:ded_mult2.datab[9]
datab[26] => ded_mult_1k51:ded_mult2.datab[10]
datab[27] => ded_mult_1k51:ded_mult2.datab[11]
datab[28] => ded_mult_1k51:ded_mult2.datab[12]
datab[29] => ded_mult_1k51:ded_mult2.datab[13]
datab[30] => ded_mult_1k51:ded_mult2.datab[14]
datab[31] => ded_mult_1k51:ded_mult2.datab[15]
ena0 => ded_mult_1k51:ded_mult1.ena[0]
ena0 => ded_mult_1k51:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_c0n2:auto_generated|ded_mult_1k51:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_c0n2:auto_generated|ded_mult_1k51:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_c0n2:auto_generated|ded_mult_1k51:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Ethernet|nco_ip_st:inst|asj_nco_madx_cen:m1|altmult_add:ALTMULT_ADD_component|mult_add_c0n2:auto_generated|ded_mult_1k51:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0
clock0 => clock0.IN1
clken => clken.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_0[8] => sub_wire2[8].IN1
dataa_0[9] => sub_wire2[9].IN1
dataa_0[10] => sub_wire2[10].IN1
dataa_0[11] => sub_wire2[11].IN1
dataa_0[12] => sub_wire2[12].IN1
dataa_0[13] => sub_wire2[13].IN1
dataa_0[14] => sub_wire2[14].IN1
dataa_0[15] => sub_wire2[15].IN1
dataa_1[0] => sub_wire2[16].IN1
dataa_1[1] => sub_wire2[17].IN1
dataa_1[2] => sub_wire2[18].IN1
dataa_1[3] => sub_wire2[19].IN1
dataa_1[4] => sub_wire2[20].IN1
dataa_1[5] => sub_wire2[21].IN1
dataa_1[6] => sub_wire2[22].IN1
dataa_1[7] => sub_wire2[23].IN1
dataa_1[8] => sub_wire2[24].IN1
dataa_1[9] => sub_wire2[25].IN1
dataa_1[10] => sub_wire2[26].IN1
dataa_1[11] => sub_wire2[27].IN1
dataa_1[12] => sub_wire2[28].IN1
dataa_1[13] => sub_wire2[29].IN1
dataa_1[14] => sub_wire2[30].IN1
dataa_1[15] => sub_wire2[31].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_0[12] => sub_wire5[12].IN1
datab_0[13] => sub_wire5[13].IN1
datab_0[14] => sub_wire5[14].IN1
datab_0[15] => sub_wire5[15].IN1
datab_1[0] => sub_wire5[16].IN1
datab_1[1] => sub_wire5[17].IN1
datab_1[2] => sub_wire5[18].IN1
datab_1[3] => sub_wire5[19].IN1
datab_1[4] => sub_wire5[20].IN1
datab_1[5] => sub_wire5[21].IN1
datab_1[6] => sub_wire5[22].IN1
datab_1[7] => sub_wire5[23].IN1
datab_1[8] => sub_wire5[24].IN1
datab_1[9] => sub_wire5[25].IN1
datab_1[10] => sub_wire5[26].IN1
datab_1[11] => sub_wire5[27].IN1
datab_1[12] => sub_wire5[28].IN1
datab_1[13] => sub_wire5[29].IN1
datab_1[14] => sub_wire5[30].IN1
datab_1[15] => sub_wire5[31].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result
result[27] <= altmult_add:ALTMULT_ADD_component.result
result[28] <= altmult_add:ALTMULT_ADD_component.result
result[29] <= altmult_add:ALTMULT_ADD_component.result
result[30] <= altmult_add:ALTMULT_ADD_component.result
result[31] <= altmult_add:ALTMULT_ADD_component.result
result[32] <= altmult_add:ALTMULT_ADD_component.result


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_bvm2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_bvm2:auto_generated.dataa[0]
dataa[1] => mult_add_bvm2:auto_generated.dataa[1]
dataa[2] => mult_add_bvm2:auto_generated.dataa[2]
dataa[3] => mult_add_bvm2:auto_generated.dataa[3]
dataa[4] => mult_add_bvm2:auto_generated.dataa[4]
dataa[5] => mult_add_bvm2:auto_generated.dataa[5]
dataa[6] => mult_add_bvm2:auto_generated.dataa[6]
dataa[7] => mult_add_bvm2:auto_generated.dataa[7]
dataa[8] => mult_add_bvm2:auto_generated.dataa[8]
dataa[9] => mult_add_bvm2:auto_generated.dataa[9]
dataa[10] => mult_add_bvm2:auto_generated.dataa[10]
dataa[11] => mult_add_bvm2:auto_generated.dataa[11]
dataa[12] => mult_add_bvm2:auto_generated.dataa[12]
dataa[13] => mult_add_bvm2:auto_generated.dataa[13]
dataa[14] => mult_add_bvm2:auto_generated.dataa[14]
dataa[15] => mult_add_bvm2:auto_generated.dataa[15]
dataa[16] => mult_add_bvm2:auto_generated.dataa[16]
dataa[17] => mult_add_bvm2:auto_generated.dataa[17]
dataa[18] => mult_add_bvm2:auto_generated.dataa[18]
dataa[19] => mult_add_bvm2:auto_generated.dataa[19]
dataa[20] => mult_add_bvm2:auto_generated.dataa[20]
dataa[21] => mult_add_bvm2:auto_generated.dataa[21]
dataa[22] => mult_add_bvm2:auto_generated.dataa[22]
dataa[23] => mult_add_bvm2:auto_generated.dataa[23]
dataa[24] => mult_add_bvm2:auto_generated.dataa[24]
dataa[25] => mult_add_bvm2:auto_generated.dataa[25]
dataa[26] => mult_add_bvm2:auto_generated.dataa[26]
dataa[27] => mult_add_bvm2:auto_generated.dataa[27]
dataa[28] => mult_add_bvm2:auto_generated.dataa[28]
dataa[29] => mult_add_bvm2:auto_generated.dataa[29]
dataa[30] => mult_add_bvm2:auto_generated.dataa[30]
dataa[31] => mult_add_bvm2:auto_generated.dataa[31]
datab[0] => mult_add_bvm2:auto_generated.datab[0]
datab[1] => mult_add_bvm2:auto_generated.datab[1]
datab[2] => mult_add_bvm2:auto_generated.datab[2]
datab[3] => mult_add_bvm2:auto_generated.datab[3]
datab[4] => mult_add_bvm2:auto_generated.datab[4]
datab[5] => mult_add_bvm2:auto_generated.datab[5]
datab[6] => mult_add_bvm2:auto_generated.datab[6]
datab[7] => mult_add_bvm2:auto_generated.datab[7]
datab[8] => mult_add_bvm2:auto_generated.datab[8]
datab[9] => mult_add_bvm2:auto_generated.datab[9]
datab[10] => mult_add_bvm2:auto_generated.datab[10]
datab[11] => mult_add_bvm2:auto_generated.datab[11]
datab[12] => mult_add_bvm2:auto_generated.datab[12]
datab[13] => mult_add_bvm2:auto_generated.datab[13]
datab[14] => mult_add_bvm2:auto_generated.datab[14]
datab[15] => mult_add_bvm2:auto_generated.datab[15]
datab[16] => mult_add_bvm2:auto_generated.datab[16]
datab[17] => mult_add_bvm2:auto_generated.datab[17]
datab[18] => mult_add_bvm2:auto_generated.datab[18]
datab[19] => mult_add_bvm2:auto_generated.datab[19]
datab[20] => mult_add_bvm2:auto_generated.datab[20]
datab[21] => mult_add_bvm2:auto_generated.datab[21]
datab[22] => mult_add_bvm2:auto_generated.datab[22]
datab[23] => mult_add_bvm2:auto_generated.datab[23]
datab[24] => mult_add_bvm2:auto_generated.datab[24]
datab[25] => mult_add_bvm2:auto_generated.datab[25]
datab[26] => mult_add_bvm2:auto_generated.datab[26]
datab[27] => mult_add_bvm2:auto_generated.datab[27]
datab[28] => mult_add_bvm2:auto_generated.datab[28]
datab[29] => mult_add_bvm2:auto_generated.datab[29]
datab[30] => mult_add_bvm2:auto_generated.datab[30]
datab[31] => mult_add_bvm2:auto_generated.datab[31]
ena0 => mult_add_bvm2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_bvm2:auto_generated.result[0]
result[1] <= mult_add_bvm2:auto_generated.result[1]
result[2] <= mult_add_bvm2:auto_generated.result[2]
result[3] <= mult_add_bvm2:auto_generated.result[3]
result[4] <= mult_add_bvm2:auto_generated.result[4]
result[5] <= mult_add_bvm2:auto_generated.result[5]
result[6] <= mult_add_bvm2:auto_generated.result[6]
result[7] <= mult_add_bvm2:auto_generated.result[7]
result[8] <= mult_add_bvm2:auto_generated.result[8]
result[9] <= mult_add_bvm2:auto_generated.result[9]
result[10] <= mult_add_bvm2:auto_generated.result[10]
result[11] <= mult_add_bvm2:auto_generated.result[11]
result[12] <= mult_add_bvm2:auto_generated.result[12]
result[13] <= mult_add_bvm2:auto_generated.result[13]
result[14] <= mult_add_bvm2:auto_generated.result[14]
result[15] <= mult_add_bvm2:auto_generated.result[15]
result[16] <= mult_add_bvm2:auto_generated.result[16]
result[17] <= mult_add_bvm2:auto_generated.result[17]
result[18] <= mult_add_bvm2:auto_generated.result[18]
result[19] <= mult_add_bvm2:auto_generated.result[19]
result[20] <= mult_add_bvm2:auto_generated.result[20]
result[21] <= mult_add_bvm2:auto_generated.result[21]
result[22] <= mult_add_bvm2:auto_generated.result[22]
result[23] <= mult_add_bvm2:auto_generated.result[23]
result[24] <= mult_add_bvm2:auto_generated.result[24]
result[25] <= mult_add_bvm2:auto_generated.result[25]
result[26] <= mult_add_bvm2:auto_generated.result[26]
result[27] <= mult_add_bvm2:auto_generated.result[27]
result[28] <= mult_add_bvm2:auto_generated.result[28]
result[29] <= mult_add_bvm2:auto_generated.result[29]
result[30] <= mult_add_bvm2:auto_generated.result[30]
result[31] <= mult_add_bvm2:auto_generated.result[31]
result[32] <= mult_add_bvm2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_bvm2:auto_generated
clock0 => ded_mult_1k51:ded_mult1.clock[0]
clock0 => ded_mult_1k51:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_1k51:ded_mult1.dataa[0]
dataa[1] => ded_mult_1k51:ded_mult1.dataa[1]
dataa[2] => ded_mult_1k51:ded_mult1.dataa[2]
dataa[3] => ded_mult_1k51:ded_mult1.dataa[3]
dataa[4] => ded_mult_1k51:ded_mult1.dataa[4]
dataa[5] => ded_mult_1k51:ded_mult1.dataa[5]
dataa[6] => ded_mult_1k51:ded_mult1.dataa[6]
dataa[7] => ded_mult_1k51:ded_mult1.dataa[7]
dataa[8] => ded_mult_1k51:ded_mult1.dataa[8]
dataa[9] => ded_mult_1k51:ded_mult1.dataa[9]
dataa[10] => ded_mult_1k51:ded_mult1.dataa[10]
dataa[11] => ded_mult_1k51:ded_mult1.dataa[11]
dataa[12] => ded_mult_1k51:ded_mult1.dataa[12]
dataa[13] => ded_mult_1k51:ded_mult1.dataa[13]
dataa[14] => ded_mult_1k51:ded_mult1.dataa[14]
dataa[15] => ded_mult_1k51:ded_mult1.dataa[15]
dataa[16] => ded_mult_1k51:ded_mult2.dataa[0]
dataa[17] => ded_mult_1k51:ded_mult2.dataa[1]
dataa[18] => ded_mult_1k51:ded_mult2.dataa[2]
dataa[19] => ded_mult_1k51:ded_mult2.dataa[3]
dataa[20] => ded_mult_1k51:ded_mult2.dataa[4]
dataa[21] => ded_mult_1k51:ded_mult2.dataa[5]
dataa[22] => ded_mult_1k51:ded_mult2.dataa[6]
dataa[23] => ded_mult_1k51:ded_mult2.dataa[7]
dataa[24] => ded_mult_1k51:ded_mult2.dataa[8]
dataa[25] => ded_mult_1k51:ded_mult2.dataa[9]
dataa[26] => ded_mult_1k51:ded_mult2.dataa[10]
dataa[27] => ded_mult_1k51:ded_mult2.dataa[11]
dataa[28] => ded_mult_1k51:ded_mult2.dataa[12]
dataa[29] => ded_mult_1k51:ded_mult2.dataa[13]
dataa[30] => ded_mult_1k51:ded_mult2.dataa[14]
dataa[31] => ded_mult_1k51:ded_mult2.dataa[15]
datab[0] => ded_mult_1k51:ded_mult1.datab[0]
datab[1] => ded_mult_1k51:ded_mult1.datab[1]
datab[2] => ded_mult_1k51:ded_mult1.datab[2]
datab[3] => ded_mult_1k51:ded_mult1.datab[3]
datab[4] => ded_mult_1k51:ded_mult1.datab[4]
datab[5] => ded_mult_1k51:ded_mult1.datab[5]
datab[6] => ded_mult_1k51:ded_mult1.datab[6]
datab[7] => ded_mult_1k51:ded_mult1.datab[7]
datab[8] => ded_mult_1k51:ded_mult1.datab[8]
datab[9] => ded_mult_1k51:ded_mult1.datab[9]
datab[10] => ded_mult_1k51:ded_mult1.datab[10]
datab[11] => ded_mult_1k51:ded_mult1.datab[11]
datab[12] => ded_mult_1k51:ded_mult1.datab[12]
datab[13] => ded_mult_1k51:ded_mult1.datab[13]
datab[14] => ded_mult_1k51:ded_mult1.datab[14]
datab[15] => ded_mult_1k51:ded_mult1.datab[15]
datab[16] => ded_mult_1k51:ded_mult2.datab[0]
datab[17] => ded_mult_1k51:ded_mult2.datab[1]
datab[18] => ded_mult_1k51:ded_mult2.datab[2]
datab[19] => ded_mult_1k51:ded_mult2.datab[3]
datab[20] => ded_mult_1k51:ded_mult2.datab[4]
datab[21] => ded_mult_1k51:ded_mult2.datab[5]
datab[22] => ded_mult_1k51:ded_mult2.datab[6]
datab[23] => ded_mult_1k51:ded_mult2.datab[7]
datab[24] => ded_mult_1k51:ded_mult2.datab[8]
datab[25] => ded_mult_1k51:ded_mult2.datab[9]
datab[26] => ded_mult_1k51:ded_mult2.datab[10]
datab[27] => ded_mult_1k51:ded_mult2.datab[11]
datab[28] => ded_mult_1k51:ded_mult2.datab[12]
datab[29] => ded_mult_1k51:ded_mult2.datab[13]
datab[30] => ded_mult_1k51:ded_mult2.datab[14]
datab[31] => ded_mult_1k51:ded_mult2.datab[15]
ena0 => ded_mult_1k51:ded_mult1.ena[0]
ena0 => ded_mult_1k51:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_bvm2:auto_generated|ded_mult_1k51:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_bvm2:auto_generated|ded_mult_1k51:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_bvm2:auto_generated|ded_mult_1k51:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|Ethernet|nco_ip_st:inst|asj_nco_mady_cen:m0|altmult_add:ALTMULT_ADD_component|mult_add_bvm2:auto_generated|ded_mult_1k51:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_derot:ux0136
crwx_rc[0] => crwy_rc[0].DATAIN
crwx_rc[1] => crwy_rc[1].DATAIN
crwx_rc[2] => crwy_rc[2].DATAIN
crwx_rc[3] => crwy_rc[3].DATAIN
crwx_rc[4] => crwy_rc[4].DATAIN
crwx_rc[5] => crwy_rc[5].DATAIN
crwx_rc[6] => crwy_rc[6].DATAIN
crwx_rc[7] => crwy_rc[7].DATAIN
crwx_rc[8] => crwy_rc[8].DATAIN
crwx_rc[9] => crwy_rc[9].DATAIN
crwx_rc[10] => crwy_rc[10].DATAIN
crwx_rc[11] => crwy_rc[11].DATAIN
crwx_rc[12] => crwy_rc[12].DATAIN
crwx_rc[13] => crwy_rc[13].DATAIN
crwx_rc[14] => crwy_rc[14].DATAIN
crwx_rc[15] => crwy_rc[15].DATAIN
crwx_rf[0] => crwy_rf[0].DATAIN
crwx_rf[1] => crwy_rf[1].DATAIN
crwx_rf[2] => crwy_rf[2].DATAIN
crwx_rf[3] => crwy_rf[3].DATAIN
crwx_rf[4] => crwy_rf[4].DATAIN
crwx_rf[5] => crwy_rf[5].DATAIN
crwx_rf[6] => crwy_rf[6].DATAIN
crwx_rf[7] => crwy_rf[7].DATAIN
crwx_rf[8] => crwy_rf[8].DATAIN
crwx_rf[9] => crwy_rf[9].DATAIN
crwx_rf[10] => crwy_rf[10].DATAIN
crwx_rf[11] => crwy_rf[11].DATAIN
crwx_rf[12] => crwy_rf[12].DATAIN
crwx_rf[13] => crwy_rf[13].DATAIN
crwx_rf[14] => crwy_rf[14].DATAIN
crwx_rf[15] => crwy_rf[15].DATAIN
srwx_rc[0] => srwy_rc[0].DATAIN
srwx_rc[1] => srwy_rc[1].DATAIN
srwx_rc[2] => srwy_rc[2].DATAIN
srwx_rc[3] => srwy_rc[3].DATAIN
srwx_rc[4] => srwy_rc[4].DATAIN
srwx_rc[5] => srwy_rc[5].DATAIN
srwx_rc[6] => srwy_rc[6].DATAIN
srwx_rc[7] => srwy_rc[7].DATAIN
srwx_rc[8] => srwy_rc[8].DATAIN
srwx_rc[9] => srwy_rc[9].DATAIN
srwx_rc[10] => srwy_rc[10].DATAIN
srwx_rc[11] => srwy_rc[11].DATAIN
srwx_rc[12] => srwy_rc[12].DATAIN
srwx_rc[13] => srwy_rc[13].DATAIN
srwx_rc[14] => srwy_rc[14].DATAIN
srwx_rc[15] => srwy_rc[15].DATAIN
srwx_rf[0] => srwy_rf[0].DATAIN
srwx_rf[1] => srwy_rf[1].DATAIN
srwx_rf[2] => srwy_rf[2].DATAIN
srwx_rf[3] => srwy_rf[3].DATAIN
srwx_rf[4] => srwy_rf[4].DATAIN
srwx_rf[5] => srwy_rf[5].DATAIN
srwx_rf[6] => srwy_rf[6].DATAIN
srwx_rf[7] => srwy_rf[7].DATAIN
srwx_rf[8] => srwy_rf[8].DATAIN
srwx_rf[9] => srwy_rf[9].DATAIN
srwx_rf[10] => srwy_rf[10].DATAIN
srwx_rf[11] => srwy_rf[11].DATAIN
srwx_rf[12] => srwy_rf[12].DATAIN
srwx_rf[13] => srwy_rf[13].DATAIN
srwx_rf[14] => srwy_rf[14].DATAIN
srwx_rf[15] => srwy_rf[15].DATAIN
crwy_rc[0] <= crwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[1] <= crwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[2] <= crwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[3] <= crwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[4] <= crwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[5] <= crwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[6] <= crwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[7] <= crwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[8] <= crwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[9] <= crwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[10] <= crwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[11] <= crwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[12] <= crwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[13] <= crwx_rc[13].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[14] <= crwx_rc[14].DB_MAX_OUTPUT_PORT_TYPE
crwy_rc[15] <= crwx_rc[15].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[0] <= crwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[1] <= crwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[2] <= crwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[3] <= crwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[4] <= crwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[5] <= crwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[6] <= crwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[7] <= crwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[8] <= crwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[9] <= crwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[10] <= crwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[11] <= crwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[12] <= crwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[13] <= crwx_rf[13].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[14] <= crwx_rf[14].DB_MAX_OUTPUT_PORT_TYPE
crwy_rf[15] <= crwx_rf[15].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[0] <= srwx_rc[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[1] <= srwx_rc[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[2] <= srwx_rc[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[3] <= srwx_rc[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[4] <= srwx_rc[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[5] <= srwx_rc[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[6] <= srwx_rc[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[7] <= srwx_rc[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[8] <= srwx_rc[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[9] <= srwx_rc[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[10] <= srwx_rc[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[11] <= srwx_rc[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[12] <= srwx_rc[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[13] <= srwx_rc[13].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[14] <= srwx_rc[14].DB_MAX_OUTPUT_PORT_TYPE
srwy_rc[15] <= srwx_rc[15].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[0] <= srwx_rf[0].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[1] <= srwx_rf[1].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[2] <= srwx_rf[2].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[3] <= srwx_rf[3].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[4] <= srwx_rf[4].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[5] <= srwx_rf[5].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[6] <= srwx_rf[6].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[7] <= srwx_rf[7].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[8] <= srwx_rf[8].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[9] <= srwx_rf[9].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[10] <= srwx_rf[10].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[11] <= srwx_rf[11].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[12] <= srwx_rf[12].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[13] <= srwx_rf[13].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[14] <= srwx_rf[14].DB_MAX_OUTPUT_PORT_TYPE
srwy_rf[15] <= srwx_rf[15].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_mob_w:blk0
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN31
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN30
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN29
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN28
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN27
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN26
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN25
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN24
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN23
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN22
data_in[25] => data_tmp.DATAB
data_in[25] => Equal0.IN21
data_in[26] => data_tmp.DATAB
data_in[26] => Equal0.IN20
data_in[27] => data_tmp.DATAB
data_in[27] => Equal0.IN19
data_in[28] => data_tmp.DATAB
data_in[28] => Equal0.IN18
data_in[29] => data_tmp.DATAB
data_in[29] => Equal0.IN17
data_in[30] => data_tmp.DATAB
data_in[30] => Equal0.IN16
data_in[31] => Equal0.IN15
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result
data_out[13] <= lpm_add_sub:lpm_add_sub_component.result
data_out[14] <= lpm_add_sub:lpm_add_sub_component.result
data_out[15] <= lpm_add_sub:lpm_add_sub_component.result


|Ethernet|nco_ip_st:inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_l7l:auto_generated.dataa[0]
dataa[1] => add_sub_l7l:auto_generated.dataa[1]
dataa[2] => add_sub_l7l:auto_generated.dataa[2]
dataa[3] => add_sub_l7l:auto_generated.dataa[3]
dataa[4] => add_sub_l7l:auto_generated.dataa[4]
dataa[5] => add_sub_l7l:auto_generated.dataa[5]
dataa[6] => add_sub_l7l:auto_generated.dataa[6]
dataa[7] => add_sub_l7l:auto_generated.dataa[7]
dataa[8] => add_sub_l7l:auto_generated.dataa[8]
dataa[9] => add_sub_l7l:auto_generated.dataa[9]
dataa[10] => add_sub_l7l:auto_generated.dataa[10]
dataa[11] => add_sub_l7l:auto_generated.dataa[11]
dataa[12] => add_sub_l7l:auto_generated.dataa[12]
dataa[13] => add_sub_l7l:auto_generated.dataa[13]
dataa[14] => add_sub_l7l:auto_generated.dataa[14]
dataa[15] => add_sub_l7l:auto_generated.dataa[15]
datab[0] => add_sub_l7l:auto_generated.datab[0]
datab[1] => add_sub_l7l:auto_generated.datab[1]
datab[2] => add_sub_l7l:auto_generated.datab[2]
datab[3] => add_sub_l7l:auto_generated.datab[3]
datab[4] => add_sub_l7l:auto_generated.datab[4]
datab[5] => add_sub_l7l:auto_generated.datab[5]
datab[6] => add_sub_l7l:auto_generated.datab[6]
datab[7] => add_sub_l7l:auto_generated.datab[7]
datab[8] => add_sub_l7l:auto_generated.datab[8]
datab[9] => add_sub_l7l:auto_generated.datab[9]
datab[10] => add_sub_l7l:auto_generated.datab[10]
datab[11] => add_sub_l7l:auto_generated.datab[11]
datab[12] => add_sub_l7l:auto_generated.datab[12]
datab[13] => add_sub_l7l:auto_generated.datab[13]
datab[14] => add_sub_l7l:auto_generated.datab[14]
datab[15] => add_sub_l7l:auto_generated.datab[15]
cin => add_sub_l7l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_l7l:auto_generated.clock
aclr => add_sub_l7l:auto_generated.aclr
clken => add_sub_l7l:auto_generated.clken
result[0] <= add_sub_l7l:auto_generated.result[0]
result[1] <= add_sub_l7l:auto_generated.result[1]
result[2] <= add_sub_l7l:auto_generated.result[2]
result[3] <= add_sub_l7l:auto_generated.result[3]
result[4] <= add_sub_l7l:auto_generated.result[4]
result[5] <= add_sub_l7l:auto_generated.result[5]
result[6] <= add_sub_l7l:auto_generated.result[6]
result[7] <= add_sub_l7l:auto_generated.result[7]
result[8] <= add_sub_l7l:auto_generated.result[8]
result[9] <= add_sub_l7l:auto_generated.result[9]
result[10] <= add_sub_l7l:auto_generated.result[10]
result[11] <= add_sub_l7l:auto_generated.result[11]
result[12] <= add_sub_l7l:auto_generated.result[12]
result[13] <= add_sub_l7l:auto_generated.result[13]
result[14] <= add_sub_l7l:auto_generated.result[14]
result[15] <= add_sub_l7l:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|Ethernet|nco_ip_st:inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_l7l:auto_generated
aclr => pipeline_dffe[15].IN0
cin => op_1.IN32
cin => op_1.IN33
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_mob_w:blk1
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => data_tmp.DATAB
data_in[15] => Equal0.IN31
data_in[16] => data_tmp.DATAB
data_in[16] => Equal0.IN30
data_in[17] => data_tmp.DATAB
data_in[17] => Equal0.IN29
data_in[18] => data_tmp.DATAB
data_in[18] => Equal0.IN28
data_in[19] => data_tmp.DATAB
data_in[19] => Equal0.IN27
data_in[20] => data_tmp.DATAB
data_in[20] => Equal0.IN26
data_in[21] => data_tmp.DATAB
data_in[21] => Equal0.IN25
data_in[22] => data_tmp.DATAB
data_in[22] => Equal0.IN24
data_in[23] => data_tmp.DATAB
data_in[23] => Equal0.IN23
data_in[24] => data_tmp.DATAB
data_in[24] => Equal0.IN22
data_in[25] => data_tmp.DATAB
data_in[25] => Equal0.IN21
data_in[26] => data_tmp.DATAB
data_in[26] => Equal0.IN20
data_in[27] => data_tmp.DATAB
data_in[27] => Equal0.IN19
data_in[28] => data_tmp.DATAB
data_in[28] => Equal0.IN18
data_in[29] => data_tmp.DATAB
data_in[29] => Equal0.IN17
data_in[30] => data_tmp.DATAB
data_in[30] => Equal0.IN16
data_in[31] => Equal0.IN15
data_out[0] <= lpm_add_sub:lpm_add_sub_component.result
data_out[1] <= lpm_add_sub:lpm_add_sub_component.result
data_out[2] <= lpm_add_sub:lpm_add_sub_component.result
data_out[3] <= lpm_add_sub:lpm_add_sub_component.result
data_out[4] <= lpm_add_sub:lpm_add_sub_component.result
data_out[5] <= lpm_add_sub:lpm_add_sub_component.result
data_out[6] <= lpm_add_sub:lpm_add_sub_component.result
data_out[7] <= lpm_add_sub:lpm_add_sub_component.result
data_out[8] <= lpm_add_sub:lpm_add_sub_component.result
data_out[9] <= lpm_add_sub:lpm_add_sub_component.result
data_out[10] <= lpm_add_sub:lpm_add_sub_component.result
data_out[11] <= lpm_add_sub:lpm_add_sub_component.result
data_out[12] <= lpm_add_sub:lpm_add_sub_component.result
data_out[13] <= lpm_add_sub:lpm_add_sub_component.result
data_out[14] <= lpm_add_sub:lpm_add_sub_component.result
data_out[15] <= lpm_add_sub:lpm_add_sub_component.result


|Ethernet|nco_ip_st:inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component
dataa[0] => add_sub_l7l:auto_generated.dataa[0]
dataa[1] => add_sub_l7l:auto_generated.dataa[1]
dataa[2] => add_sub_l7l:auto_generated.dataa[2]
dataa[3] => add_sub_l7l:auto_generated.dataa[3]
dataa[4] => add_sub_l7l:auto_generated.dataa[4]
dataa[5] => add_sub_l7l:auto_generated.dataa[5]
dataa[6] => add_sub_l7l:auto_generated.dataa[6]
dataa[7] => add_sub_l7l:auto_generated.dataa[7]
dataa[8] => add_sub_l7l:auto_generated.dataa[8]
dataa[9] => add_sub_l7l:auto_generated.dataa[9]
dataa[10] => add_sub_l7l:auto_generated.dataa[10]
dataa[11] => add_sub_l7l:auto_generated.dataa[11]
dataa[12] => add_sub_l7l:auto_generated.dataa[12]
dataa[13] => add_sub_l7l:auto_generated.dataa[13]
dataa[14] => add_sub_l7l:auto_generated.dataa[14]
dataa[15] => add_sub_l7l:auto_generated.dataa[15]
datab[0] => add_sub_l7l:auto_generated.datab[0]
datab[1] => add_sub_l7l:auto_generated.datab[1]
datab[2] => add_sub_l7l:auto_generated.datab[2]
datab[3] => add_sub_l7l:auto_generated.datab[3]
datab[4] => add_sub_l7l:auto_generated.datab[4]
datab[5] => add_sub_l7l:auto_generated.datab[5]
datab[6] => add_sub_l7l:auto_generated.datab[6]
datab[7] => add_sub_l7l:auto_generated.datab[7]
datab[8] => add_sub_l7l:auto_generated.datab[8]
datab[9] => add_sub_l7l:auto_generated.datab[9]
datab[10] => add_sub_l7l:auto_generated.datab[10]
datab[11] => add_sub_l7l:auto_generated.datab[11]
datab[12] => add_sub_l7l:auto_generated.datab[12]
datab[13] => add_sub_l7l:auto_generated.datab[13]
datab[14] => add_sub_l7l:auto_generated.datab[14]
datab[15] => add_sub_l7l:auto_generated.datab[15]
cin => add_sub_l7l:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_l7l:auto_generated.clock
aclr => add_sub_l7l:auto_generated.aclr
clken => add_sub_l7l:auto_generated.clken
result[0] <= add_sub_l7l:auto_generated.result[0]
result[1] <= add_sub_l7l:auto_generated.result[1]
result[2] <= add_sub_l7l:auto_generated.result[2]
result[3] <= add_sub_l7l:auto_generated.result[3]
result[4] <= add_sub_l7l:auto_generated.result[4]
result[5] <= add_sub_l7l:auto_generated.result[5]
result[6] <= add_sub_l7l:auto_generated.result[6]
result[7] <= add_sub_l7l:auto_generated.result[7]
result[8] <= add_sub_l7l:auto_generated.result[8]
result[9] <= add_sub_l7l:auto_generated.result[9]
result[10] <= add_sub_l7l:auto_generated.result[10]
result[11] <= add_sub_l7l:auto_generated.result[11]
result[12] <= add_sub_l7l:auto_generated.result[12]
result[13] <= add_sub_l7l:auto_generated.result[13]
result[14] <= add_sub_l7l:auto_generated.result[14]
result[15] <= add_sub_l7l:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|Ethernet|nco_ip_st:inst|asj_nco_mob_w:blk1|lpm_add_sub:lpm_add_sub_component|add_sub_l7l:auto_generated
aclr => pipeline_dffe[15].IN0
cin => op_1.IN32
cin => op_1.IN33
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ethernet|nco_ip_st:inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_ori:auto_generated.clock
clk_en => cntr_ori:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_ori:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_ori:auto_generated.q[0]
q[1] <= cntr_ori:auto_generated.q[1]
q[2] <= cntr_ori:auto_generated.q[2]
q[3] <= cntr_ori:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Ethernet|nco_ip_st:inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_ori:auto_generated
aclr => counter_reg_bit[3].IN0
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


