Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 15 10:36:31 2021
| Host         : DESKTOP-MSQB66V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_controller_timing_summary_routed.rpt -pb UART_controller_timing_summary_routed.pb -rpx UART_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (10)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: tx_button_controller/flipflop_3_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: tx_button_controller/flipflop_4_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.382        0.000                      0                  124        0.109        0.000                      0                  124        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.382        0.000                      0                  124        0.109        0.000                      0                  124        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/flipflop_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.800ns (42.929%)  route 2.393ns (57.071%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          1.361     8.485    tx_button_controller/count0_carry__0_n_3
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.399     8.884 r  tx_button_controller/flipflop_3_i_1/O
                         net (fo=1, routed)           0.382     9.267    tx_button_controller/flipflop_3_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  tx_button_controller/flipflop_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.446    14.787    tx_button_controller/CLK
    SLICE_X36Y48         FDRE                                         r  tx_button_controller/flipflop_3_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)       -0.283    14.649    tx_button_controller/flipflop_3_reg
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.170ns (33.491%)  route 2.324ns (66.509%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    UART_transceiver/receiver/CLK
    SLICE_X2Y18          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/Q
                         net (fo=8, routed)           1.038     6.704    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.152     6.856 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6/O
                         net (fo=1, routed)           0.429     7.285    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_6_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I5_O)        0.348     7.633 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.857     8.490    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.152     8.642 r  UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.642    UART_transceiver/receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    UART_transceiver/receiver/CLK
    SLICE_X1Y20          FDRE                                         r  UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.047    15.135    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.493    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_stored_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.118ns (32.562%)  route 2.315ns (67.438%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.627     5.148    UART_transceiver/receiver/CLK
    SLICE_X2Y18          FDRE                                         r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 r  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/Q
                         net (fo=8, routed)           1.038     6.704    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg_n_0_[0]
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.124     6.828 f  UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_3/O
                         net (fo=4, routed)           0.662     7.490    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count[3]_i_3_n_0
    SLICE_X0Y20          LUT5 (Prop_lut5_I3_O)        0.150     7.640 r  UART_transceiver/receiver/rx_stored_data[3]_i_2/O
                         net (fo=4, routed)           0.616     8.256    UART_transceiver/receiver/rx_stored_data[3]_i_2_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.326     8.582 r  UART_transceiver/receiver/rx_stored_data[3]_i_1/O
                         net (fo=1, routed)           0.000     8.582    UART_transceiver/receiver/rx_stored_data[3]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.848    UART_transceiver/receiver/CLK
    SLICE_X0Y21          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.031    15.118    UART_transceiver/receiver/rx_stored_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.401ns (48.834%)  route 1.468ns (51.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.819     7.943    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    tx_button_controller/CLK
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[0]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.454    14.561    tx_button_controller/pause_counter.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.401ns (48.834%)  route 1.468ns (51.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.819     7.943    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    tx_button_controller/CLK
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[1]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.454    14.561    tx_button_controller/pause_counter.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.401ns (48.834%)  route 1.468ns (51.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.819     7.943    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    tx_button_controller/CLK
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[2]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.454    14.561    tx_button_controller/pause_counter.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.401ns (48.834%)  route 1.468ns (51.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.819     7.943    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.436    14.777    tx_button_controller/CLK
    SLICE_X37Y52         FDRE                                         r  tx_button_controller/pause_counter.count_reg[3]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X37Y52         FDRE (Setup_fdre_C_CE)      -0.454    14.561    tx_button_controller/pause_counter.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.401ns (48.987%)  route 1.459ns (51.013%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.810     7.934    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y54         FDRE                                         r  tx_button_controller/pause_counter.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    tx_button_controller/CLK
    SLICE_X37Y54         FDRE                                         r  tx_button_controller/pause_counter.count_reg[10]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y54         FDRE (Setup_fdre_C_CE)      -0.454    14.560    tx_button_controller/pause_counter.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.401ns (48.987%)  route 1.459ns (51.013%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.810     7.934    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y54         FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    tx_button_controller/CLK
    SLICE_X37Y54         FDRE                                         r  tx_button_controller/pause_counter.count_reg[11]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y54         FDRE (Setup_fdre_C_CE)      -0.454    14.560    tx_button_controller/pause_counter.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 tx_button_controller/pause_counter.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_button_controller/pause_counter.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.401ns (48.987%)  route 1.459ns (51.013%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.553     5.074    tx_button_controller/CLK
    SLICE_X37Y53         FDRE                                         r  tx_button_controller/pause_counter.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  tx_button_controller/pause_counter.count_reg[7]/Q
                         net (fo=2, routed)           0.649     6.179    tx_button_controller/pause_counter.count_reg[7]
    SLICE_X36Y53         LUT2 (Prop_lut2_I1_O)        0.124     6.303 r  tx_button_controller/count0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.303    tx_button_controller/count0_carry_i_6_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.853 r  tx_button_controller/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.853    tx_button_controller/count0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.124 r  tx_button_controller/count0_carry__0/CO[0]
                         net (fo=15, routed)          0.810     7.934    tx_button_controller/count0_carry__0_n_3
    SLICE_X37Y54         FDRE                                         r  tx_button_controller/pause_counter.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.435    14.776    tx_button_controller/CLK
    SLICE_X37Y54         FDRE                                         r  tx_button_controller/pause_counter.count_reg[8]/C
                         clock pessimism              0.273    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X37Y54         FDRE (Setup_fdre_C_CE)      -0.454    14.560    tx_button_controller/pause_counter.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  6.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.183ns (38.099%)  route 0.297ns (61.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    UART_transceiver/transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_transceiver/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.297     1.884    UART_transceiver/transmitter/baud_rate_clk_reg_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.042     1.926 r  UART_transceiver/transmitter/data_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.926    UART_transceiver/transmitter/data_index[1]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_transceiver/transmitter/CLK
    SLICE_X37Y46         FDRE                                         r  UART_transceiver/transmitter/data_index_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.107     1.817    UART_transceiver/transmitter/data_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.483%)  route 0.297ns (61.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    UART_transceiver/transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_transceiver/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.297     1.884    UART_transceiver/transmitter/baud_rate_clk_reg_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.929 r  UART_transceiver/transmitter/data_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    UART_transceiver/transmitter/data_index[0]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_transceiver/transmitter/CLK
    SLICE_X37Y46         FDRE                                         r  UART_transceiver/transmitter/data_index_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.801    UART_transceiver/transmitter/data_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/data_index_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.858%)  route 0.305ns (62.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    UART_transceiver/transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_transceiver/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.305     1.892    UART_transceiver/transmitter/baud_rate_clk_reg_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  UART_transceiver/transmitter/data_index_reset_i_1/O
                         net (fo=1, routed)           0.000     1.937    UART_transceiver/transmitter/data_index_reset_i_1_n_0
    SLICE_X37Y47         FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.960    UART_transceiver/transmitter/CLK
    SLICE_X37Y47         FDSE                                         r  UART_transceiver/transmitter/data_index_reset_reg/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y47         FDSE (Hold_fdse_C_D)         0.091     1.802    UART_transceiver/transmitter/data_index_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/tx_data_out_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.374%)  route 0.258ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    UART_transceiver/transmitter/CLK
    SLICE_X29Y46         FDRE                                         r  UART_transceiver/transmitter/baud_rate_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  UART_transceiver/transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.258     1.845    UART_transceiver/transmitter/baud_rate_clk_reg_n_0
    SLICE_X36Y46         FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    UART_transceiver/transmitter/CLK
    SLICE_X36Y46         FDSE                                         r  UART_transceiver/transmitter/tx_data_out_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDSE (Hold_fdse_C_CE)       -0.039     1.671    UART_transceiver/transmitter/tx_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    UART_transceiver/receiver/CLK
    SLICE_X0Y19          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  UART_transceiver/receiver/rx_stored_data_reg[5]/Q
                         net (fo=2, routed)           0.124     1.735    UART_transceiver/receiver/rx_stored_data_reg_n_0_[5]
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.984    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[5]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.070     1.555    UART_transceiver/receiver/rx_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.636%)  route 0.127ns (47.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    UART_transceiver/receiver/CLK
    SLICE_X0Y19          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  UART_transceiver/receiver/rx_stored_data_reg[6]/Q
                         net (fo=2, routed)           0.127     1.738    UART_transceiver/receiver/rx_stored_data_reg_n_0_[6]
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.984    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[6]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.072     1.557    UART_transceiver/receiver/rx_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    UART_transceiver/receiver/CLK
    SLICE_X0Y19          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  UART_transceiver/receiver/rx_stored_data_reg[4]/Q
                         net (fo=2, routed)           0.123     1.734    UART_transceiver/receiver/rx_stored_data_reg_n_0_[4]
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.984    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[4]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.066     1.551    UART_transceiver/receiver/rx_data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     1.470    UART_transceiver/receiver/CLK
    SLICE_X0Y19          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  UART_transceiver/receiver/rx_stored_data_reg[0]/Q
                         net (fo=2, routed)           0.131     1.742    UART_transceiver/receiver/rx_stored_data_reg_n_0_[0]
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.857     1.984    UART_transceiver/receiver/CLK
    SLICE_X0Y18          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.070     1.555    UART_transceiver/receiver/rx_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART_transceiver/receiver/rx_stored_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/receiver/rx_data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     1.468    UART_transceiver/receiver/CLK
    SLICE_X0Y21          FDRE                                         r  UART_transceiver/receiver/rx_stored_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_transceiver/receiver/rx_stored_data_reg[1]/Q
                         net (fo=2, routed)           0.133     1.742    UART_transceiver/receiver/rx_stored_data_reg_n_0_[1]
    SLICE_X0Y22          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     1.980    UART_transceiver/receiver/CLK
    SLICE_X0Y22          FDRE                                         r  UART_transceiver/receiver/rx_data_out_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.070     1.551    UART_transceiver/receiver/rx_data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_transceiver/transmitter/start_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.622%)  route 0.121ns (39.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    UART_transceiver/transmitter/CLK
    SLICE_X36Y47         FDSE                                         r  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDSE (Prop_fdse_C_Q)         0.141     1.588 f  UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/Q
                         net (fo=5, routed)           0.121     1.709    UART_transceiver/transmitter/FSM_onehot_tx_state_reg_n_0_[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.754 r  UART_transceiver/transmitter/start_reset_i_1/O
                         net (fo=1, routed)           0.000     1.754    UART_transceiver/transmitter/start_reset_i_1_n_0
    SLICE_X37Y47         FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.960    UART_transceiver/transmitter/CLK
    SLICE_X37Y47         FDSE                                         r  UART_transceiver/transmitter/start_reset_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X37Y47         FDSE (Hold_fdse_C_D)         0.092     1.552    UART_transceiver/transmitter/start_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    UART_transceiver/receiver/FSM_sequential_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    UART_transceiver/receiver/FSM_sequential_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    UART_transceiver/receiver/UART_rx_FSM.bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    UART_transceiver/receiver/UART_rx_FSM.bit_duration_count_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   UART_transceiver/transmitter/FSM_onehot_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   UART_transceiver/transmitter/FSM_onehot_tx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   UART_transceiver/transmitter/FSM_onehot_tx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   UART_transceiver/transmitter/FSM_onehot_tx_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y46   UART_transceiver/transmitter/baud_rate_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   UART_transceiver/transmitter/data_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   UART_transceiver/transmitter/data_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   UART_transceiver/transmitter/data_index_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   UART_transceiver/transmitter/data_index_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    UART_transceiver/receiver/rx_data_out_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X29Y47   UART_transceiver/transmitter/baud_rate_clk_generator.baud_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   tx_button_controller/pause_counter.count_reg[0]/C



