==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56:15) in function 'ddr_to_axis_reader' : 
               more than one sub loop.
@I [XFORM-811] Inferring bus burst read of length 512 on port 'base_ddr_addr' (DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58:3).
@I [HLS-111] Elapsed time: 27.414 seconds; current memory usage: 92.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'ddr_to_axis_reader' ...
@W [SYN-107] Renaming port name 'ddr_to_axis_reader/FRAME_BUFFER_NUMBER' to 'ddr_to_axis_reader/FRAME_BUFFER_NUMBER_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'ddr_to_axis_reader/FRAME_BUFFER_DIM' to 'ddr_to_axis_reader/FRAME_BUFFER_DIM_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'ddr_to_axis_reader/BASE_ADDRESS' to 'ddr_to_axis_reader/BASE_ADDRESS_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.buffer.base_ddr_addr'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 1.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.431 seconds; current memory usage: 94.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@W [BIND-102] The specified resource core for memory 'buffer' will be ignored if a simpler one can be used.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.155 seconds; current memory usage: 94.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/outStream_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/base_ddr_addr' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_index_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/base_address' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_buffer_dim' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_buffer_offset' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_buffer_number' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/update_intr' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'ddr_to_axis_reader' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'FRAME_OFFSET' is power-on initialization.
@W [RTGEN-101] Register 'FRAME_BUFFER_NUMBER_r' is power-on initialization.
@W [RTGEN-101] Register 'FRAME_BUFFER_DIM_r' is power-on initialization.
@I [RTGEN-100] Bundling port 'return', 'base_address', 'frame_buffer_dim', 'frame_buffer_offset', 'frame_buffer_number' and 'update_intr' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Generating core module 'ddr_to_axis_reader_mul_8ns_32ns_40_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'ddr_to_axis_reader'.
@I [HLS-111] Elapsed time: 0.316 seconds; current memory usage: 94.3 MB.
@I [RTMG-282] Generating pipelined core: 'ddr_to_axis_reader_mul_8ns_32ns_40_3_Mul3S_0'
@I [RTMG-278] Implementing memory 'ddr_to_axis_reader_buffer_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for ddr_to_axis_reader.
@I [VHDL-304] Generating VHDL RTL for ddr_to_axis_reader.
@I [VLOG-307] Generating Verilog RTL for ddr_to_axis_reader.
@I [HLS-112] Total elapsed time: 29.813 seconds; peak memory usage: 94.3 MB.
