{
    "BENCHMARKS": {
        "bgm": {
            "design":"RTL_Benchmark/Verilog/VTR_design/bgm/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "generic_fifo_lfsr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_lfsr/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cf_fir_24_16_16": {
            "design":"RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/wrapper_rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "main_loop_synth": {
            "design":"RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/sha_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "ucsb_152_tap_fir": {
            "design":"RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pairing": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/pairing/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_tate_bilinear_pairing": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/tiny_tate_bilinear_pairing/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "otbn": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/otbn/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
    }
} 
