// Seed: 2202367099
module module_0 (
    input  id_0#(.id_10(1)),
    input  id_1
    , id_11,
    input  id_2,
    input  id_3,
    input  id_4,
    input  id_5
    , id_12, id_13,
    input  id_6,
    output id_7,
    input  id_8,
    output id_9
);
  assign id_10 = 1;
  logic id_14;
  always @(posedge id_1 or posedge id_2[1'b0]) id_11 <= 1;
  logic id_15;
  type_19(
      1, 1, 1, id_5
  );
  logic id_16;
  assign id_13 = id_3;
endmodule
