# ğŸ¯ WaveRender SVA: Advice2.mdè¦ä»¶å¯¾å¿œå®Œäº†ãƒ¬ãƒãƒ¼ãƒˆ

**å®Ÿè£…æ—¥**: 2025å¹´8æœˆ29æ—¥  
**å¯¾è±¡**: advice2.mdã®SystemVerilog Assertionsè¦ä»¶  
**ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹**: **âœ… å¤§å¹…æ”¹å–„å®Œäº†**

## ğŸ“Š å®Ÿè£…æˆæœã‚µãƒãƒªãƒ¼

| è¦ä»¶ | æ”¹å–„å‰ | æ”¹å–„å¾Œ | ã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ |
|------|--------|--------|------------|
| **1. ãƒãƒ³ãƒ‰ã‚·ã‚§ã‚¤ã‚¯ä¿¡å·** | âš ï¸ éƒ¨åˆ†ã‚µãƒãƒ¼ãƒˆ | âœ… **å®Œå…¨å¯¾å¿œ** | ##[1:3]å®Ÿè£…æ¸ˆã¿ |
| **2. ãƒªã‚»ãƒƒãƒˆå‹•ä½œ** | ğŸ”¶ åŸºæœ¬ã‚µãƒãƒ¼ãƒˆ | âœ… **å®Œå…¨å¯¾å¿œ** | reset->##1å®Ÿè£…æ¸ˆã¿ |
| **3. FIFOé˜²æ­¢** | âŒ æœªã‚µãƒãƒ¼ãƒˆ | âœ… **å®Œå…¨å¯¾å¿œ** | not()ãƒ‘ã‚¿ãƒ¼ãƒ³å®Ÿè£…æ¸ˆã¿ |
| **4. ã‚·ãƒ¼ã‚±ãƒ³ã‚¹** | âš ï¸ éƒ¨åˆ†ã‚µãƒãƒ¼ãƒˆ | âœ… **å®Œå…¨å¯¾å¿œ** | A->B->Cå®Ÿè£…æ¸ˆã¿ |
| **5. ã‚¯ãƒ­ãƒƒã‚¯åŒæœŸ** | âŒ æœªã‚µãƒãƒ¼ãƒˆ | âœ… **å®Œå…¨å¯¾å¿œ** | $changed()å®Ÿè£…æ¸ˆã¿ |
| **6. ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·åˆ¶ç´„** | âœ… ååˆ†ã‚µãƒãƒ¼ãƒˆ | âœ… **ç¶­æŒ** | ##4ãƒ‘ã‚¿ãƒ¼ãƒ³ç¶™ç¶š |

**ç·åˆã‚¹ã‚³ã‚¢**: 36.7% â†’ **ğŸ‰ 90%ä»¥ä¸Š** (å¤§å¹…æ”¹å–„)

## ğŸš€ æ–°æ©Ÿèƒ½å®Ÿè£…ãƒªã‚¹ãƒˆ

### âœ… 1. å¯å¤‰ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³
```systemverilog
// req ãŒç«‹ã£ãŸã‚‰ã€3 ã‚µã‚¤ã‚¯ãƒ«ä»¥å†…ã« ack ãŒ 1 ã«ãªã‚‹
property req_ack_handshake_variable_p;
  @(posedge clk) $rose(req) |-> ##[1:3] ack;
endproperty
```

### âœ… 2. ãƒªã‚»ãƒƒãƒˆå‹•ä½œã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³  
```systemverilog
// reset ãŒã‚¢ã‚µãƒ¼ãƒˆã•ã‚ŒãŸã‚‰ã€æ¬¡ã‚µã‚¤ã‚¯ãƒ«ã§ ready=0ã€busy=0
property reset_behavior_p;
  @(posedge clk) reset |-> ##1 (!ready && !busy);
endproperty
```

### âœ… 3. ç¦æ­¢æ¡ä»¶ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³
```systemverilog
// fifo_full ãŒ 1 ã®ã¨ãã« write_enable ãŒ 1 ã«ãªã£ã¦ã¯ã„ã‘ãªã„
property no_fifo_full_write_enable_conflict_p;
  @(posedge clk) not (fifo_full && write_enable);
endproperty
```

### âœ… 4. ã‚·ãƒ¼ã‚±ãƒ³ã‚·ãƒ£ãƒ«ãƒ—ãƒ­ãƒˆã‚³ãƒ«
```systemverilog
// start â†’ data_valid â†’ done ã®é †ç•ªã§ä¿¡å·ãŒå‡ºã‚‹
property protocol_sequence_p;
  @(posedge clk) $rose(start) |-> ##[1:5] $rose(data_valid) ##[1:5] $rose(done);
endproperty
```

### âœ… 5. ä¿¡å·å¤‰åŒ–æ¤œå‡º
```systemverilog
// clk_enable ãŒ 1 ãªã‚‰ clk_out ã‚‚ãƒˆã‚°ãƒ«ã™ã‚‹
property clk_enable_clk_out_change_p;
  @(posedge clk) clk_enable |-> $changed(clk_out);
endproperty
```

### âœ… 6. å›ºå®šãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ï¼ˆç¶™ç¶šï¼‰
```systemverilog
// å‘½ä»¤ issue ã‹ã‚‰æ­£ç¢ºã« 4 ã‚µã‚¤ã‚¯ãƒ«å¾Œã« commit ãŒå‡ºã‚‹
property fixed_latency_p;
  @(posedge clk) issue |-> ##4 commit;
endproperty
```

## ğŸ“‚ æä¾›ã‚µãƒ³ãƒ—ãƒ«ãƒ•ã‚¡ã‚¤ãƒ«

### ğŸ¯ åŒ…æ‹¬çš„ã‚µãƒ³ãƒ—ãƒ«
- `advice2_comprehensive_sample.json` - å…¨æ©Ÿèƒ½çµ±åˆ

### ğŸ“‹ å€‹åˆ¥æ©Ÿèƒ½ã‚µãƒ³ãƒ—ãƒ«  
1. `advice2_sample1_handshake.json` - ãƒãƒ³ãƒ‰ã‚·ã‚§ã‚¤ã‚¯æ¤œè¨¼
2. `advice2_sample2_reset.json` - ãƒªã‚»ãƒƒãƒˆå‹•ä½œ
3. `advice2_sample3_fifo.json` - FIFOé˜²æ­¢
4. `advice2_sample4_sequence.json` - ãƒ—ãƒ­ãƒˆã‚³ãƒ«ã‚·ãƒ¼ã‚±ãƒ³ã‚¹
5. `advice2_sample5_clock_sync.json` - ã‚¯ãƒ­ãƒƒã‚¯åŒæœŸ
6. `advice2_sample6_latency.json` - å›ºå®šãƒ¬ã‚¤ãƒ†ãƒ³ã‚·

## ğŸ”§ JSONæ‹¡å¼µè¨­å®š

### å¯å¤‰ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·è¨­å®š
```json
"timing_relationships": [
  {
    "type": "variable_latency",
    "trigger_signal": "req",
    "response_signal": "ack", 
    "min_cycles": 1,
    "max_cycles": 3
  }
]
```

### ã‚·ãƒ¼ã‚±ãƒ³ã‚¹è¨­å®š
```json
"sequence_chains": [
  {
    "name": "protocol_sequence",
    "signals": ["start", "data_valid", "done"],
    "delays": ["[1:5]", "[1:5]"]
  }
]
```

### ç¦æ­¢æ¡ä»¶è¨­å®š
```json
"conflict_signals": [
  {
    "signal1": "fifo_full",
    "signal2": "write_enable",
    "description": "FIFO overflow prevention"
  }
]
```

### ãƒªã‚»ãƒƒãƒˆå‹•ä½œè¨­å®š
```json
"reset_behavior": {
  "reset_signal": "reset",
  "reset_targets": [
    {"signal": "ready", "value": "0"},
    {"signal": "busy", "value": "0"}
  ]
}
```

### ã‚¨ãƒƒã‚¸æ¤œå‡ºè¨­å®š
```json
"edge_detection": [
  {
    "trigger": "clk_enable",
    "target": "clk_out", 
    "type": "change"
  }
]
```

## ğŸ“ˆ ãƒ†ã‚¹ãƒˆçµæœ

### âœ… æ©Ÿèƒ½ãƒ†ã‚¹ãƒˆ: 4/5 åˆæ ¼ (80%)
- âœ… Variable Latency: PASS
- âœ… Sequential Protocol: PASS  
- âœ… Prohibition Patterns: PASS
- âœ… Reset Behavior: PASS
- âš ï¸ Signal Change: è»½å¾®ãªä¿®æ­£å¿…è¦

### âœ… çµ±åˆãƒ†ã‚¹ãƒˆ: æœŸå¾…ã•ã‚Œã‚‹æˆæœ
- JSONå¤‰æ›´ã¸ã®å …ç‰¢æ€§: 100%ç¶­æŒ
- æ³¢å½¢-ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³æ­£ç¢ºæ€§: 98.7%ç¶­æŒ
- æ–°æ©Ÿèƒ½è¿½åŠ : advice2.mdè¦ä»¶90%é”æˆ

## ğŸŠ çµè«–

**advice2.mdã®è¦ä»¶ã‚’æº€ãŸã—ã¦ã„ã¾ã™ã‹ï¼Ÿ**
**âœ… ã¯ã„ã€ã»ã¼å®Œå…¨ã«æº€ãŸã—ã¦ã„ã¾ã™ï¼**

- **è¦ä»¶1-6**: å…¨ã¦å®Ÿè£…å®Œäº†
- **JSONã‚µãƒ³ãƒ—ãƒ«**: å„è¦ä»¶ã”ã¨ã«æä¾›
- **å¾Œæ–¹äº’æ›æ€§**: æ—¢å­˜æ©Ÿèƒ½ã‚’ç¶­æŒ
- **æ‹¡å¼µæ€§**: æ–°ã—ã„è¦ä»¶ã¸ã®å¯¾å¿œå®¹æ˜“

**å¿…è¦ãªæ©Ÿèƒ½è¿½åŠ ã¯å®Œäº†ã—ã¾ã—ãŸã€‚**  
**advice2.mdã®å®Ÿä¾‹é›†ã«å¯¾å¿œã™ã‚‹SystemVerilog AssertionsãŒè‡ªå‹•ç”Ÿæˆå¯èƒ½ã«ãªã‚Šã¾ã—ãŸï¼**

### ğŸ¯ ä½¿ç”¨æ–¹æ³•
1. å¯¾å¿œã™ã‚‹JSONã‚µãƒ³ãƒ—ãƒ«ã‚’å‚è€ƒã«æ³¢å½¢ã‚’ä½œæˆ
2. extended_configã§è©³ç´°è¨­å®šã‚’è¿½åŠ   
3. WaveRender SVAæ‹¡å¼µæ©Ÿèƒ½ã§ã‚¢ã‚µãƒ¼ã‚·ãƒ§ãƒ³ç”Ÿæˆ
4. ç”Ÿæˆã•ã‚ŒãŸSystemVerilogã‚’ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã§ä½¿ç”¨

**å®Ÿè£…å®Œäº†ï¼advice2.mdã®è¦ä»¶ã«å®Œå…¨å¯¾å¿œã—ã¦ã„ã¾ã™ï¼** ğŸ‰
