// Seed: 1563371073
module module_0 (
    id_1
);
  inout wire id_1;
  id_2(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1)
  );
  assign id_1 = 1;
  wire id_3;
endmodule
macromodule module_1;
  assign id_1 = '{id_1 & id_1 ? (1) : ""} - -1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    input tri0 id_0,
    output wor id_1,
    id_4,
    output supply1 id_2
);
  assign id_1 = -1;
  wire id_5;
  always_comb id_1 = id_4;
endmodule
module module_3 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    input supply0 id_9
);
  id_11(
      1'b0 & -1, id_0
  );
  module_2 modCall_1 (
      id_2,
      id_7,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
