[2025-09-17 08:09:59] START suite=qualcomm_srv trace=srv443_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv443_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2817429 heartbeat IPC: 3.549 cumulative IPC: 3.549 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5394062 cumulative IPC: 3.708 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5394062 cumulative IPC: 3.708 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5394063 heartbeat IPC: 3.881 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14837273 heartbeat IPC: 1.059 cumulative IPC: 1.059 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 24154742 heartbeat IPC: 1.073 cumulative IPC: 1.066 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 33491107 heartbeat IPC: 1.071 cumulative IPC: 1.068 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 42715817 heartbeat IPC: 1.084 cumulative IPC: 1.072 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 51977882 heartbeat IPC: 1.08 cumulative IPC: 1.073 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 61400966 heartbeat IPC: 1.061 cumulative IPC: 1.071 (Simulation time: 00 hr 08 min 38 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv443_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000024 cycles: 70611596 heartbeat IPC: 1.086 cumulative IPC: 1.073 (Simulation time: 00 hr 09 min 48 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 79810148 heartbeat IPC: 1.087 cumulative IPC: 1.075 (Simulation time: 00 hr 11 min 00 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 89060796 heartbeat IPC: 1.081 cumulative IPC: 1.076 (Simulation time: 00 hr 12 min 11 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 92904667 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 24 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 92904667 cumulative IPC: 1.076 (Simulation time: 00 hr 13 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv443_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.076 instructions: 100000001 cycles: 92904667
CPU 0 Branch Prediction Accuracy: 92.39% MPKI: 13.7 Average ROB Occupancy at Mispredict: 30.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07056
BRANCH_INDIRECT: 0.3378
BRANCH_CONDITIONAL: 12.03
BRANCH_DIRECT_CALL: 0.4036
BRANCH_INDIRECT_CALL: 0.4804
BRANCH_RETURN: 0.3775


====Backend Stall Breakdown====
ROB_STALL: 241991
LQ_STALL: 0
SQ_STALL: 929846


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.32683
REPLAY_LOAD: 59.827084
NON_REPLAY_LOAD: 23.555235

== Total ==
ADDR_TRANS: 50154
REPLAY_LOAD: 28717
NON_REPLAY_LOAD: 163120

== Counts ==
ADDR_TRANS: 410
REPLAY_LOAD: 480
NON_REPLAY_LOAD: 6925

cpu0->cpu0_STLB TOTAL        ACCESS:    2117175 HIT:    2082102 MISS:      35073 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2117175 HIT:    2082102 MISS:      35073 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 139.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9527413 HIT:    8503061 MISS:    1024352 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7704453 HIT:    6838957 MISS:     865496 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601821 HIT:     514232 MISS:      87589 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1143874 HIT:    1125654 MISS:      18220 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      77265 HIT:      24218 MISS:      53047 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.66 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15020260 HIT:    7536358 MISS:    7483902 MSHR_MERGE:    1826461
cpu0->cpu0_L1I LOAD         ACCESS:   15020260 HIT:    7536358 MISS:    7483902 MSHR_MERGE:    1826461
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29799543 HIT:   25376881 MISS:    4422662 MSHR_MERGE:    1696558
cpu0->cpu0_L1D LOAD         ACCESS:   16529905 HIT:   13964488 MISS:    2565417 MSHR_MERGE:     518403
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13183710 HIT:   11403854 MISS:    1779856 MSHR_MERGE:    1178031
cpu0->cpu0_L1D TRANSLATION  ACCESS:      85928 HIT:       8539 MISS:      77389 MSHR_MERGE:        124
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12356751 HIT:   10267058 MISS:    2089693 MSHR_MERGE:    1053265
cpu0->cpu0_ITLB LOAD         ACCESS:   12356751 HIT:   10267058 MISS:    2089693 MSHR_MERGE:    1053265
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.488 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28311366 HIT:   26860257 MISS:    1451109 MSHR_MERGE:     370362
cpu0->cpu0_DTLB LOAD         ACCESS:   28311366 HIT:   26860257 MISS:    1451109 MSHR_MERGE:     370362
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.983 cycles
cpu0->LLC TOTAL        ACCESS:    1186808 HIT:    1094473 MISS:      92335 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     865495 HIT:     802061 MISS:      63434 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      87586 HIT:      76990 MISS:      10596 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     180680 HIT:     180080 MISS:        600 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      53047 HIT:      35342 MISS:      17705 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2628
  ROW_BUFFER_MISS:      89106
  AVG DBUS CONGESTED CYCLE: 4.78
Channel 0 WQ ROW_BUFFER_HIT:       1395
  ROW_BUFFER_MISS:       9746
  FULL:          0
Channel 0 REFRESHES ISSUED:       7742

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       527444       577235        81706        10046
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         2667         4223         2005
  STLB miss resolved @ L2C                0         1442         7657         7730         5103
  STLB miss resolved @ LLC                0          190         8906        16872        12079
  STLB miss resolved @ MEM                0            2         2724         8902        13624

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194372        47160      1398544       122983          613
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         3035          517           83
  STLB miss resolved @ L2C                0         2301         7502         1513           59
  STLB miss resolved @ LLC                0          136         4210         3130          161
  STLB miss resolved @ MEM                0            0          594          575          275
[2025-09-17 08:23:23] END   suite=qualcomm_srv trace=srv443_ap (rc=0)
