<stg><name>yolo_max_pool_top</name>


<trans_list>

<trans id="497" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="3" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="17" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %inStream_V_data), !map !99

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !103

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !111

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %outStream_V_data), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !143

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !147

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !151

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @yolo_max_pool_top_st) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:15  %line_buff_group_val_s = alloca [6688 x float], align 4

]]></Node>
<StgValue><ssdm name="line_buff_group_val_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:16  %line_buff_group_val_1 = alloca [6688 x float], align 4

]]></Node>
<StgValue><ssdm name="line_buff_group_val_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(float* %outStream_V_data, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(float* %inStream_V_data, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %"hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:0  %phi_ln10 = phi i4 [ 0, %0 ], [ %add_ln10, %"hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region" ]

]]></Node>
<StgValue><ssdm name="phi_ln10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:1  %phi_mul = phi i13 [ 0, %0 ], [ %add_ln627, %"hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region" ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:2  %add_ln10 = add i4 %phi_ln10, 1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:3  %add_ln627 = add i13 %phi_mul, 418

]]></Node>
<StgValue><ssdm name="add_ln627"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:4  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([55 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:5  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([55 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:6  %icmp_ln10 = icmp eq i4 %phi_ln10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region:8  br i1 %icmp_ln10, label %.preheader.preheader, label %"hls::LineBuffer<2, 418, float, 0>::LineBuffer.1.region"

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %window_group_15_val = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %window_group_15_val_1 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %window_group_15_val_2 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %window_group_15_val_3 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %window_group_15_val_4 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %window_group_15_val_5 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %window_group_15_val_6 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %window_group_15_val_7 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:8  %window_group_15_val_8 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %window_group_15_val_9 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:10  %window_group_15_val_10 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_10"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:11  %window_group_15_val_11 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %window_group_15_val_12 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_12"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:13  %window_group_15_val_13 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_13"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:14  %window_group_15_val_14 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_14"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:15  %window_group_15_val_15 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_15"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:16  %window_group_15_val_16 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:17  %window_group_15_val_17 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_17"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:18  %window_group_15_val_18 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_18"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:19  %window_group_15_val_19 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_19"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:20  %window_group_15_val_20 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_20"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:21  %window_group_15_val_21 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_21"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:22  %window_group_15_val_22 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_22"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:23  %window_group_15_val_23 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_23"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:24  %window_group_15_val_24 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_24"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:25  %window_group_15_val_25 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_25"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:26  %window_group_15_val_26 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_26"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:27  %window_group_15_val_27 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_27"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:28  %window_group_15_val_28 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_28"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:29  %window_group_15_val_29 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_29"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:30  %window_group_15_val_30 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_30"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:31  %window_group_15_val_31 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_31"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:32  %window_group_15_val_32 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_32"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:33  %window_group_15_val_33 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_33"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:34  %window_group_15_val_34 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_34"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:35  %window_group_15_val_35 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_35"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:36  %window_group_15_val_36 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_36"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:37  %window_group_15_val_37 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_37"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:38  %window_group_15_val_38 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_38"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:39  %window_group_15_val_39 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_39"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:40  %window_group_15_val_40 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_40"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:41  %window_group_15_val_41 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_41"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:42  %window_group_15_val_42 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_42"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:43  %window_group_15_val_43 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_43"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:44  %window_group_15_val_44 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_44"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:45  %window_group_15_val_45 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_45"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:46  %window_group_15_val_46 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_46"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:47  %window_group_15_val_47 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_47"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:48  %window_group_15_val_48 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_48"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:49  %window_group_15_val_49 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_49"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:50  %window_group_15_val_50 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_50"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:51  %window_group_15_val_51 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_51"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:52  %window_group_15_val_52 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_52"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:53  %window_group_15_val_53 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_53"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:54  %window_group_15_val_54 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_54"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:55  %window_group_15_val_55 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_55"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:56  %window_group_15_val_56 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_56"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:57  %window_group_15_val_57 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_57"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:58  %window_group_15_val_58 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_58"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:59  %window_group_15_val_59 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_59"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:60  %window_group_15_val_60 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_60"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:61  %window_group_15_val_61 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_61"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:62  %window_group_15_val_62 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_62"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:63  %window_group_15_val_63 = alloca float

]]></Node>
<StgValue><ssdm name="window_group_15_val_63"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:64  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten739 = phi i22 [ %add_ln17, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten739"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:1  %out_row_0 = phi i8 [ %select_ln17_4, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_row_0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten413 = phi i15 [ %select_ln19_8, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten413"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:3  %row_stride_0 = phi i2 [ %select_ln19_6, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="row_stride_0"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader:4  %indvar_flatten167 = phi i14 [ %select_ln21_7, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten167"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:5  %out_col_0 = phi i8 [ %select_ln21_5, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_col_0"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:6  %indvar_flatten = phi i7 [ %select_ln23_6, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:7  %col_stride_0 = phi i2 [ %select_ln23_5, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="col_stride_0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:8  %input_ch_idx_0 = phi i5 [ %input_ch_idx, %hls_label_0_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_ch_idx_0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:9  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %out_row_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:10  %icmp_ln62 = icmp eq i8 %out_row_0, -49

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="2">
<![CDATA[
.preheader:11  %zext_ln34 = zext i2 %row_stride_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12  %sub_ln34 = sub i3 0, %zext_ln34

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="3">
<![CDATA[
.preheader:13  %sext_ln34 = sext i3 %sub_ln34 to i9

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:14  %icmp_ln34 = icmp ne i9 %shl_ln, %sext_ln34

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:15  %icmp_ln55 = icmp eq i2 %row_stride_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader:16  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %out_col_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:17  %icmp_ln62_1 = icmp eq i8 %out_col_0, -49

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="2">
<![CDATA[
.preheader:18  %zext_ln23 = zext i2 %col_stride_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:19  %col_idx = add i9 %zext_ln23, %shl_ln1

]]></Node>
<StgValue><ssdm name="col_idx"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="9">
<![CDATA[
.preheader:20  %zext_ln31 = zext i9 %col_idx to i10

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:21  %icmp_ln34_1 = icmp ne i9 %col_idx, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22  %and_ln34 = and i1 %icmp_ln34, %icmp_ln34_1

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:23  %conv_count = add i10 -1, %zext_ln31

]]></Node>
<StgValue><ssdm name="conv_count"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:24  %conv_count_1 = select i1 %and_ln34, i10 %conv_count, i10 0

]]></Node>
<StgValue><ssdm name="conv_count_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:25  %icmp_ln55_1 = icmp eq i2 %col_stride_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:26  %and_ln55 = and i1 %icmp_ln55, %icmp_ln55_1

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="10">
<![CDATA[
.preheader:27  %trunc_ln101 = trunc i10 %conv_count_1 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:28  %add_ln23 = add i9 1, %trunc_ln101

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:29  %icmp_ln17 = icmp eq i22 %indvar_flatten739, -1425408

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader:30  %add_ln17 = add i22 1, %indvar_flatten739

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:31  br i1 %icmp_ln17, label %2, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0_begin:2  %icmp_ln19 = icmp eq i15 %indvar_flatten413, 13312

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:10  %xor_ln17 = xor i1 %icmp_ln19, true

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_begin:16  %icmp_ln23 = icmp eq i7 %indvar_flatten, 32

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_begin:18  %icmp_ln21 = icmp eq i14 %indvar_flatten167, 6656

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:32  %xor_ln19 = xor i1 %icmp_ln21, true

]]></Node>
<StgValue><ssdm name="xor_ln19"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:33  %or_ln19_1 = or i1 %icmp_ln19, %xor_ln19

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:0  %out_row = add i8 1, %out_row_0

]]></Node>
<StgValue><ssdm name="out_row"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:3  %select_ln17 = select i1 %icmp_ln19, i2 0, i2 %row_stride_0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_0_begin:4  %shl_ln30_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %out_row, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln30_mid1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:5  %select_ln17_1 = select i1 %icmp_ln19, i9 %shl_ln30_mid1, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:8  %icmp_ln34_2 = icmp ne i8 %out_row, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:9  %select_ln17_3 = select i1 %icmp_ln19, i1 %icmp_ln34_2, i1 %icmp_ln34

]]></Node>
<StgValue><ssdm name="select_ln17_3"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:11  %and_ln17 = and i1 %icmp_ln55, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:13  %and_ln17_2 = and i1 %and_ln55, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0_begin:14  %icmp_ln26 = icmp eq i5 %input_ch_idx_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:15  %and_ln17_3 = and i1 %icmp_ln26, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17_3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:17  %and_ln17_4 = and i1 %icmp_ln23, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17_4"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:19  %and_ln17_5 = and i1 %icmp_ln21, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17_5"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:20  %select_ln17_4 = select i1 %icmp_ln19, i8 %out_row, i8 %out_row_0

]]></Node>
<StgValue><ssdm name="select_ln17_4"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:21  %row_stride = add i2 1, %select_ln17

]]></Node>
<StgValue><ssdm name="row_stride"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:22  %or_ln19 = or i1 %and_ln17_5, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:23  %select_ln19 = select i1 %or_ln19, i8 0, i8 %out_col_0

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="2">
<![CDATA[
hls_label_0_begin:24  %zext_ln34_1 = zext i2 %row_stride to i3

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0_begin:25  %sub_ln34_1 = sub i3 0, %zext_ln34_1

]]></Node>
<StgValue><ssdm name="sub_ln34_1"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="3">
<![CDATA[
hls_label_0_begin:26  %sext_ln34_1 = sext i3 %sub_ln34_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln34_1"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0_begin:27  %icmp_ln34_3 = icmp ne i9 %select_ln17_1, %sext_ln34_1

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:28  %select_ln19_1 = select i1 %and_ln17_5, i1 %icmp_ln34_3, i1 %select_ln17_3

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:29  %icmp_ln55_2 = icmp eq i2 %select_ln17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:30  %select_ln19_2 = select i1 %and_ln17_5, i1 %icmp_ln55_2, i1 %and_ln17

]]></Node>
<StgValue><ssdm name="select_ln19_2"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:31  %select_ln19_3 = select i1 %or_ln19, i9 0, i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:35  %and_ln19_1 = and i1 %and_ln17_2, %or_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19_1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:38  %and_ln19_2 = and i1 %and_ln17_3, %or_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19_2"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:39  %and_ln19_3 = and i1 %and_ln17_4, %or_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19_3"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:40  %select_ln19_6 = select i1 %and_ln17_5, i2 %row_stride, i2 %select_ln17

]]></Node>
<StgValue><ssdm name="select_ln19_6"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:41  %out_col = add i8 1, %select_ln19

]]></Node>
<StgValue><ssdm name="out_col"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:42  %or_ln21 = or i1 %and_ln19_3, %and_ln17_5

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:43  %or_ln21_1 = or i1 %or_ln21, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln21_1"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:44  %select_ln21 = select i1 %or_ln21_1, i2 0, i2 %col_stride_0

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_0_begin:45  %shl_ln31_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %out_col, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln31_mid1"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:46  %select_ln21_1 = select i1 %and_ln19_3, i9 %shl_ln31_mid1, i9 %select_ln19_3

]]></Node>
<StgValue><ssdm name="select_ln21_1"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:54  %xor_ln21 = xor i1 %and_ln19_3, true

]]></Node>
<StgValue><ssdm name="xor_ln21"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:55  %and_ln21 = and i1 %and_ln19_1, %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:60  %and_ln21_1 = and i1 %and_ln19_2, %xor_ln21

]]></Node>
<StgValue><ssdm name="and_ln21_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:61  %select_ln21_5 = select i1 %and_ln19_3, i8 %out_col, i8 %select_ln19

]]></Node>
<StgValue><ssdm name="select_ln21_5"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:62  %col_stride = add i2 1, %select_ln21

]]></Node>
<StgValue><ssdm name="col_stride"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:63  %or_ln23 = or i1 %and_ln21_1, %and_ln19_3

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:64  %or_ln23_1 = or i1 %or_ln23, %or_ln19

]]></Node>
<StgValue><ssdm name="or_ln23_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0_begin:65  %select_ln23 = select i1 %or_ln23_1, i5 0, i5 %input_ch_idx_0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="2">
<![CDATA[
hls_label_0_begin:66  %zext_ln23_1 = zext i2 %col_stride to i9

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0_begin:67  %add_ln31_1 = add i9 %zext_ln23_1, %select_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0_begin:73  %icmp_ln55_3 = icmp eq i2 %select_ln21, 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:74  %and_ln55_1 = and i1 %select_ln19_2, %icmp_ln55_3

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:75  %select_ln23_1 = select i1 %and_ln21_1, i1 %and_ln55_1, i1 %and_ln21

]]></Node>
<StgValue><ssdm name="select_ln23_1"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_0_begin:88  %select_ln23_5 = select i1 %and_ln21_1, i2 %col_stride, i2 %select_ln21

]]></Node>
<StgValue><ssdm name="select_ln23_5"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
hls_label_0_begin:91  %empty_7 = call { float, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.floatP.i4P.i4P.i2P.i1P.i5P.i6P(float* %inStream_V_data, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="54">
<![CDATA[
hls_label_0_begin:92  %tmp_data = extractvalue { float, i4, i4, i2, i1, i5, i6 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="54">
<![CDATA[
hls_label_0_begin:93  %tmp_keep_V = extractvalue { float, i4, i4, i2, i1, i5, i6 } %empty_7, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="54">
<![CDATA[
hls_label_0_begin:94  %tmp_strb_V = extractvalue { float, i4, i4, i2, i1, i5, i6 } %empty_7, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="54">
<![CDATA[
hls_label_0_begin:95  %tmp_user_V = extractvalue { float, i4, i4, i2, i1, i5, i6 } %empty_7, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="54">
<![CDATA[
hls_label_0_begin:96  %tmp_id_V = extractvalue { float, i4, i4, i2, i1, i5, i6 } %empty_7, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="54">
<![CDATA[
hls_label_0_begin:97  %tmp_dest_V = extractvalue { float, i4, i4, i2, i1, i5, i6 } %empty_7, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="5">
<![CDATA[
hls_label_0_begin:98  %zext_ln729 = zext i5 %select_ln23 to i14

]]></Node>
<StgValue><ssdm name="zext_ln729"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_begin:99  %mul_ln729 = mul i14 418, %zext_ln729

]]></Node>
<StgValue><ssdm name="mul_ln729"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:115  br i1 %select_ln23_1, label %1, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0_end:2  %add_ln23_1 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_0_end:3  %select_ln23_6 = select i1 %or_ln21_1, i7 1, i7 %add_ln23_1

]]></Node>
<StgValue><ssdm name="select_ln23_6"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_end:4  %add_ln21_1 = add i14 %indvar_flatten167, 1

]]></Node>
<StgValue><ssdm name="add_ln21_1"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_0_end:5  %select_ln21_7 = select i1 %or_ln19, i14 1, i14 %add_ln21_1

]]></Node>
<StgValue><ssdm name="select_ln21_7"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0_end:6  %add_ln19_1 = add i15 %indvar_flatten413, 1

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_0_end:7  %select_ln19_8 = select i1 %icmp_ln19, i15 1, i15 %add_ln19_1

]]></Node>
<StgValue><ssdm name="select_ln19_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:36  %select_ln19_4 = select i1 %or_ln19, i9 0, i9 %col_idx

]]></Node>
<StgValue><ssdm name="select_ln19_4"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:37  %select_ln19_5 = select i1 %or_ln19, i9 1, i9 %add_ln23

]]></Node>
<StgValue><ssdm name="select_ln19_5"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0_begin:49  %zext_ln31_1 = zext i9 %shl_ln31_mid1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:50  %icmp_ln34_4 = icmp ne i8 %out_col, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:51  %and_ln34_1 = and i1 %select_ln19_1, %icmp_ln34_4

]]></Node>
<StgValue><ssdm name="and_ln34_1"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:52  %add_ln35_1 = add i10 -1, %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_0_begin:53  %select_ln34_1 = select i1 %and_ln34_1, i10 %add_ln35_1, i10 0

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:56  %select_ln21_3 = select i1 %and_ln19_3, i9 %shl_ln31_mid1, i9 %select_ln19_4

]]></Node>
<StgValue><ssdm name="select_ln21_3"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="1"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="10">
<![CDATA[
hls_label_0_begin:57  %trunc_ln101_1 = trunc i10 %select_ln34_1 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln101_1"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="1"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0_begin:58  %add_ln21_2 = add i9 1, %trunc_ln101_1

]]></Node>
<StgValue><ssdm name="add_ln21_2"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:59  %select_ln21_4 = select i1 %and_ln19_3, i9 %add_ln21_2, i9 %select_ln19_5

]]></Node>
<StgValue><ssdm name="select_ln21_4"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="9">
<![CDATA[
hls_label_0_begin:68  %zext_ln31_2 = zext i9 %add_ln31_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0_begin:69  %icmp_ln34_5 = icmp ne i9 %add_ln31_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:70  %and_ln34_2 = and i1 %select_ln19_1, %icmp_ln34_5

]]></Node>
<StgValue><ssdm name="and_ln34_2"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_0_begin:71  %add_ln35_2 = add i10 -1, %zext_ln31_2

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_0_begin:72  %select_ln34_2 = select i1 %and_ln34_2, i10 %add_ln35_2, i10 0

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:76  %select_ln23_2 = select i1 %and_ln21_1, i9 %add_ln31_1, i9 %select_ln21_3

]]></Node>
<StgValue><ssdm name="select_ln23_2"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="9">
<![CDATA[
hls_label_0_begin:77  %zext_ln23_2 = zext i9 %select_ln23_2 to i14

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="10">
<![CDATA[
hls_label_0_begin:78  %sext_ln23 = sext i10 %select_ln34_2 to i14

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="1"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="10">
<![CDATA[
hls_label_0_begin:79  %sext_ln23_1 = sext i10 %select_ln34_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="or_ln19" val="0"/>
<literal name="and_ln19_3" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="10">
<![CDATA[
hls_label_0_begin:80  %sext_ln23_2 = sext i10 %conv_count_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln23_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_0_begin:81  %select_ln19_7 = select i1 %or_ln19, i14 0, i14 %sext_ln23_2

]]></Node>
<StgValue><ssdm name="select_ln19_7"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_0_begin:82  %select_ln21_6 = select i1 %and_ln19_3, i14 %sext_ln23_1, i14 %select_ln19_7

]]></Node>
<StgValue><ssdm name="select_ln21_6"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_0_begin:83  %select_ln23_3 = select i1 %and_ln21_1, i14 %sext_ln23, i14 %select_ln21_6

]]></Node>
<StgValue><ssdm name="select_ln23_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="10">
<![CDATA[
hls_label_0_begin:84  %trunc_ln101_2 = trunc i10 %select_ln34_2 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln101_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0_begin:85  %add_ln23_3 = add i9 1, %trunc_ln101_2

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0_begin:86  %select_ln23_4 = select i1 %and_ln21_1, i9 %add_ln23_3, i9 %select_ln21_4

]]></Node>
<StgValue><ssdm name="select_ln23_4"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="9">
<![CDATA[
hls_label_0_begin:87  %zext_ln23_3 = zext i9 %select_ln23_4 to i14

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:89  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_begin:100  %add_ln729 = add i14 %mul_ln729, %zext_ln23_2

]]></Node>
<StgValue><ssdm name="add_ln729"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0_begin:101  %sext_ln729 = sext i14 %add_ln729 to i64

]]></Node>
<StgValue><ssdm name="sext_ln729"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_begin:103  %add_ln835 = add i14 %mul_ln729, %select_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln835"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_0_begin:106  %add_ln835_1 = add i14 %mul_ln729, %zext_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln835_1"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:109  %line_buff_group_val_5 = getelementptr [6688 x float]* %line_buff_group_val_1, i64 0, i64 %sext_ln729

]]></Node>
<StgValue><ssdm name="line_buff_group_val_5"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="13">
<![CDATA[
hls_label_0_begin:112  %line_buff_group_val_8 = load float* %line_buff_group_val_5, align 4

]]></Node>
<StgValue><ssdm name="line_buff_group_val_8"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0_end:1  %input_ch_idx = add i5 %select_ln23, 1

]]></Node>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="254" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:6  %icmp_ln62_3 = icmp eq i8 %out_row, -49

]]></Node>
<StgValue><ssdm name="icmp_ln62_3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:7  %select_ln17_2 = select i1 %icmp_ln19, i1 %icmp_ln62_3, i1 %icmp_ln62

]]></Node>
<StgValue><ssdm name="select_ln17_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:102  %line_buff_group_val_2 = getelementptr [6688 x float]* %line_buff_group_val_s, i64 0, i64 %sext_ln729

]]></Node>
<StgValue><ssdm name="line_buff_group_val_2"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="13">
<![CDATA[
hls_label_0_begin:112  %line_buff_group_val_8 = load float* %line_buff_group_val_5, align 4

]]></Node>
<StgValue><ssdm name="line_buff_group_val_8"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
hls_label_0_begin:113  store float %line_buff_group_val_8, float* %line_buff_group_val_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_0_begin:114  store float %tmp_data, float* %line_buff_group_val_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln765"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0_begin:104  %sext_ln835 = sext i14 %add_ln835 to i64

]]></Node>
<StgValue><ssdm name="sext_ln835"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:105  %line_buff_group_val_3 = getelementptr [6688 x float]* %line_buff_group_val_s, i64 0, i64 %sext_ln835

]]></Node>
<StgValue><ssdm name="line_buff_group_val_3"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:110  %line_buff_group_val_6 = getelementptr [6688 x float]* %line_buff_group_val_1, i64 0, i64 %sext_ln835

]]></Node>
<StgValue><ssdm name="line_buff_group_val_6"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %window_group_0_val_s = load float* %line_buff_group_val_3, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="264" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0  %window_group_0_val_s = load float* %line_buff_group_val_3, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_s"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="5">
<![CDATA[
:4  %trunc_ln58 = trunc i5 %select_ln23 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:3  store float %window_group_0_val_s, float* %window_group_15_val_56

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch14:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:3  store float %window_group_0_val_s, float* %window_group_15_val_52

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch13:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:3  store float %window_group_0_val_s, float* %window_group_15_val_48

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch12:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:3  store float %window_group_0_val_s, float* %window_group_15_val_44

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch11:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:3  store float %window_group_0_val_s, float* %window_group_15_val_40

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch10:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:3  store float %window_group_0_val_s, float* %window_group_15_val_36

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch9:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:3  store float %window_group_0_val_s, float* %window_group_15_val_32

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch8:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:3  store float %window_group_0_val_s, float* %window_group_15_val_28

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch7:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:3  store float %window_group_0_val_s, float* %window_group_15_val_24

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
branch6:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:3  store float %window_group_0_val_s, float* %window_group_15_val_20

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch5:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:3  store float %window_group_0_val_s, float* %window_group_15_val_16

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch4:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:3  store float %window_group_0_val_s, float* %window_group_15_val_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch3:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:3  store float %window_group_0_val_s, float* %window_group_15_val_8

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
branch2:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:3  store float %window_group_0_val_s, float* %window_group_15_val_4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch1:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch64_crit_edge:3  store float %window_group_0_val_s, float* %window_group_15_val

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.branch64_crit_edge:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:3  store float %window_group_0_val_s, float* %window_group_15_val_60

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch15:4  br label %branch64

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2768896, i64 2768896, i64 2768896)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:12  %and_ln17_1 = and i1 %icmp_ln62_1, %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:34  %and_ln19 = and i1 %and_ln17_1, %or_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="and_ln19_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:47  %icmp_ln62_4 = icmp eq i8 %out_col, -49

]]></Node>
<StgValue><ssdm name="icmp_ln62_4"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:48  %select_ln21_2 = select i1 %and_ln19_3, i1 %icmp_ln62_4, i1 %and_ln19

]]></Node>
<StgValue><ssdm name="select_ln21_2"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:90  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="14">
<![CDATA[
hls_label_0_begin:107  %sext_ln835_1 = sext i14 %add_ln835_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln835_1"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:108  %line_buff_group_val_4 = getelementptr [6688 x float]* %line_buff_group_val_s, i64 0, i64 %sext_ln835_1

]]></Node>
<StgValue><ssdm name="line_buff_group_val_4"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_begin:111  %line_buff_group_val_7 = getelementptr [6688 x float]* %line_buff_group_val_1, i64 0, i64 %sext_ln835_1

]]></Node>
<StgValue><ssdm name="line_buff_group_val_7"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %window_group_0_val_1 = load float* %line_buff_group_val_4, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_1"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:0  %window_group_15_val_64 = load float* %window_group_15_val

]]></Node>
<StgValue><ssdm name="window_group_15_val_64"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:4  %window_group_15_val_68 = load float* %window_group_15_val_4

]]></Node>
<StgValue><ssdm name="window_group_15_val_68"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:8  %window_group_15_val_72 = load float* %window_group_15_val_8

]]></Node>
<StgValue><ssdm name="window_group_15_val_72"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:12  %window_group_15_val_76 = load float* %window_group_15_val_12

]]></Node>
<StgValue><ssdm name="window_group_15_val_76"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:16  %window_group_15_val_80 = load float* %window_group_15_val_16

]]></Node>
<StgValue><ssdm name="window_group_15_val_80"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:20  %window_group_15_val_84 = load float* %window_group_15_val_20

]]></Node>
<StgValue><ssdm name="window_group_15_val_84"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:24  %window_group_15_val_88 = load float* %window_group_15_val_24

]]></Node>
<StgValue><ssdm name="window_group_15_val_88"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:28  %window_group_15_val_92 = load float* %window_group_15_val_28

]]></Node>
<StgValue><ssdm name="window_group_15_val_92"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:32  %window_group_15_val_96 = load float* %window_group_15_val_32

]]></Node>
<StgValue><ssdm name="window_group_15_val_96"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:36  %window_group_15_val_100 = load float* %window_group_15_val_36

]]></Node>
<StgValue><ssdm name="window_group_15_val_100"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:40  %window_group_15_val_104 = load float* %window_group_15_val_40

]]></Node>
<StgValue><ssdm name="window_group_15_val_104"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:44  %window_group_15_val_108 = load float* %window_group_15_val_44

]]></Node>
<StgValue><ssdm name="window_group_15_val_108"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:48  %window_group_15_val_112 = load float* %window_group_15_val_48

]]></Node>
<StgValue><ssdm name="window_group_15_val_112"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:52  %window_group_15_val_116 = load float* %window_group_15_val_52

]]></Node>
<StgValue><ssdm name="window_group_15_val_116"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:56  %window_group_15_val_120 = load float* %window_group_15_val_56

]]></Node>
<StgValue><ssdm name="window_group_15_val_120"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:60  %window_group_15_val_124 = load float* %window_group_15_val_60

]]></Node>
<StgValue><ssdm name="window_group_15_val_124"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
branch64:64  %tmp_1 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %window_group_15_val_64, float %window_group_15_val_68, float %window_group_15_val_72, float %window_group_15_val_76, float %window_group_15_val_80, float %window_group_15_val_84, float %window_group_15_val_88, float %window_group_15_val_92, float %window_group_15_val_96, float %window_group_15_val_100, float %window_group_15_val_104, float %window_group_15_val_108, float %window_group_15_val_112, float %window_group_15_val_116, float %window_group_15_val_120, float %window_group_15_val_124, i4 %trunc_ln58)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:71  %tmp_3 = fcmp ogt float %tmp_1, 0xC7EFFFFFE0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch64:125  %icmp_ln62_2 = icmp eq i5 %select_ln23, 15

]]></Node>
<StgValue><ssdm name="icmp_ln62_2"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:126  %and_ln62 = and i1 %select_ln21_2, %icmp_ln62_2

]]></Node>
<StgValue><ssdm name="and_ln62"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:127  %and_ln62_1 = and i1 %and_ln62, %select_ln17_2

]]></Node>
<StgValue><ssdm name="and_ln62_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="329" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %window_group_0_val_1 = load float* %line_buff_group_val_4, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_1"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:2  store float %window_group_0_val_1, float* %window_group_15_val_57

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:2  store float %window_group_0_val_1, float* %window_group_15_val_53

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:2  store float %window_group_0_val_1, float* %window_group_15_val_49

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:2  store float %window_group_0_val_1, float* %window_group_15_val_45

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:2  store float %window_group_0_val_1, float* %window_group_15_val_41

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:2  store float %window_group_0_val_1, float* %window_group_15_val_37

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:2  store float %window_group_0_val_1, float* %window_group_15_val_33

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:2  store float %window_group_0_val_1, float* %window_group_15_val_29

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:2  store float %window_group_0_val_1, float* %window_group_15_val_25

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:2  store float %window_group_0_val_1, float* %window_group_15_val_21

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:2  store float %window_group_0_val_1, float* %window_group_15_val_17

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:2  store float %window_group_0_val_1, float* %window_group_15_val_13

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:2  store float %window_group_0_val_1, float* %window_group_15_val_9

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:2  store float %window_group_0_val_1, float* %window_group_15_val_5

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch64_crit_edge:2  store float %window_group_0_val_1, float* %window_group_15_val_1

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:2  store float %window_group_0_val_1, float* %window_group_15_val_61

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="346" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
branch64:65  %bitcast_ln117 = bitcast float %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117"/></StgValue>
</operation>

<operation id="347" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:66  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="348" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="23" op_0_bw="32">
<![CDATA[
branch64:67  %trunc_ln117 = trunc i32 %bitcast_ln117 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="349" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:68  %icmp_ln117 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:69  %icmp_ln117_1 = icmp eq i23 %trunc_ln117, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_1"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:70  %or_ln117 = or i1 %icmp_ln117_1, %icmp_ln117

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:71  %tmp_3 = fcmp ogt float %tmp_1, 0xC7EFFFFFE0000000

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:72  %and_ln117 = and i1 %or_ln117, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln117"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch64:73  %select_ln117 = select i1 %and_ln117, float %tmp_1, float 0xC7EFFFFFE0000000

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="355" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2  %window_group_0_val_2 = load float* %line_buff_group_val_6, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_2"/></StgValue>
</operation>

<operation id="356" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:1  %window_group_15_val_65 = load float* %window_group_15_val_1

]]></Node>
<StgValue><ssdm name="window_group_15_val_65"/></StgValue>
</operation>

<operation id="357" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:5  %window_group_15_val_69 = load float* %window_group_15_val_5

]]></Node>
<StgValue><ssdm name="window_group_15_val_69"/></StgValue>
</operation>

<operation id="358" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:9  %window_group_15_val_73 = load float* %window_group_15_val_9

]]></Node>
<StgValue><ssdm name="window_group_15_val_73"/></StgValue>
</operation>

<operation id="359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:13  %window_group_15_val_77 = load float* %window_group_15_val_13

]]></Node>
<StgValue><ssdm name="window_group_15_val_77"/></StgValue>
</operation>

<operation id="360" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:17  %window_group_15_val_81 = load float* %window_group_15_val_17

]]></Node>
<StgValue><ssdm name="window_group_15_val_81"/></StgValue>
</operation>

<operation id="361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:21  %window_group_15_val_85 = load float* %window_group_15_val_21

]]></Node>
<StgValue><ssdm name="window_group_15_val_85"/></StgValue>
</operation>

<operation id="362" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:25  %window_group_15_val_89 = load float* %window_group_15_val_25

]]></Node>
<StgValue><ssdm name="window_group_15_val_89"/></StgValue>
</operation>

<operation id="363" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:29  %window_group_15_val_93 = load float* %window_group_15_val_29

]]></Node>
<StgValue><ssdm name="window_group_15_val_93"/></StgValue>
</operation>

<operation id="364" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:33  %window_group_15_val_97 = load float* %window_group_15_val_33

]]></Node>
<StgValue><ssdm name="window_group_15_val_97"/></StgValue>
</operation>

<operation id="365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:37  %window_group_15_val_101 = load float* %window_group_15_val_37

]]></Node>
<StgValue><ssdm name="window_group_15_val_101"/></StgValue>
</operation>

<operation id="366" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:41  %window_group_15_val_105 = load float* %window_group_15_val_41

]]></Node>
<StgValue><ssdm name="window_group_15_val_105"/></StgValue>
</operation>

<operation id="367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:45  %window_group_15_val_109 = load float* %window_group_15_val_45

]]></Node>
<StgValue><ssdm name="window_group_15_val_109"/></StgValue>
</operation>

<operation id="368" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:49  %window_group_15_val_113 = load float* %window_group_15_val_49

]]></Node>
<StgValue><ssdm name="window_group_15_val_113"/></StgValue>
</operation>

<operation id="369" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:53  %window_group_15_val_117 = load float* %window_group_15_val_53

]]></Node>
<StgValue><ssdm name="window_group_15_val_117"/></StgValue>
</operation>

<operation id="370" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:57  %window_group_15_val_121 = load float* %window_group_15_val_57

]]></Node>
<StgValue><ssdm name="window_group_15_val_121"/></StgValue>
</operation>

<operation id="371" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:61  %window_group_15_val_125 = load float* %window_group_15_val_61

]]></Node>
<StgValue><ssdm name="window_group_15_val_125"/></StgValue>
</operation>

<operation id="372" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
branch64:74  %tmp_4 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %window_group_15_val_65, float %window_group_15_val_69, float %window_group_15_val_73, float %window_group_15_val_77, float %window_group_15_val_81, float %window_group_15_val_85, float %window_group_15_val_89, float %window_group_15_val_93, float %window_group_15_val_97, float %window_group_15_val_101, float %window_group_15_val_105, float %window_group_15_val_109, float %window_group_15_val_113, float %window_group_15_val_117, float %window_group_15_val_121, float %window_group_15_val_125, i4 %trunc_ln58)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="373" st_id="11" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:88  %tmp_7 = fcmp ogt float %tmp_4, %select_ln117

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="374" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2  %window_group_0_val_2 = load float* %line_buff_group_val_6, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_2"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:1  store float %window_group_0_val_2, float* %window_group_15_val_58

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:1  store float %window_group_0_val_2, float* %window_group_15_val_54

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:1  store float %window_group_0_val_2, float* %window_group_15_val_50

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:1  store float %window_group_0_val_2, float* %window_group_15_val_46

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:1  store float %window_group_0_val_2, float* %window_group_15_val_42

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:1  store float %window_group_0_val_2, float* %window_group_15_val_38

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:1  store float %window_group_0_val_2, float* %window_group_15_val_34

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:1  store float %window_group_0_val_2, float* %window_group_15_val_30

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:1  store float %window_group_0_val_2, float* %window_group_15_val_26

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:1  store float %window_group_0_val_2, float* %window_group_15_val_22

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:1  store float %window_group_0_val_2, float* %window_group_15_val_18

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:1  store float %window_group_0_val_2, float* %window_group_15_val_14

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:1  store float %window_group_0_val_2, float* %window_group_15_val_10

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:1  store float %window_group_0_val_2, float* %window_group_15_val_6

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch64_crit_edge:1  store float %window_group_0_val_2, float* %window_group_15_val_2

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:1  store float %window_group_0_val_2, float* %window_group_15_val_62

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
branch64:75  %bitcast_ln117_1 = bitcast float %tmp_4 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117_1"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:76  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="23" op_0_bw="32">
<![CDATA[
branch64:77  %trunc_ln117_1 = trunc i32 %bitcast_ln117_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
branch64:78  %bitcast_ln117_2 = bitcast float %select_ln117 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117_2"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:79  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117_2, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="23" op_0_bw="32">
<![CDATA[
branch64:80  %trunc_ln117_2 = trunc i32 %bitcast_ln117_2 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:81  %icmp_ln117_2 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117_2"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:82  %icmp_ln117_3 = icmp eq i23 %trunc_ln117_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_3"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:83  %or_ln117_1 = or i1 %icmp_ln117_3, %icmp_ln117_2

]]></Node>
<StgValue><ssdm name="or_ln117_1"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:84  %icmp_ln117_4 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117_4"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:85  %icmp_ln117_5 = icmp eq i23 %trunc_ln117_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_5"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:86  %or_ln117_2 = or i1 %icmp_ln117_5, %icmp_ln117_4

]]></Node>
<StgValue><ssdm name="or_ln117_2"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:87  %and_ln117_1 = and i1 %or_ln117_1, %or_ln117_2

]]></Node>
<StgValue><ssdm name="and_ln117_1"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:88  %tmp_7 = fcmp ogt float %tmp_4, %select_ln117

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:89  %and_ln117_2 = and i1 %and_ln117_1, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln117_2"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch64:90  %select_ln117_1 = select i1 %and_ln117_2, float %tmp_4, float %select_ln117

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">
</state>

<state id="14" st_id="14">

<operation id="407" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:3  %window_group_0_val_3 = load float* %line_buff_group_val_7, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_3"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:2  %window_group_15_val_66 = load float* %window_group_15_val_2

]]></Node>
<StgValue><ssdm name="window_group_15_val_66"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:6  %window_group_15_val_70 = load float* %window_group_15_val_6

]]></Node>
<StgValue><ssdm name="window_group_15_val_70"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:10  %window_group_15_val_74 = load float* %window_group_15_val_10

]]></Node>
<StgValue><ssdm name="window_group_15_val_74"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:14  %window_group_15_val_78 = load float* %window_group_15_val_14

]]></Node>
<StgValue><ssdm name="window_group_15_val_78"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:18  %window_group_15_val_82 = load float* %window_group_15_val_18

]]></Node>
<StgValue><ssdm name="window_group_15_val_82"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:22  %window_group_15_val_86 = load float* %window_group_15_val_22

]]></Node>
<StgValue><ssdm name="window_group_15_val_86"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:26  %window_group_15_val_90 = load float* %window_group_15_val_26

]]></Node>
<StgValue><ssdm name="window_group_15_val_90"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:30  %window_group_15_val_94 = load float* %window_group_15_val_30

]]></Node>
<StgValue><ssdm name="window_group_15_val_94"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:34  %window_group_15_val_98 = load float* %window_group_15_val_34

]]></Node>
<StgValue><ssdm name="window_group_15_val_98"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:38  %window_group_15_val_102 = load float* %window_group_15_val_38

]]></Node>
<StgValue><ssdm name="window_group_15_val_102"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:42  %window_group_15_val_106 = load float* %window_group_15_val_42

]]></Node>
<StgValue><ssdm name="window_group_15_val_106"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:46  %window_group_15_val_110 = load float* %window_group_15_val_46

]]></Node>
<StgValue><ssdm name="window_group_15_val_110"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:50  %window_group_15_val_114 = load float* %window_group_15_val_50

]]></Node>
<StgValue><ssdm name="window_group_15_val_114"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:54  %window_group_15_val_118 = load float* %window_group_15_val_54

]]></Node>
<StgValue><ssdm name="window_group_15_val_118"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:58  %window_group_15_val_122 = load float* %window_group_15_val_58

]]></Node>
<StgValue><ssdm name="window_group_15_val_122"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:62  %window_group_15_val_126 = load float* %window_group_15_val_62

]]></Node>
<StgValue><ssdm name="window_group_15_val_126"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
branch64:91  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %window_group_15_val_66, float %window_group_15_val_70, float %window_group_15_val_74, float %window_group_15_val_78, float %window_group_15_val_82, float %window_group_15_val_86, float %window_group_15_val_90, float %window_group_15_val_94, float %window_group_15_val_98, float %window_group_15_val_102, float %window_group_15_val_106, float %window_group_15_val_110, float %window_group_15_val_114, float %window_group_15_val_118, float %window_group_15_val_122, float %window_group_15_val_126, i4 %trunc_ln58)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:105  %tmp_10 = fcmp ogt float %tmp_8, %select_ln117_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="426" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:3  %window_group_0_val_3 = load float* %line_buff_group_val_7, align 4

]]></Node>
<StgValue><ssdm name="window_group_0_val_3"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:5  switch i4 %trunc_ln58, label %branch15 [
    i4 0, label %.branch64_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln58"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0  store float %window_group_0_val_3, float* %window_group_15_val_59

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0  store float %window_group_0_val_3, float* %window_group_15_val_55

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0  store float %window_group_0_val_3, float* %window_group_15_val_51

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  store float %window_group_0_val_3, float* %window_group_15_val_47

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store float %window_group_0_val_3, float* %window_group_15_val_43

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store float %window_group_0_val_3, float* %window_group_15_val_39

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store float %window_group_0_val_3, float* %window_group_15_val_35

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store float %window_group_0_val_3, float* %window_group_15_val_31

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store float %window_group_0_val_3, float* %window_group_15_val_27

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store float %window_group_0_val_3, float* %window_group_15_val_23

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store float %window_group_0_val_3, float* %window_group_15_val_19

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0  store float %window_group_0_val_3, float* %window_group_15_val_15

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0  store float %window_group_0_val_3, float* %window_group_15_val_11

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store float %window_group_0_val_3, float* %window_group_15_val_7

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.branch64_crit_edge:0  store float %window_group_0_val_3, float* %window_group_15_val_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
<literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0  store float %window_group_0_val_3, float* %window_group_15_val_63

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
branch64:92  %bitcast_ln117_3 = bitcast float %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117_3"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:93  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117_3, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="23" op_0_bw="32">
<![CDATA[
branch64:94  %trunc_ln117_3 = trunc i32 %bitcast_ln117_3 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32">
<![CDATA[
branch64:95  %bitcast_ln117_4 = bitcast float %select_ln117_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117_4"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:96  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="23" op_0_bw="32">
<![CDATA[
branch64:97  %trunc_ln117_4 = trunc i32 %bitcast_ln117_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117_4"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:98  %icmp_ln117_6 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117_6"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:99  %icmp_ln117_7 = icmp eq i23 %trunc_ln117_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_7"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:100  %or_ln117_3 = or i1 %icmp_ln117_7, %icmp_ln117_6

]]></Node>
<StgValue><ssdm name="or_ln117_3"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:101  %icmp_ln117_8 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117_8"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:102  %icmp_ln117_9 = icmp eq i23 %trunc_ln117_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_9"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:103  %or_ln117_4 = or i1 %icmp_ln117_9, %icmp_ln117_8

]]></Node>
<StgValue><ssdm name="or_ln117_4"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:104  %and_ln117_3 = and i1 %or_ln117_3, %or_ln117_4

]]></Node>
<StgValue><ssdm name="and_ln117_3"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:105  %tmp_10 = fcmp ogt float %tmp_8, %select_ln117_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:106  %and_ln117_4 = and i1 %and_ln117_3, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln117_4"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch64:107  %select_ln117_2 = select i1 %and_ln117_4, float %tmp_8, float %select_ln117_1

]]></Node>
<StgValue><ssdm name="select_ln117_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:3  %window_group_15_val_67 = load float* %window_group_15_val_3

]]></Node>
<StgValue><ssdm name="window_group_15_val_67"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:7  %window_group_15_val_71 = load float* %window_group_15_val_7

]]></Node>
<StgValue><ssdm name="window_group_15_val_71"/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:11  %window_group_15_val_75 = load float* %window_group_15_val_11

]]></Node>
<StgValue><ssdm name="window_group_15_val_75"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:15  %window_group_15_val_79 = load float* %window_group_15_val_15

]]></Node>
<StgValue><ssdm name="window_group_15_val_79"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:19  %window_group_15_val_83 = load float* %window_group_15_val_19

]]></Node>
<StgValue><ssdm name="window_group_15_val_83"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:23  %window_group_15_val_87 = load float* %window_group_15_val_23

]]></Node>
<StgValue><ssdm name="window_group_15_val_87"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:27  %window_group_15_val_91 = load float* %window_group_15_val_27

]]></Node>
<StgValue><ssdm name="window_group_15_val_91"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:31  %window_group_15_val_95 = load float* %window_group_15_val_31

]]></Node>
<StgValue><ssdm name="window_group_15_val_95"/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:35  %window_group_15_val_99 = load float* %window_group_15_val_35

]]></Node>
<StgValue><ssdm name="window_group_15_val_99"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:39  %window_group_15_val_103 = load float* %window_group_15_val_39

]]></Node>
<StgValue><ssdm name="window_group_15_val_103"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:43  %window_group_15_val_107 = load float* %window_group_15_val_43

]]></Node>
<StgValue><ssdm name="window_group_15_val_107"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:47  %window_group_15_val_111 = load float* %window_group_15_val_47

]]></Node>
<StgValue><ssdm name="window_group_15_val_111"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:51  %window_group_15_val_115 = load float* %window_group_15_val_51

]]></Node>
<StgValue><ssdm name="window_group_15_val_115"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:55  %window_group_15_val_119 = load float* %window_group_15_val_55

]]></Node>
<StgValue><ssdm name="window_group_15_val_119"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:59  %window_group_15_val_123 = load float* %window_group_15_val_59

]]></Node>
<StgValue><ssdm name="window_group_15_val_123"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch64:63  %window_group_15_val_127 = load float* %window_group_15_val_63

]]></Node>
<StgValue><ssdm name="window_group_15_val_127"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
branch64:108  %tmp_11 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %window_group_15_val_67, float %window_group_15_val_71, float %window_group_15_val_75, float %window_group_15_val_79, float %window_group_15_val_83, float %window_group_15_val_87, float %window_group_15_val_91, float %window_group_15_val_95, float %window_group_15_val_99, float %window_group_15_val_103, float %window_group_15_val_107, float %window_group_15_val_111, float %window_group_15_val_115, float %window_group_15_val_119, float %window_group_15_val_123, float %window_group_15_val_127, i4 %trunc_ln58)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
branch64:112  %bitcast_ln117_6 = bitcast float %select_ln117_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117_6"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:113  %tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="23" op_0_bw="32">
<![CDATA[
branch64:114  %trunc_ln117_6 = trunc i32 %bitcast_ln117_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117_6"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:118  %icmp_ln117_12 = icmp ne i8 %tmp_13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117_12"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:119  %icmp_ln117_13 = icmp eq i23 %trunc_ln117_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_13"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:122  %tmp_14 = fcmp ogt float %tmp_11, %select_ln117_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
branch64:109  %bitcast_ln117_5 = bitcast float %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln117_5"/></StgValue>
</operation>

<operation id="484" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch64:110  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln117_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="23" op_0_bw="32">
<![CDATA[
branch64:111  %trunc_ln117_5 = trunc i32 %bitcast_ln117_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln117_5"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch64:115  %icmp_ln117_10 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln117_10"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch64:116  %icmp_ln117_11 = icmp eq i23 %trunc_ln117_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln117_11"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:117  %or_ln117_5 = or i1 %icmp_ln117_11, %icmp_ln117_10

]]></Node>
<StgValue><ssdm name="or_ln117_5"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:120  %or_ln117_6 = or i1 %icmp_ln117_13, %icmp_ln117_12

]]></Node>
<StgValue><ssdm name="or_ln117_6"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:121  %and_ln117_5 = and i1 %or_ln117_5, %or_ln117_6

]]></Node>
<StgValue><ssdm name="and_ln117_5"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch64:122  %tmp_14 = fcmp ogt float %tmp_11, %select_ln117_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch64:123  %and_ln117_6 = and i1 %and_ln117_5, %tmp_14

]]></Node>
<StgValue><ssdm name="and_ln117_6"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch64:124  %select_ln117_3 = select i1 %and_ln117_6, float %tmp_11, float %select_ln117_2

]]></Node>
<StgValue><ssdm name="select_ln117_3"/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="5" op_6_bw="6" op_7_bw="32" op_8_bw="4" op_9_bw="4" op_10_bw="2" op_11_bw="1" op_12_bw="5" op_13_bw="6" op_14_bw="1">
<![CDATA[
branch64:128  call fastcc void @write_output(float %select_ln117_3, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i5 %tmp_id_V, i6 %tmp_dest_V, float* %outStream_V_data, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i1 %and_ln62_1)

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln23_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
branch64:129  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
