

================================================================
== Vivado HLS Report for 'test'
================================================================
* Date:           Fri Aug  3 15:12:53 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivado_hls_int_div
* Solution:       div2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   1.00|     3.312|        0.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      71|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     153|      37|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|      34|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     187|     123|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |test_sub_32ns_32nbkb_U1  |test_sub_32ns_32nbkb  |        0|      0|  153|  37|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  153|  37|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |p_neg_fu_38_p2  |     -    |      0|  0|  39|           1|          32|
    |ap_return       |  select  |      0|  0|  32|           1|          32|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  71|           2|          64|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   2|   0|    2|          0|
    |p_lshr_f_reg_94  |  31|   0|   31|          0|
    |tmp_3_reg_84     |   1|   0|    1|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  34|   0|   34|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     test     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     test     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     test     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     test     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     test     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     test     | return value |
|ap_return  | out |   32| ap_ctrl_hs |     test     | return value |
|a          |  in |   32|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind"   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_read, i32 31)" [test.cpp:4]   --->   Operation 4 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.78ns)   --->   "%p_neg = sub i32 0, %a_read" [test.cpp:4]   --->   Operation 5 'sub' 'p_neg' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [test.cpp:4]   --->   Operation 6 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_1 = zext i31 %p_lshr to i32" [test.cpp:4]   --->   Operation 7 'zext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.52ns)   --->   "%p_neg_t = sub i32 0, %tmp_1" [test.cpp:4]   --->   Operation 8 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.52> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %a_read, i32 1, i32 31)" [test.cpp:4]   --->   Operation 9 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:3]   --->   Operation 13 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (1.52ns)   --->   "%p_neg_t = sub i32 0, %tmp_1" [test.cpp:4]   --->   Operation 14 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.52> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = zext i31 %p_lshr_f to i32" [test.cpp:4]   --->   Operation 15 'zext' 'tmp_2' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.63ns)   --->   "%tmp = select i1 %tmp_3, i32 %p_neg_t, i32 %tmp_2" [test.cpp:4]   --->   Operation 16 'select' 'tmp' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret i32 %tmp" [test.cpp:4]   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read         ) [ 000]
tmp_3       (bitselect    ) [ 001]
p_neg       (sub          ) [ 000]
p_lshr      (partselect   ) [ 000]
tmp_1       (zext         ) [ 001]
p_lshr_f    (partselect   ) [ 001]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (spectopmodule) [ 000]
StgValue_13 (speclatency  ) [ 000]
p_neg_t     (sub          ) [ 000]
tmp_2       (zext         ) [ 000]
tmp         (select       ) [ 000]
StgValue_17 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="a_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_3_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="6" slack="0"/>
<pin id="34" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_neg_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_lshr_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="31" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="0" index="3" bw="6" slack="0"/>
<pin id="49" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="31" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="31" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_lshr_f_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="31" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="0" index="3" bw="6" slack="0"/>
<pin id="69" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="tmp_3_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="tmp_1_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="1"/>
<pin id="91" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="p_lshr_f_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="1"/>
<pin id="96" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="24" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="38" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="57"><net_src comp="44" pin="4"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="54" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="24" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="82"><net_src comp="58" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="74" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="87"><net_src comp="30" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="92"><net_src comp="54" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="97"><net_src comp="64" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: test : a | {1 }
  - Chain level:
	State 1
		p_lshr : 1
		tmp_1 : 2
		p_neg_t : 3
	State 2
		tmp : 1
		StgValue_17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    sub   |    p_neg_fu_38    |    0    |    39   |
|          |     grp_fu_58     |   153   |    37   |
|----------|-------------------|---------|---------|
|  select  |     tmp_fu_77     |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | a_read_read_fu_24 |    0    |    0    |
|----------|-------------------|---------|---------|
| bitselect|    tmp_3_fu_30    |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|    p_lshr_fu_44   |    0    |    0    |
|          |   p_lshr_f_fu_64  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_1_fu_54    |    0    |    0    |
|          |    tmp_2_fu_74    |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |   153   |   108   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_lshr_f_reg_94|   31   |
|  tmp_1_reg_89 |   32   |
|  tmp_3_reg_84 |    1   |
+---------------+--------+
|     Total     |   64   |
+---------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_58 |  p1  |   2  |  31  |   62   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   62   ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   153  |   108  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   217  |   117  |
+-----------+--------+--------+--------+
