-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Jan  6 23:21:09 2019
-- Host        : DESKTOP-UUQ2CPQ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/felip/Desktop/pansharpening_spp/pansharpening_spp.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl
-- Design      : blk_mem_gen_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_bindec : entity is "bindec";
end blk_mem_gen_1_bindec;

architecture STRUCTURE of blk_mem_gen_1_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_1_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(10),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(11),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(12),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(13),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(14),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(15),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => DOPADOP(0),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(2),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(3),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(4),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(5),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(6),
      O => douta(24)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(9),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7),
      O => douta(25)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(10),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0),
      O => douta(26)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(11),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(0),
      O => douta(27)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(12),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(1),
      O => douta(28)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(13),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(2),
      O => douta(29)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(2),
      O => douta(2)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(14),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(3),
      O => douta(30)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOBDO(15),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(4),
      O => douta(31)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => ram_douta(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(9),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(2),
      I1 => ena,
      I2 => sel_pipe(2),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\,
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_1_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"30C330C3F3F330C3C3F3FF00033CC3F3FF00033C00CFFF003CC300CFFF003CC3",
      INITP_01 => X"F0CC33F03FFF00C3F0CF3FFF00C3F0CFCF03FF3CF030CF03FF3CF03030C3F3F3",
      INITP_02 => X"3CCF3F3003CF3CCF3F3003CFCCC3CFF3FFCFCCC3CFF3FFCF0C30F0CC33F00C30",
      INITP_03 => X"FFCCFC3F3F00FFCC30F303CF003330F303CF0033333F3C0CF3C3333F3C0CF3C3",
      INITP_04 => X"3F3030C03C3FFF0CC03F3C3FFF0CC03FC0F330000F00C0F330000F00FC3F3F00",
      INITP_05 => X"03C333C0CFFC03C333C0CFFCC0CFCCF0F3C3C0CFCCF0F3C3FC3C3F3030C0FC3C",
      INITP_06 => X"FC303F0CCFC3FC30FF3C03F0FFC0FF3C03F0FFC03CFC03C3FF0F3CFC03C3FF0F",
      INITP_07 => X"F0F0C3303030F33C330F3030F33C330FCF0CCFC0FF33CF0CCFC0FF333F0CCFC3",
      INIT_00 => X"E3E378782C2C74746060CACA4646686851514C4CB1B1ABAB15151E1E6E6E9E9E",
      INIT_01 => X"51514C4CB1B1ABAB15151E1E6E6E9E9ECCCCD7D7C5C5B3B3989817179595EFEF",
      INIT_02 => X"CCCCD7D7C5C5B3B3989817179595EFEFE3E378782C2C74746060CACA46466868",
      INIT_03 => X"0808BEBEF3F30E0EC3C3CACA5F5F5D5D2626F6F63A3A9595696957576060E4E4",
      INIT_04 => X"2626F6F63A3A9595696957576060E4E4E5E5B9B97B7B41415252121271712222",
      INIT_05 => X"E5E5B9B97B7B414152521212717122220808BEBEF3F30E0EC3C3CACA5F5F5D5D",
      INIT_06 => X"1B1B7C7C6E6E62621313525208089191404013138787C8C8EEEE18186B6B4242",
      INIT_07 => X"404013138787C8C8EEEE18186B6B424232320B0B6262FCFC91914242D2D2DADA",
      INIT_08 => X"32320B0B6262FCFC91914242D2D2DADA1B1B7C7C6E6E62621313525208089191",
      INIT_09 => X"9797D8D83939B7B74040B1B1A7A709095F5F7A7A54543939A2A2A6A6A9A91F1F",
      INIT_0A => X"5F5F7A7A54543939A2A2A6A6A9A91F1F9E9E33332B2B4A4ABDBD828221218585",
      INIT_0B => X"9E9E33332B2B4A4ABDBD8282212185859797D8D83939B7B74040B1B1A7A70909",
      INIT_0C => X"2C2CE1E1ABAB3737A5A57373EFEF4D4DAFAF29296464D9D9CDCD92927B7BFBFB",
      INIT_0D => X"AFAF29296464D9D9CDCD92927B7BFBFB75751D1DBBBB1515898962628E8E3232",
      INIT_0E => X"75751D1DBBBB1515898962628E8E32322C2CE1E1ABAB3737A5A57373EFEF4D4D",
      INIT_0F => X"CBCB41413636AFAFCACA48488A8A9494E8E8FCFCC2C2ADAD1B1BA0A0BABA8585",
      INIT_10 => X"E8E8FCFCC2C2ADAD1B1BA0A0BABA8585A2A271712727252578787B7BABAB1414",
      INIT_11 => X"A2A271712727252578787B7BABAB1414CBCB41413636AFAFCACA48488A8A9494",
      INIT_12 => X"9696BCBCEBEBDDDD29297B7BBFBF646481810C0CEDED75755959AEAEE9E94848",
      INIT_13 => X"81810C0CEDED75755959AEAEE9E94848EEEE37378888C5C5DEDE4141B2B22626",
      INIT_14 => X"EEEE37378888C5C5DEDE4141B2B226269696BCBCEBEBDDDD29297B7BBFBF6464",
      INIT_15 => X"C2C22E2E8B8BD1D1D2D29898CCCC676787879090B1B17272C0C0CBCB75753737",
      INIT_16 => X"87879090B1B17272C0C0CBCB7575373760609393C9C99E9E7575E8E814142C2C",
      INIT_17 => X"60609393C9C99E9E7575E8E814142C2CC2C22E2E8B8BD1D1D2D29898CCCC6767",
      INIT_18 => X"7A7A6464F2F2363634348B8B6A6AA5A5A6A62B2BFBFB7878EDED2E2E6C6C1818",
      INIT_19 => X"A6A62B2BFBFB7878EDED2E2E6C6C18186F6F9A9A6969333375754F4F1F1F8484",
      INIT_1A => X"6F6F9A9A6969333375754F4F1F1F84847A7A6464F2F2363634348B8B6A6AA5A5",
      INIT_1B => X"88880E0EECEC43432626CDCD1010AAAA6666C8C8D5D5D4D466668787BDBD2E2E",
      INIT_1C => X"6666C8C8D5D5D4D466668787BDBD2E2E3C3CDDDD191974743F3F6A6A04046B6B",
      INIT_1D => X"3C3CDDDD191974743F3F6A6A04046B6B88880E0EECEC43432626CDCD1010AAAA",
      INIT_1E => X"6C6C2525A8A890902A2A00009494696967670000A4A4969680808B8B1B1B0505",
      INIT_1F => X"67670000A4A4969680808B8B1B1B05055050ECEC89893D3D82824D4D25251F1F",
      INIT_20 => X"5050ECEC89893D3D82824D4D25251F1F6C6C2525A8A890902A2A000094946969",
      INIT_21 => X"BDBD0E0E44443B3B050523239696CBCBDFDFA6A600001F1F9696BFBFA3A3F9F9",
      INIT_22 => X"DFDFA6A600001F1F9696BFBFA3A3F9F9E6E66161C0C0BDBD3C3C1717C9C93535",
      INIT_23 => X"E6E66161C0C0BDBD3C3C1717C9C93535BDBD0E0E44443B3B050523239696CBCB",
      INIT_24 => X"6A6A3D3D5C5CC1C17F7FB2B220201E1E424201018888191996969393B3B32F2F",
      INIT_25 => X"424201018888191996969393B3B32F2F6969020233337B7BD2D2BCBC1B1B4B4B",
      INIT_26 => X"6969020233337B7BD2D2BCBC1B1B4B4B6A6A3D3D5C5CC1C17F7FB2B220201E1E",
      INIT_27 => X"DFDFD6D6DDDD3A3AA4A499996E6E606022226E6E9797ECEC47477676E0E07A7A",
      INIT_28 => X"22226E6E9797ECEC47477676E0E07A7A868637378A8AEFEF14148B8BEDEDFFFF",
      INIT_29 => X"868637378A8AEFEF14148B8BEDEDFFFFDFDFD6D6DDDD3A3AA4A499996E6E6060",
      INIT_2A => X"A9A97E7E8686FEFE1D1D3232FCFC3E3EEAEAC8C89C9CE4E4C2C25252D6D65D5D",
      INIT_2B => X"EAEAC8C89C9CE4E4C2C25252D6D65D5D45456F6F5151E6E68D8DA0A0CDCD5A5A",
      INIT_2C => X"45456F6F5151E6E68D8DA0A0CDCD5A5AA9A97E7E8686FEFE1D1D3232FCFC3E3E",
      INIT_2D => X"A8A8E8E84B4B6868D4D4D3D30C0CEDED606013130303828259590909EAEA5555",
      INIT_2E => X"606013130303828259590909EAEA5555F1F1B3B3D1D1838367674E4E8D8D6868",
      INIT_2F => X"F1F1B3B3D1D1838367674E4E8D8D6868A8A8E8E84B4B6868D4D4D3D30C0CEDED",
      INIT_30 => X"7B7B6262F7F7BCBC2C2CD1D181811F1F14147A7A1B1B939369694A4ABEBED6D6",
      INIT_31 => X"14147A7A1B1B939369694A4ABEBED6D65858B1B12929C1C129294040D7D74747",
      INIT_32 => X"5858B1B12929C1C129294040D7D747477B7B6262F7F7BCBC2C2CD1D181811F1F",
      INIT_33 => X"525264645E5ED7D76C6CDFDFB3B37B7B9C9C4C4CD4D41A1A5959313150502424",
      INIT_34 => X"9C9C4C4CD4D41A1A59593131505024245C5C191908084242C1C1EBEBD0D05757",
      INIT_35 => X"5C5C191908084242C1C1EBEBD0D05757525264645E5ED7D76C6CDFDFB3B37B7B",
      INIT_36 => X"C3C392923434B2B24141C6C63F3F4545040419190707CECE0E0EFAFA1313B6B6",
      INIT_37 => X"040419190707CECE0E0EFAFA1313B6B69898D0D0DEDEB9B978781616C3C37373",
      INIT_38 => X"9898D0D0DEDEB9B978781616C3C37373C3C392923434B2B24141C6C63F3F4545",
      INIT_39 => X"E8E836361C1CDBDB5555848462626C6CC8C8F0F008088888E7E78C8C1F1F0000",
      INIT_3A => X"C8C8F0F008088888E7E78C8C1F1F0000C7C78888CCCC8E8E6A6A0E0E19191B1B",
      INIT_3B => X"C7C78888CCCC8E8E6A6A0E0E19191B1BE8E836361C1CDBDB5555848462626C6C",
      INIT_3C => X"5E5EC1C189896F6FD6D63A3AF9F93A3A28281F1FE9E9F5F5BCBCF2F2A0A08B8B",
      INIT_3D => X"28281F1FE9E9F5F5BCBCF2F2A0A08B8B2B2BA0A04D4D101083832525D4D40909",
      INIT_3E => X"2B2BA0A04D4D101083832525D4D409095E5EC1C189896F6FD6D63A3AF9F93A3A",
      INIT_3F => X"BFBFCECE5252E7E7686859591212C1C17777929288889B9BE8E8E5E50C0C4F4F",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"454F1D7E454F1D7E454F6A95454F6A9545553C7145553C714558D0714558D071",
      INIT_01 => X"455136FE455136FE454F720A454F720A454EFB13454EFB13454F9389454F9389",
      INIT_02 => X"455E02E8455E02E8455D21E5455D21E5455A040C455A040C455CC84F455CC84F",
      INIT_03 => X"45594B7745594B774559CE924559CE92455A5A88455A5A88455ACB9B455ACB9B",
      INIT_04 => X"4557F1684557F1684558835945588359455B4E12455B4E12455BBCC1455BBCC1",
      INIT_05 => X"4553C9BF4553C9BF45530BCE45530BCE4553CE524553CE52455494E7455494E7",
      INIT_06 => X"454F1D7E454F1D7E454F6A95454F6A9545553C7145553C714558D0714558D071",
      INIT_07 => X"455136FE455136FE454F720A454F720A454EFB13454EFB13454F9389454F9389",
      INIT_08 => X"455B6E90455B6E90455923A5455923A54556A9774556A9774559759B4559759B",
      INIT_09 => X"455AE48D455AE48D4558318F4558318F45597F6845597F684559801545598015",
      INIT_0A => X"4555AB664555AB66455770E3455770E3455A8273455A8273455C76CA455C76CA",
      INIT_0B => X"4555C3394555C3394553799D4553799D45539C9645539C964551BB9B4551BB9B",
      INIT_0C => X"454E35C6454E35C6454F85E6454F85E64552CEA34552CEA34556823645568236",
      INIT_0D => X"454CD6CE454CD6CE454A16B1454A16B1454E159C454E159C455053A7455053A7",
      INIT_0E => X"455B6E90455B6E90455923A5455923A54556A9774556A9774559759B4559759B",
      INIT_0F => X"455AE48D455AE48D4558318F4558318F45597F6845597F684559801545598015",
      INIT_10 => X"4555AB664555AB66455770E3455770E3455A8273455A8273455C76CA455C76CA",
      INIT_11 => X"4555C3394555C3394553799D4553799D45539C9645539C964551BB9B4551BB9B",
      INIT_12 => X"454E35C6454E35C6454F85E6454F85E64552CEA34552CEA34556823645568236",
      INIT_13 => X"454CD6CE454CD6CE454A16B1454A16B1454E159C454E159C455053A7455053A7",
      INIT_14 => X"455AEF6B455AEF6B45572970455729704558349345583493455EF906455EF906",
      INIT_15 => X"45599D2845599D28455B2CFF455B2CFF455D856D455D856D455AAE46455AAE46",
      INIT_16 => X"455728B8455728B84555175D4555175D455475CC455475CC455848D6455848D6",
      INIT_17 => X"45554533455545334553AFC94553AFC94552D4BA4552D4BA45528E8045528E80",
      INIT_18 => X"454EED60454EED60454CC9C9454CC9C9455107E0455107E0455336B0455336B0",
      INIT_19 => X"455399DA455399DA4550942C4550942C45507923455079234550F74C4550F74C",
      INIT_1A => X"455AEF6B455AEF6B45572970455729704558349345583493455EF906455EF906",
      INIT_1B => X"45599D2845599D28455B2CFF455B2CFF455D856D455D856D455AAE46455AAE46",
      INIT_1C => X"455728B8455728B84555175D4555175D455475CC455475CC455848D6455848D6",
      INIT_1D => X"45554533455545334553AFC94553AFC94552D4BA4552D4BA45528E8045528E80",
      INIT_1E => X"454EED60454EED60454CC9C9454CC9C9455107E0455107E0455336B0455336B0",
      INIT_1F => X"455399DA455399DA4550942C4550942C45507923455079234550F74C4550F74C",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 5) => addra(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ena_array(0),
      ENBWREN => ena_array(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"CC30C0030F3CCC30C3CCFF3F30C3C3CCFF3F30C3CC0C0F0CF03FCC0C0F0CF03F",
      INITP_01 => X"0F0300CC03CCC3030FCF03CCC3030FCFCC303FFF33F3CC303FFF33F3C0030F3C",
      INITP_02 => X"C3FF3C3F3CC3C3FF3C3F3CC300CCC03F033300CCC03F0333C03C0F0300CCC03C",
      INITP_03 => X"33F00FF0CC0F33F0FF0F3F3F330CFF0F3F3F330CF00FF0F33330F00FF0F33330",
      INITP_04 => X"03F0F33F3300FFCFC0033300FFCFC003F0303CC30F3CF0303CC30F3C0FF0CC0F",
      INITP_05 => X"300C3FFFFCFF300C3FFFFCFFF0F03CF0F333F0F03CF0F333CC0003F0F33FCC00",
      INITP_06 => X"0303F3C0CC0C030303C33033F0CC03C33033F0CCC30F3CC003F3C30F3CC003F3",
      INITP_07 => X"FCCF0FCC3FFCF3C0FF033FFCF3C0FF03FF033F3FFCC0FF033F3FFCC0F3C0CC0C",
      INIT_00 => X"ECECA7A76868E3E3525256567777646482823E3ECACA3131EEEEC5C5C4C4C0C0",
      INIT_01 => X"82823E3ECACA3131EEEEC5C5C4C4C0C006061818BDBDCECEF9F9151565654D4D",
      INIT_02 => X"06061818BDBDCECEF9F9151565654D4DECECA7A76868E3E35252565677776464",
      INIT_03 => X"5353E6E6B5B504044E4E0202333332324141131359594747ECEC3E3E84845E5E",
      INIT_04 => X"4141131359594747ECEC3E3E84845E5E02023838DDDD2E2E8C8C56565F5F5B5B",
      INIT_05 => X"02023838DDDD2E2E8C8C56565F5F5B5B5353E6E6B5B504044E4E020233333232",
      INIT_06 => X"F5F511117F7F0D0D80801515FCFC8B8B18187171E2E22A2AC3C3C9C9E0E0FFFF",
      INIT_07 => X"18187171E2E22A2AC3C3C9C9E0E0FFFF2323AEAE4848BBBB9393ABAB2D2D2222",
      INIT_08 => X"2323AEAE4848BBBB9393ABAB2D2D2222F5F511117F7F0D0D80801515FCFC8B8B",
      INIT_09 => X"A5A5383817178787E2E285858181646494944A4A0A0ABCBC1A1A72724B4BD2D2",
      INIT_0A => X"94944A4A0A0ABCBC1A1A72724B4BD2D20B0B50503535C7C73F3F4D4D9A9A5A5A",
      INIT_0B => X"0B0B50503535C7C73F3F4D4D9A9A5A5AA5A5383817178787E2E2858581816464",
      INIT_0C => X"1C1CDADA56563B3B828293934646A8A8E4E4A2A28A8A94944A4AE7E7AFAF7C7C",
      INIT_0D => X"E4E4A2A28A8A94944A4AE7E7AFAF7C7CD2D26060F3F3CDCDFCFC81810B0B7D7D",
      INIT_0E => X"D2D26060F3F3CDCDFCFC81810B0B7D7D1C1CDADA56563B3B828293934646A8A8",
      INIT_0F => X"828243432626C5C549491919BDBD2323A6A656562C2CABABA7A78686C0C03C3C",
      INIT_10 => X"A6A656562C2CABABA7A78686C0C03C3C6B6B86863B3B7373E5E58C8C16169090",
      INIT_11 => X"6B6B86863B3B7373E5E58C8C16169090828243432626C5C549491919BDBD2323",
      INIT_12 => X"6767565653532A2A2626444404042C2C7E7E67678989F9F9505008080707F4F4",
      INIT_13 => X"7E7E67678989F9F9505008080707F4F40C0C33333E3E4848A6A69A9A41412525",
      INIT_14 => X"0C0C33333E3E4848A6A69A9A414125256767565653532A2A2626444404042C2C",
      INIT_15 => X"A7A7D5D5FFFFA2A22626DDDDF4F46B6B1D1D737329299898F5F51616C2C20A0A",
      INIT_16 => X"1D1D737329299898F5F51616C2C20A0A1A1A38384F4F0909A2A224245454FBFB",
      INIT_17 => X"1A1A38384F4F0909A2A224245454FBFBA7A7D5D5FFFFA2A22626DDDDF4F46B6B",
      INIT_18 => X"8A8A7E7E3F3FBDBD7C7C3737636386861A1A171788884646B4B4DCDC1F1F2424",
      INIT_19 => X"1A1A171788884646B4B4DCDC1F1F2424DCDCE5E5C6C62121DADA4A4A0D0DD9D9",
      INIT_1A => X"DCDCE5E5C6C62121DADA4A4A0D0DD9D98A8A7E7E3F3FBDBD7C7C373763638686",
      INIT_1B => X"35357272EFEF60602E2EC5C5878732329F9F656527273D3D1313373733334242",
      INIT_1C => X"9F9F656527273D3D131337373333424217172D2DACACB0B0CACA59593535F6F6",
      INIT_1D => X"17172D2DACACB0B0CACA59593535F6F635357272EFEF60602E2EC5C587873232",
      INIT_1E => X"D2D25C5CA3A3BABA9E9E0202B9B90C0C24241111B6B6C0C036369797D9D98C8C",
      INIT_1F => X"24241111B6B6C0C036369797D9D98C8C6D6DB5B5C8C886866E6E4A4AA0A01010",
      INIT_20 => X"6D6DB5B5C8C886866E6E4A4AA0A01010D2D25C5CA3A3BABA9E9E0202B9B90C0C",
      INIT_21 => X"BEBE96965151ECEC9C9CE9E91C1CAAAA6E6E26266D6D1212D7D7A6A6E0E01A1A",
      INIT_22 => X"6E6E26266D6D1212D7D7A6A6E0E01A1A0404585811113E3E65651A1AE5E51414",
      INIT_23 => X"0404585811113E3E65651A1AE5E51414BEBE96965151ECEC9C9CE9E91C1CAAAA",
      INIT_24 => X"46460505C3C31D1D8686303004041717FEFE242460600B0BD6D6939375753A3A",
      INIT_25 => X"FEFE242460600B0BD6D6939375753A3A99995D5D9B9B9B9B08086262B0B03434",
      INIT_26 => X"99995D5D9B9B9B9B08086262B0B0343446460505C3C31D1D8686303004041717",
      INIT_27 => X"DFDF7878DCDC00009393B8B8F0F0DADA595941417C7C0C0CC7C7CCCC1E1E7373",
      INIT_28 => X"595941417C7C0C0CC7C7CCCC1E1E7373FEFEB1B1A3A3E2E2DBDBE7E7D9D92626",
      INIT_29 => X"FEFEB1B1A3A3E2E2DBDBE7E7D9D92626DFDF7878DCDC00009393B8B8F0F0DADA",
      INIT_2A => X"B6B60000E4E410104747D3D32323C4C44E4E7070D9D98D8D6969C4C40B0B7D7D",
      INIT_2B => X"4E4E7070D9D98D8D6969C4C40B0B7D7DBABA61610C0CFEFEC4C435353A3A8282",
      INIT_2C => X"BABA61610C0CFEFEC4C435353A3A8282B6B60000E4E410104747D3D32323C4C4",
      INIT_2D => X"29295D5D838371711919363620205A5A4E4E5959BABAD5D50707F9F9ADAD2525",
      INIT_2E => X"4E4E5959BABAD5D50707F9F9ADAD25256E6EECEC2E2E181890906C6C46461616",
      INIT_2F => X"6E6EECEC2E2E181890906C6C4646161629295D5D838371711919363620205A5A",
      INIT_30 => X"F8F8E8E81A1AECECC3C3CDCDF5F5444432321E1E838371716A6AE0E04E4E5E5E",
      INIT_31 => X"32321E1E838371716A6AE0E04E4E5E5EA8A89999CFCF0B0BB2B204043434B5B5",
      INIT_32 => X"A8A89999CFCF0B0BB2B204043434B5B5F8F8E8E81A1AECECC3C3CDCDF5F54444",
      INIT_33 => X"8686BABAF7F7FAFAA5A59797B5B5B5B55252C1C1BFBFD5D5C7C7B5B590905454",
      INIT_34 => X"5252C1C1BFBFD5D5C7C7B5B590905454E8E838384E4E5959FAFAA4A479792F2F",
      INIT_35 => X"E8E838384E4E5959FAFAA4A479792F2F8686BABAF7F7FAFAA5A59797B5B5B5B5",
      INIT_36 => X"87871515E5E5FAFA8A8A91918080D7D74343F2F2A7A77070D6D65959BCBC3232",
      INIT_37 => X"4343F2F2A7A77070D6D65959BCBC323285859393686856561818E1E11313F9F9",
      INIT_38 => X"85859393686856561818E1E11313F9F987871515E5E5FAFA8A8A91918080D7D7",
      INIT_39 => X"878744445B5B7B7B2323F2F2FCFC9C9C1212C1C1B2B24C4C49493D3DDADAB8B8",
      INIT_3A => X"1212C1C1B2B24C4C49493D3DDADAB8B892927A7AF4F4D6D69898F5F59F9F5B5B",
      INIT_3B => X"92927A7AF4F4D6D69898F5F59F9F5B5B878744445B5B7B7B2323F2F2FCFC9C9C",
      INIT_3C => X"28288080CECE2727A3A34A4A8E8E7E7EF1F123239B9BD1D11A1A5C5C93939696",
      INIT_3D => X"F1F123239B9BD1D11A1A5C5C939396966868E6E61D1DAEAE2121F9F95B5BACAC",
      INIT_3E => X"6868E6E61D1DAEAE2121F9F95B5BACAC28288080CECE2727A3A34A4A8E8E7E7E",
      INIT_3F => X"E4E48585E7E74A4AF8F84141A7A7DEDEA5A5E7E72D2D65650101909002026464",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \douta[16]\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[25]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5555565656565555575757575656555553535050505051515050505051515252",
      INIT_01 => X"5353505050505151505050505151525256565656545454545555545453535555",
      INIT_02 => X"5656565654545454555554545353555555555656565655555757575756565555",
      INIT_03 => X"5353545455555555585859595858565655555151505051515050515151515151",
      INIT_04 => X"5555515150505151505051515151515155555555545453535454545453535454",
      INIT_05 => X"5555555554545353545454545353545453535454555555555858595958585656",
      INIT_06 => X"53535454555556565757585858585858555551514F4F50505050515152525353",
      INIT_07 => X"555551514F4F5050505051515252535354545555555554545555555555555454",
      INIT_08 => X"5454555555555454555555555555545453535454555556565757585858585858",
      INIT_09 => X"5454555556565656555556565757575755555151515150505151515153535353",
      INIT_0A => X"5555515151515050515151515353535354545555545453535454555556565555",
      INIT_0B => X"5454555554545353545455555656555554545555565656565555565657575757",
      INIT_0C => X"5454565656565555555556565757555554545252515151515151515152525252",
      INIT_0D => X"5454525251515151515151515252525252525353525251515252565656565555",
      INIT_0E => X"5252535352525151525256565656555554545656565655555555565657575555",
      INIT_0F => X"5353545454545454555556565656555554545252525252525151515151515252",
      INIT_10 => X"5454525252525252515151515151525250505252525251515252545456565555",
      INIT_11 => X"5050525252525151525254545656555553535454545454545555565656565555",
      INIT_12 => X"5353545455555656575757575757575756565252525252525353525252525252",
      INIT_13 => X"5656525252525252535352525252525252525353525251515252555556565555",
      INIT_14 => X"5252535352525151525255555656555553535454555556565757575757575757",
      INIT_15 => X"5454535354545555575757575757585857575252525254545454555554545454",
      INIT_16 => X"5757525252525454545455555454545452525353525252525252555555555454",
      INIT_17 => X"5252535352525252525255555555545454545353545455555757575757575858",
      INIT_18 => X"5454535354545555565656565656575757575555555555555555545454545353",
      INIT_19 => X"5757555555555555555554545454535352525252525253535252555555555454",
      INIT_1A => X"5252525252525353525255555555545454545353545455555656565656565757",
      INIT_1B => X"5555545454545656575755555555565656565555555554545454535352525252",
      INIT_1C => X"5656555555555454545453535252525252525252525253535454565655555454",
      INIT_1D => X"5252525252525353545456565555545455555454545456565757555555555656",
      INIT_1E => X"5555565655555656565655555454545454545353535352525252515151515151",
      INIT_1F => X"5454535353535252525251515151515152525353535355555757585856565656",
      INIT_20 => X"5252535353535555575758585656565655555656555556565656555554545454",
      INIT_21 => X"5656555554545353535354545454525253535454545454545252515151515252",
      INIT_22 => X"5353545454545454525251515151525252525454565657575858585856565656",
      INIT_23 => X"5252545456565757585858585656565656565555545453535353545454545252",
      INIT_24 => X"5454535352525252535355555353525252525454555555555252525252525252",
      INIT_25 => X"5252545455555555525252525252525256565656565655555656565654545454",
      INIT_26 => X"5656565656565555565656565454545454545353525252525353555553535252",
      INIT_27 => X"5353535352525252525252525252515152525454555554545353535352525252",
      INIT_28 => X"5252545455555454535353535252525258585858565654545353535353535353",
      INIT_29 => X"5858585856565454535353535353535353535353525252525252525252525151",
      INIT_2A => X"5252525251515252515151515252515152525353535353535454545454545454",
      INIT_2B => X"5252535353535353545454545454545459595858575753535151515152525252",
      INIT_2C => X"5959585857575353515151515252525252525252515152525151515152525151",
      INIT_2D => X"5252515151515151505051515252515152525252525254545555545454545656",
      INIT_2E => X"5252525252525454555554545454565656565454545452525151515151515252",
      INIT_2F => X"5656545454545252515151515151525252525151515151515050515152525151",
      INIT_30 => X"5151505051515151505051515252525253535353545455555555545455555656",
      INIT_31 => X"5353535354545555555554545555565653535454535351515151515151515151",
      INIT_32 => X"5353545453535151515151515151515151515050515151515050515152525252",
      INIT_33 => X"5151505051515151515151515252525252525353545455555555555554545656",
      INIT_34 => X"5252535354545555555555555454565653535555545451515050515151515151",
      INIT_35 => X"5353555554545151505051515151515151515050515151515151515152525252",
      INIT_36 => X"5151515151515151525252525252535352525353545454545555555555555656",
      INIT_37 => X"5252535354545454555555555555565654545555555553535252515152525252",
      INIT_38 => X"5454555555555353525251515252525251515151515151515252525252525353",
      INIT_39 => X"5353525252525252535352525353535353535454545455555656555555555757",
      INIT_3A => X"5353545454545555565655555555575755555555545454545454525252525353",
      INIT_3B => X"5555555554545454545452525252535353535252525252525353525253535353",
      INIT_3C => X"5454545454545454545455555656555554545656565656565757565656565757",
      INIT_3D => X"5454565656565656575756565656575755555454545454545454525253535555",
      INIT_3E => X"5555545454545454545452525353555554545454545454545454555556565555",
      INIT_3F => X"5454545454545555555556565656565656565656565656565757575756565757",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => \douta[25]\(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \douta[26]\(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_01 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_02 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_03 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_04 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_05 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_06 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_07 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_08 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_09 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_0A => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_0B => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_0C => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_0D => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_0E => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_0F => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_10 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_11 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_12 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_13 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_14 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_15 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_16 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_17 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_18 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_19 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1A => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1B => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1C => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1D => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1E => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_1F => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_20 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_21 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_22 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_23 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_24 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_25 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_26 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_27 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_28 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_29 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2A => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2B => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2C => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2D => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2E => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_2F => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_30 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_31 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_32 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_33 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_34 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_35 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_36 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_37 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_38 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_39 => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3A => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3B => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3C => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3D => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3E => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_3F => X"0808080808080808080808080808080808080808080808080808080808080808",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 5) => B"00000000000",
      DIADI(4 downto 0) => dina(4 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_10\,
      DOADO(4 downto 0) => \douta[31]\(4 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_n_33\,
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_1_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOPADOP(0) => DOPADOP(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[16]\(7 downto 0) => \douta[16]\(7 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[25]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[25]\(7 downto 0) => \douta[25]\(7 downto 0),
      \douta[26]\(0) => \douta[26]\(0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(4 downto 0),
      \douta[31]\(4 downto 0) => \douta[31]\(4 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_ena_n_0 : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.blk_mem_gen_1_bindec
     port map (
      addra(2 downto 0) => addra(11 downto 9),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.blk_mem_gen_1_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_1\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(4) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(3) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(2) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(1) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_2\(0) => \ramloop[4].ram.r_n_4\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      DOBDO(15) => \ramloop[1].ram.r_n_16\,
      DOBDO(14) => \ramloop[1].ram.r_n_17\,
      DOBDO(13) => \ramloop[1].ram.r_n_18\,
      DOBDO(12) => \ramloop[1].ram.r_n_19\,
      DOBDO(11) => \ramloop[1].ram.r_n_20\,
      DOBDO(10) => \ramloop[1].ram.r_n_21\,
      DOBDO(9) => \ramloop[1].ram.r_n_22\,
      DOBDO(8) => \ramloop[1].ram.r_n_23\,
      DOBDO(7) => \ramloop[1].ram.r_n_24\,
      DOBDO(6) => \ramloop[1].ram.r_n_25\,
      DOBDO(5) => \ramloop[1].ram.r_n_26\,
      DOBDO(4) => \ramloop[1].ram.r_n_27\,
      DOBDO(3) => \ramloop[1].ram.r_n_28\,
      DOBDO(2) => \ramloop[1].ram.r_n_29\,
      DOBDO(1) => \ramloop[1].ram.r_n_30\,
      DOBDO(0) => \ramloop[1].ram.r_n_31\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(11 downto 9),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
ram_ena: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(11),
      I1 => ena,
      O => ram_ena_n_0
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_1_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ram_ena_n_0,
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      DOBDO(15) => \ramloop[1].ram.r_n_16\,
      DOBDO(14) => \ramloop[1].ram.r_n_17\,
      DOBDO(13) => \ramloop[1].ram.r_n_18\,
      DOBDO(12) => \ramloop[1].ram.r_n_19\,
      DOBDO(11) => \ramloop[1].ram.r_n_20\,
      DOBDO(10) => \ramloop[1].ram.r_n_21\,
      DOBDO(9) => \ramloop[1].ram.r_n_22\,
      DOBDO(8) => \ramloop[1].ram.r_n_23\,
      DOBDO(7) => \ramloop[1].ram.r_n_24\,
      DOBDO(6) => \ramloop[1].ram.r_n_25\,
      DOBDO(5) => \ramloop[1].ram.r_n_26\,
      DOBDO(4) => \ramloop[1].ram.r_n_27\,
      DOBDO(3) => \ramloop[1].ram.r_n_28\,
      DOBDO(2) => \ramloop[1].ram.r_n_29\,
      DOBDO(1) => \ramloop[1].ram.r_n_30\,
      DOBDO(0) => \ramloop[1].ram.r_n_31\,
      addra(8 downto 0) => addra(8 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      ena_array(0) => ena_array(4),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(17 downto 9),
      \douta[16]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[16]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[16]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[16]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[16]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[16]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[16]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[16]\(0) => \ramloop[2].ram.r_n_7\,
      ena => ram_ena_n_0,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(26 downto 18),
      \douta[25]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[25]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[25]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[25]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[25]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[25]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[25]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[25]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[26]\(0) => \ramloop[3].ram.r_n_8\,
      ena => ram_ena_n_0,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\blk_mem_gen_1_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      dina(4 downto 0) => dina(31 downto 27),
      \douta[31]\(4) => \ramloop[4].ram.r_n_0\,
      \douta[31]\(3) => \ramloop[4].ram.r_n_1\,
      \douta[31]\(2) => \ramloop[4].ram.r_n_2\,
      \douta[31]\(1) => \ramloop[4].ram.r_n_3\,
      \douta[31]\(0) => \ramloop[4].ram.r_n_4\,
      ena => ram_ena_n_0,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_1_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_1_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end blk_mem_gen_1_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_1_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "5";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     5.156183 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 2304;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 2304;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 2304;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 2304;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_1_blk_mem_gen_v8_4_1 : entity is "yes";
end blk_mem_gen_1_blk_mem_gen_v8_4_1;

architecture STRUCTURE of blk_mem_gen_1_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_1_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_1 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_1 : entity is "blk_mem_gen_1,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_1 : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end blk_mem_gen_1;

architecture STRUCTURE of blk_mem_gen_1 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "5";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "0";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.156183 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2304;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2304;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2304;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2304;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.blk_mem_gen_1_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
