$date
	Sun Oct 24 22:37:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ns
$end
$scope module pwm8b_tb $end
$scope module pwm_u $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var wire 8 # value_in [7:0] $end
$var wire 1 $ out $end
$var reg 8 % counter [7:0] $end
$var reg 8 & value [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 &
b0 %
1$
bx #
x"
0!
$end
#1
b1 %
1!
#2
0!
#3
b10 %
1!
#4
0!
#5
b11 %
1!
#6
0!
#7
b100 %
1!
#8
0!
#9
b101 %
1!
#10
0!
b0 #
1"
#11
0$
b0 &
b110 %
1!
#12
