# do lab4.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:20 on Feb 04,2019
# vlog -work work lab4.vo 
# -- Compiling module twos
# 
# Top level modules:
# 	twos
# End time: 15:16:20 on Feb 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:20 on Feb 04,2019
# vlog -work work Waveform2.vwf.vt 
# -- Compiling module twos_vlg_vec_tst
# 
# Top level modules:
# 	twos_vlg_vec_tst
# End time: 15:16:20 on Feb 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.twos_vlg_vec_tst 
# Start time: 15:16:21 on Feb 04,2019
# Loading work.twos_vlg_vec_tst
# Loading work.twos
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : Waveform2.vwf.vt(56)
#    Time: 10 us  Iteration: 0  Instance: /twos_vlg_vec_tst
# End time: 15:16:22 on Feb 04,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
