Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Oct 23 04:30:58 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/FIR_lab3/fir/fir/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2127)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (187)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2127)
---------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: araddr[10] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: araddr[11] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: araddr[5] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: araddr[6] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: araddr[7] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: araddr[8] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: araddr[9] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 81 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_WE_reg[3]/L7/G

 There are 47 register/latch pins with no clock driven by root clock pin: awaddr[0] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[10] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[11] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 47 register/latch pins with no clock driven by root clock pin: awaddr[1] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 47 register/latch pins with no clock driven by root clock pin: awaddr[2] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 47 register/latch pins with no clock driven by root clock pin: awaddr[3] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 44 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

arready_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[8] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awaddr[9] (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 82 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

arready_reg/G
awready_reg/G
convolution_en_reg/G
first_reg/G
next_config_reg_reg[0]__0/G
next_config_reg_reg[1]__0/G
next_config_reg_reg[2]__0/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G
tap_EN_reg/G
tap_WE_reg[3]/L7/G

 There are 43 register/latch pins with no clock driven by root clock pin: ss_tvalid (HIGH)

convolution_en_reg/G
first_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 43 register/latch pins with no clock driven by root clock pin: config_reg_reg[0]/Q (HIGH)

convolution_en_reg/G
first_reg/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 11 register/latch pins with no clock driven by root clock pin: config_reg_reg[1]/Q (HIGH)

convolution_en_reg/G
first_reg/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 11 register/latch pins with no clock driven by root clock pin: config_reg_reg[2]/Q (HIGH)

convolution_en_reg/G
first_reg/G
rvalid_reg/G
tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G

 There are 104 register/latch pins with no clock driven by root clock pin: convolution_en_reg/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
next_config_reg_reg[0]/G
next_config_reg_reg[1]/G
next_config_reg_reg[2]/G
next_tap_A_reg[2]/G
next_tap_A_reg[3]/G
next_tap_A_reg[4]/G
next_tap_A_reg[5]/G
read_stack_reg[0]/G
read_stack_reg[10]/G
read_stack_reg[11]/G
read_stack_reg[12]/G
read_stack_reg[13]/G
read_stack_reg[14]/G
read_stack_reg[15]/G
read_stack_reg[16]/G
read_stack_reg[17]/G
read_stack_reg[18]/G
read_stack_reg[19]/G
read_stack_reg[1]/G
read_stack_reg[20]/G
read_stack_reg[21]/G
read_stack_reg[22]/G
read_stack_reg[23]/G
read_stack_reg[24]/G
read_stack_reg[25]/G
read_stack_reg[26]/G
read_stack_reg[27]/G
read_stack_reg[28]/G
read_stack_reg[29]/G
read_stack_reg[2]/G
read_stack_reg[30]/G
read_stack_reg[31]/G
read_stack_reg[3]/G
read_stack_reg[4]/G
read_stack_reg[5]/G
read_stack_reg[6]/G
read_stack_reg[7]/G
read_stack_reg[8]/G
read_stack_reg[9]/G
sm_tlast_reg/G
write_stack_reg[0]/G
write_stack_reg[10]/G
write_stack_reg[11]/G
write_stack_reg[12]/G
write_stack_reg[13]/G
write_stack_reg[14]/G
write_stack_reg[15]/G
write_stack_reg[16]/G
write_stack_reg[17]/G
write_stack_reg[18]/G
write_stack_reg[19]/G
write_stack_reg[1]/G
write_stack_reg[20]/G
write_stack_reg[21]/G
write_stack_reg[22]/G
write_stack_reg[23]/G
write_stack_reg[24]/G
write_stack_reg[25]/G
write_stack_reg[26]/G
write_stack_reg[27]/G
write_stack_reg[28]/G
write_stack_reg[29]/G
write_stack_reg[2]/G
write_stack_reg[30]/G
write_stack_reg[31]/G
write_stack_reg[3]/G
write_stack_reg[4]/G
write_stack_reg[5]/G
write_stack_reg[6]/G
write_stack_reg[7]/G
write_stack_reg[8]/G
write_stack_reg[9]/G

 There are 101 register/latch pins with no clock driven by root clock pin: count_state_reg[0]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
next_config_reg_reg[0]/G
next_config_reg_reg[1]/G
next_config_reg_reg[2]/G
read_stack_reg[0]/G
read_stack_reg[10]/G
read_stack_reg[11]/G
read_stack_reg[12]/G
read_stack_reg[13]/G
read_stack_reg[14]/G
read_stack_reg[15]/G
read_stack_reg[16]/G
read_stack_reg[17]/G
read_stack_reg[18]/G
read_stack_reg[19]/G
read_stack_reg[1]/G
read_stack_reg[20]/G
read_stack_reg[21]/G
read_stack_reg[22]/G
read_stack_reg[23]/G
read_stack_reg[24]/G
read_stack_reg[25]/G
read_stack_reg[26]/G
read_stack_reg[27]/G
read_stack_reg[28]/G
read_stack_reg[29]/G
read_stack_reg[2]/G
read_stack_reg[30]/G
read_stack_reg[31]/G
read_stack_reg[3]/G
read_stack_reg[4]/G
read_stack_reg[5]/G
read_stack_reg[6]/G
read_stack_reg[7]/G
read_stack_reg[8]/G
read_stack_reg[9]/G
sm_tlast_reg/G
sm_tvalid_reg/G
write_stack_reg[0]/G
write_stack_reg[10]/G
write_stack_reg[11]/G
write_stack_reg[12]/G
write_stack_reg[13]/G
write_stack_reg[14]/G
write_stack_reg[15]/G
write_stack_reg[16]/G
write_stack_reg[17]/G
write_stack_reg[18]/G
write_stack_reg[19]/G
write_stack_reg[1]/G
write_stack_reg[20]/G
write_stack_reg[21]/G
write_stack_reg[22]/G
write_stack_reg[23]/G
write_stack_reg[24]/G
write_stack_reg[25]/G
write_stack_reg[26]/G
write_stack_reg[27]/G
write_stack_reg[28]/G
write_stack_reg[29]/G
write_stack_reg[2]/G
write_stack_reg[30]/G
write_stack_reg[31]/G
write_stack_reg[3]/G
write_stack_reg[4]/G
write_stack_reg[5]/G
write_stack_reg[6]/G
write_stack_reg[7]/G
write_stack_reg[8]/G
write_stack_reg[9]/G

 There are 73 register/latch pins with no clock driven by root clock pin: count_state_reg[1]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
next_config_reg_reg[0]/G
next_config_reg_reg[1]/G
next_config_reg_reg[2]/G
next_tap_A_reg[2]/G
next_tap_A_reg[3]/G
next_tap_A_reg[4]/G
next_tap_A_reg[5]/G
sm_tlast_reg/G
sm_tvalid_reg/G
write_stack_reg[0]/G
write_stack_reg[10]/G
write_stack_reg[11]/G
write_stack_reg[12]/G
write_stack_reg[13]/G
write_stack_reg[14]/G
write_stack_reg[15]/G
write_stack_reg[16]/G
write_stack_reg[17]/G
write_stack_reg[18]/G
write_stack_reg[19]/G
write_stack_reg[1]/G
write_stack_reg[20]/G
write_stack_reg[21]/G
write_stack_reg[22]/G
write_stack_reg[23]/G
write_stack_reg[24]/G
write_stack_reg[25]/G
write_stack_reg[26]/G
write_stack_reg[27]/G
write_stack_reg[28]/G
write_stack_reg[29]/G
write_stack_reg[2]/G
write_stack_reg[30]/G
write_stack_reg[31]/G
write_stack_reg[3]/G
write_stack_reg[4]/G
write_stack_reg[5]/G
write_stack_reg[6]/G
write_stack_reg[7]/G
write_stack_reg[8]/G
write_stack_reg[9]/G

 There are 101 register/latch pins with no clock driven by root clock pin: count_state_reg[2]/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
next_config_reg_reg[0]/G
next_config_reg_reg[1]/G
next_config_reg_reg[2]/G
read_stack_reg[0]/G
read_stack_reg[10]/G
read_stack_reg[11]/G
read_stack_reg[12]/G
read_stack_reg[13]/G
read_stack_reg[14]/G
read_stack_reg[15]/G
read_stack_reg[16]/G
read_stack_reg[17]/G
read_stack_reg[18]/G
read_stack_reg[19]/G
read_stack_reg[1]/G
read_stack_reg[20]/G
read_stack_reg[21]/G
read_stack_reg[22]/G
read_stack_reg[23]/G
read_stack_reg[24]/G
read_stack_reg[25]/G
read_stack_reg[26]/G
read_stack_reg[27]/G
read_stack_reg[28]/G
read_stack_reg[29]/G
read_stack_reg[2]/G
read_stack_reg[30]/G
read_stack_reg[31]/G
read_stack_reg[3]/G
read_stack_reg[4]/G
read_stack_reg[5]/G
read_stack_reg[6]/G
read_stack_reg[7]/G
read_stack_reg[8]/G
read_stack_reg[9]/G
sm_tlast_reg/G
sm_tvalid_reg/G
write_stack_reg[0]/G
write_stack_reg[10]/G
write_stack_reg[11]/G
write_stack_reg[12]/G
write_stack_reg[13]/G
write_stack_reg[14]/G
write_stack_reg[15]/G
write_stack_reg[16]/G
write_stack_reg[17]/G
write_stack_reg[18]/G
write_stack_reg[19]/G
write_stack_reg[1]/G
write_stack_reg[20]/G
write_stack_reg[21]/G
write_stack_reg[22]/G
write_stack_reg[23]/G
write_stack_reg[24]/G
write_stack_reg[25]/G
write_stack_reg[26]/G
write_stack_reg[27]/G
write_stack_reg[28]/G
write_stack_reg[29]/G
write_stack_reg[2]/G
write_stack_reg[30]/G
write_stack_reg[31]/G
write_stack_reg[3]/G
write_stack_reg[4]/G
write_stack_reg[5]/G
write_stack_reg[6]/G
write_stack_reg[7]/G
write_stack_reg[8]/G
write_stack_reg[9]/G

 There are 64 register/latch pins with no clock driven by root clock pin: first_reg/Q (HIGH)

data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
write_stack_reg[0]/G
write_stack_reg[10]/G
write_stack_reg[11]/G
write_stack_reg[12]/G
write_stack_reg[13]/G
write_stack_reg[14]/G
write_stack_reg[15]/G
write_stack_reg[16]/G
write_stack_reg[17]/G
write_stack_reg[18]/G
write_stack_reg[19]/G
write_stack_reg[1]/G
write_stack_reg[20]/G
write_stack_reg[21]/G
write_stack_reg[22]/G
write_stack_reg[23]/G
write_stack_reg[24]/G
write_stack_reg[25]/G
write_stack_reg[26]/G
write_stack_reg[27]/G
write_stack_reg[28]/G
write_stack_reg[29]/G
write_stack_reg[2]/G
write_stack_reg[30]/G
write_stack_reg[31]/G
write_stack_reg[3]/G
write_stack_reg[4]/G
write_stack_reg[5]/G
write_stack_reg[6]/G
write_stack_reg[7]/G
write_stack_reg[8]/G
write_stack_reg[9]/G

 There are 40 register/latch pins with no clock driven by root clock pin: state_reg/Q (HIGH)

tap_A_reg[0]/G
tap_A_reg[1]/G
tap_A_reg[2]/G
tap_A_reg[3]/G
tap_A_reg[4]/G
tap_A_reg[5]/G
tap_A_reg[6]/G
tap_A_reg[7]/G
tap_Di_reg[0]/G
tap_Di_reg[10]/G
tap_Di_reg[11]/G
tap_Di_reg[12]/G
tap_Di_reg[13]/G
tap_Di_reg[14]/G
tap_Di_reg[15]/G
tap_Di_reg[16]/G
tap_Di_reg[17]/G
tap_Di_reg[18]/G
tap_Di_reg[19]/G
tap_Di_reg[1]/G
tap_Di_reg[20]/G
tap_Di_reg[21]/G
tap_Di_reg[22]/G
tap_Di_reg[23]/G
tap_Di_reg[24]/G
tap_Di_reg[25]/G
tap_Di_reg[26]/G
tap_Di_reg[27]/G
tap_Di_reg[28]/G
tap_Di_reg[29]/G
tap_Di_reg[2]/G
tap_Di_reg[30]/G
tap_Di_reg[31]/G
tap_Di_reg[3]/G
tap_Di_reg[4]/G
tap_Di_reg[5]/G
tap_Di_reg[6]/G
tap_Di_reg[7]/G
tap_Di_reg[8]/G
tap_Di_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (187)
--------------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

arready_reg/D
awready_reg/D
awready_reg/PRE
convolution_en_reg/D
data_Di_reg[0]/D
data_Di_reg[10]/D
data_Di_reg[11]/D
data_Di_reg[12]/D
data_Di_reg[13]/D
data_Di_reg[14]/D
data_Di_reg[15]/D
data_Di_reg[16]/D
data_Di_reg[17]/D
data_Di_reg[18]/D
data_Di_reg[19]/D
data_Di_reg[1]/D
data_Di_reg[20]/D
data_Di_reg[21]/D
data_Di_reg[22]/D
data_Di_reg[23]/D
data_Di_reg[24]/D
data_Di_reg[25]/D
data_Di_reg[26]/D
data_Di_reg[27]/D
data_Di_reg[28]/D
data_Di_reg[29]/D
data_Di_reg[2]/D
data_Di_reg[30]/D
data_Di_reg[31]/D
data_Di_reg[3]/D
data_Di_reg[4]/D
data_Di_reg[5]/D
data_Di_reg[6]/D
data_Di_reg[7]/D
data_Di_reg[8]/D
data_Di_reg[9]/D
first_reg/D
next_config_reg_reg[0]__0/D
next_config_reg_reg[1]__0/D
next_config_reg_reg[2]__0/D
next_tap_A_reg[2]/D
next_tap_A_reg[3]/D
next_tap_A_reg[4]/D
next_tap_A_reg[5]/D
rdata_reg[0]/D
rdata_reg[10]/D
rdata_reg[11]/D
rdata_reg[12]/D
rdata_reg[13]/D
rdata_reg[14]/D
rdata_reg[15]/D
rdata_reg[16]/D
rdata_reg[17]/D
rdata_reg[18]/D
rdata_reg[19]/D
rdata_reg[1]/D
rdata_reg[20]/D
rdata_reg[21]/D
rdata_reg[22]/D
rdata_reg[23]/D
rdata_reg[24]/D
rdata_reg[25]/D
rdata_reg[26]/D
rdata_reg[27]/D
rdata_reg[28]/D
rdata_reg[29]/D
rdata_reg[2]/D
rdata_reg[30]/D
rdata_reg[31]/D
rdata_reg[3]/D
rdata_reg[4]/D
rdata_reg[5]/D
rdata_reg[6]/D
rdata_reg[7]/D
rdata_reg[8]/D
rdata_reg[9]/D
read_stack_reg[0]/D
read_stack_reg[10]/D
read_stack_reg[11]/D
read_stack_reg[12]/D
read_stack_reg[13]/D
read_stack_reg[14]/D
read_stack_reg[15]/D
read_stack_reg[16]/D
read_stack_reg[17]/D
read_stack_reg[18]/D
read_stack_reg[19]/D
read_stack_reg[1]/D
read_stack_reg[20]/D
read_stack_reg[21]/D
read_stack_reg[22]/D
read_stack_reg[23]/D
read_stack_reg[24]/D
read_stack_reg[25]/D
read_stack_reg[26]/D
read_stack_reg[27]/D
read_stack_reg[28]/D
read_stack_reg[29]/D
read_stack_reg[2]/D
read_stack_reg[30]/D
read_stack_reg[31]/D
read_stack_reg[3]/D
read_stack_reg[4]/D
read_stack_reg[5]/D
read_stack_reg[6]/D
read_stack_reg[7]/D
read_stack_reg[8]/D
read_stack_reg[9]/D
rvalid_reg/D
sm_tlast_reg/D
sm_tvalid_reg/CLR
sm_tvalid_reg/D
tap_A_reg[0]/D
tap_A_reg[1]/D
tap_A_reg[2]/D
tap_A_reg[3]/D
tap_A_reg[4]/D
tap_A_reg[5]/D
tap_A_reg[6]/D
tap_A_reg[7]/D
tap_Di_reg[0]/D
tap_Di_reg[10]/D
tap_Di_reg[11]/D
tap_Di_reg[12]/D
tap_Di_reg[13]/D
tap_Di_reg[14]/D
tap_Di_reg[15]/D
tap_Di_reg[16]/D
tap_Di_reg[17]/D
tap_Di_reg[18]/D
tap_Di_reg[19]/D
tap_Di_reg[1]/D
tap_Di_reg[20]/D
tap_Di_reg[21]/D
tap_Di_reg[22]/D
tap_Di_reg[23]/D
tap_Di_reg[24]/D
tap_Di_reg[25]/D
tap_Di_reg[26]/D
tap_Di_reg[27]/D
tap_Di_reg[28]/D
tap_Di_reg[29]/D
tap_Di_reg[2]/D
tap_Di_reg[30]/D
tap_Di_reg[31]/D
tap_Di_reg[3]/D
tap_Di_reg[4]/D
tap_Di_reg[5]/D
tap_Di_reg[6]/D
tap_Di_reg[7]/D
tap_Di_reg[8]/D
tap_Di_reg[9]/D
tap_EN_reg/D
tap_EN_reg/PRE
tap_WE_reg[3]/L7/D
write_stack_reg[0]/D
write_stack_reg[10]/D
write_stack_reg[11]/D
write_stack_reg[12]/D
write_stack_reg[13]/D
write_stack_reg[14]/D
write_stack_reg[15]/D
write_stack_reg[16]/D
write_stack_reg[17]/D
write_stack_reg[18]/D
write_stack_reg[19]/D
write_stack_reg[1]/D
write_stack_reg[20]/D
write_stack_reg[21]/D
write_stack_reg[22]/D
write_stack_reg[23]/D
write_stack_reg[24]/D
write_stack_reg[25]/D
write_stack_reg[26]/D
write_stack_reg[27]/D
write_stack_reg[28]/D
write_stack_reg[29]/D
write_stack_reg[2]/D
write_stack_reg[30]/D
write_stack_reg[31]/D
write_stack_reg[3]/D
write_stack_reg[4]/D
write_stack_reg[5]/D
write_stack_reg[6]/D
write_stack_reg[7]/D
write_stack_reg[8]/D
write_stack_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.679        0.000                      0                  123        0.148        0.000                      0                  123        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.679        0.000                      0                  123        0.148        0.000                      0                  123        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[31]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.285ns  (logic 11.586ns (75.799%)  route 3.699ns (24.201%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.926 r  sm_tdata_OBUF[31]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.544    sm_tdata0[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    13.851 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.651    sm_tdata_OBUF[31]
                                                                      r  sm_tdata_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.285 r  sm_tdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000    17.285    sm_tdata[31]
                                                                      r  sm_tdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[27]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 11.469ns (75.613%)  route 3.699ns (24.387%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.809 r  sm_tdata_OBUF[27]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.427    sm_tdata0[27]
                                                                      r  sm_tdata_OBUF[27]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    13.734 r  sm_tdata_OBUF[27]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.534    sm_tdata_OBUF[27]
                                                                      r  sm_tdata_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.168 r  sm_tdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000    17.168    sm_tdata[27]
                                                                      r  sm_tdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.168    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[30]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        15.038ns  (logic 11.505ns (76.506%)  route 3.533ns (23.494%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.851 r  sm_tdata_OBUF[31]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.303    sm_tdata0[30]
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.301    13.604 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.404    sm_tdata_OBUF[30]
                                                                      r  sm_tdata_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    17.038 r  sm_tdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000    17.038    sm_tdata[30]
                                                                      r  sm_tdata[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -17.038    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[29]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.984ns  (logic 11.591ns (77.355%)  route 3.393ns (22.645%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.932 r  sm_tdata_OBUF[31]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.244    sm_tdata0[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    13.550 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.350    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.984 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.984    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.984    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[23]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.938ns  (logic 11.248ns (75.297%)  route 3.690ns (24.703%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.565    sm_tdata_OBUF[19]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    11.872    sm_tdata_OBUF[19]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.248    sm_tdata_OBUF[19]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.579 r  sm_tdata_OBUF[23]_inst_i_2/O[3]
                         net (fo=1, unplaced)         0.618    13.197    sm_tdata0[23]
                                                                      r  sm_tdata_OBUF[23]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    13.504 r  sm_tdata_OBUF[23]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.304    sm_tdata_OBUF[23]
                                                                      r  sm_tdata_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.938 r  sm_tdata_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.938    sm_tdata[23]
                                                                      r  sm_tdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[26]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.921ns  (logic 11.388ns (76.321%)  route 3.533ns (23.679%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.734 r  sm_tdata_OBUF[27]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    13.186    sm_tdata0[26]
                                                                      r  sm_tdata_OBUF[26]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    13.487 r  sm_tdata_OBUF[26]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.287    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.921 r  sm_tdata_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.921    sm_tdata[26]
                                                                      r  sm_tdata[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.921    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[25]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 11.474ns (77.177%)  route 3.393ns (22.823%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.815 r  sm_tdata_OBUF[27]_inst_i_2/O[1]
                         net (fo=1, unplaced)         0.312    13.127    sm_tdata0[25]
                                                                      r  sm_tdata_OBUF[25]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.306    13.433 r  sm_tdata_OBUF[25]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.233    sm_tdata_OBUF[25]
                                                                      r  sm_tdata_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.867 r  sm_tdata_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.867    sm_tdata[25]
                                                                      r  sm_tdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.867    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[28]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.867ns  (logic 11.475ns (77.184%)  route 3.392ns (22.816%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  sm_tdata_OBUF[23]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.963    sm_tdata_OBUF[23]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.294 r  sm_tdata_OBUF[27]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.912    sm_tdata_OBUF[27]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[27]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.219 r  sm_tdata_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.219    sm_tdata_OBUF[27]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.595 r  sm_tdata_OBUF[27]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.595    sm_tdata_OBUF[27]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[31]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.827 r  sm_tdata_OBUF[31]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.138    sm_tdata0[28]
                                                                      r  sm_tdata_OBUF[28]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    13.433 r  sm_tdata_OBUF[28]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.233    sm_tdata_OBUF[28]
                                                                      r  sm_tdata_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.867 r  sm_tdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.867    sm_tdata[28]
                                                                      r  sm_tdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.867    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[24]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.750ns  (logic 11.358ns (77.003%)  route 3.392ns (22.997%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.837 r  sm_tdata_OBUF[19]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.009    10.846    sm_tdata_OBUF[19]_inst_i_7_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.177 r  sm_tdata_OBUF[23]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.795    sm_tdata_OBUF[23]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[23]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.102 r  sm_tdata_OBUF[23]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    12.102    sm_tdata_OBUF[23]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.478 r  sm_tdata_OBUF[23]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.478    sm_tdata_OBUF[23]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[27]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.710 r  sm_tdata_OBUF[27]_inst_i_2/O[0]
                         net (fo=1, unplaced)         0.311    13.021    sm_tdata0[24]
                                                                      r  sm_tdata_OBUF[24]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295    13.316 r  sm_tdata_OBUF[24]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.116    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.750 r  sm_tdata_OBUF[24]_inst/O
                         net (fo=0)                   0.000    16.750    sm_tdata[24]
                                                                      r  sm_tdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                  2.214    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 data_Do[16]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tdata[22]
                            (output port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (axis_clk rise@20.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.691ns  (logic 11.167ns (76.012%)  route 3.524ns (23.988%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1 OBUF=1)
  Input Delay:            2.000ns
  Output Delay:           1.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     2.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    data_Do_IBUF[16]
                                                                      r  sm_tdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     7.807 r  sm_tdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     7.862    sm_tdata1__0_n_109
                                                                      r  sm_tdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.380 r  sm_tdata1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.180    sm_tdata1__1_n_108
                                                                      r  sm_tdata_OBUF[19]_inst_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.304 r  sm_tdata_OBUF[19]_inst_i_10/O
                         net (fo=1, unplaced)         0.000    10.304    sm_tdata_OBUF[19]_inst_i_10_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.947 r  sm_tdata_OBUF[19]_inst_i_7/O[3]
                         net (fo=1, unplaced)         0.618    11.565    sm_tdata_OBUF[19]_inst_i_7_n_7
                                                                      r  sm_tdata_OBUF[19]_inst_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.872 r  sm_tdata_OBUF[19]_inst_i_3/O
                         net (fo=1, unplaced)         0.000    11.872    sm_tdata_OBUF[19]_inst_i_3_n_3
                                                                      r  sm_tdata_OBUF[19]_inst_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.248 r  sm_tdata_OBUF[19]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.248    sm_tdata_OBUF[19]_inst_i_2_n_3
                                                                      r  sm_tdata_OBUF[23]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.504 r  sm_tdata_OBUF[23]_inst_i_2/O[2]
                         net (fo=1, unplaced)         0.452    12.956    sm_tdata0[22]
                                                                      r  sm_tdata_OBUF[22]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.301    13.257 r  sm_tdata_OBUF[22]_inst_i_1/O
                         net (fo=2, unplaced)         0.800    14.057    sm_tdata_OBUF[22]
                                                                      r  sm_tdata_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    16.691 r  sm_tdata_OBUF[22]_inst/O
                         net (fo=0)                   0.000    16.691    sm_tdata[22]
                                                                      r  sm_tdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -1.000    18.965    
  -------------------------------------------------------------------
                         required time                         18.965    
                         arrival time                         -16.691    
  -------------------------------------------------------------------
                         slack                                  2.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            n_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  n_reg[4]/Q
                         net (fo=8, unplaced)         0.147     0.972    n[4]
                                                                      r  n[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.070 r  n[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    n[4]_i_1_n_3
                         FDRE                                         r  n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    n_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 temp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.245ns (54.718%)  route 0.203ns (45.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[31]/Q
                         net (fo=2, unplaced)         0.203     1.027    temp[31]
                                                                      r  sm_tdata_OBUF[31]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.125 r  sm_tdata_OBUF[31]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.125    sm_tdata_OBUF[31]
                         FDRE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[0]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[0]
                                                                      r  sm_tdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[0]
                         FDRE                                         r  temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[10]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[10]
                                                                      r  sm_tdata_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[10]
                         FDRE                                         r  temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[11]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[11]
                                                                      r  sm_tdata_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[11]
                         FDRE                                         r  temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[12]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[12]
                                                                      r  sm_tdata_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[12]
                         FDRE                                         r  temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[12]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[13]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[13]
                                                                      r  sm_tdata_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[13]
                         FDRE                                         r  temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[14]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[14]
                                                                      r  sm_tdata_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[14]
                         FDRE                                         r  temp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[15]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[15]
                                                                      r  sm_tdata_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[15]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[15]
                         FDRE                                         r  temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 temp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            temp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.245ns (54.360%)  route 0.206ns (45.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  temp_reg[16]/Q
                         net (fo=3, unplaced)         0.206     1.030    temp[16]
                                                                      r  sm_tdata_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.128 r  sm_tdata_OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.128    sm_tdata_OBUF[16]
                         FDRE                                         r  temp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[16]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    temp_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               config_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               config_reg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000               config_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               count_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               count_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               count_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               n_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               n_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000               n_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500               config_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500               config_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500               config_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500               config_reg_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         15.000      14.500               config_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         15.000      14.500               config_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500               count_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500               count_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500               count_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500               count_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                config_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                config_reg_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500                config_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                count_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                count_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                count_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                count_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.281ns (67.053%)  route 2.104ns (32.947%))
  Logic Levels:           4  (LDCE=2 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.528     1.153    convolution_en
                                                                      f  sm_tvalid_reg_i_3/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.277 r  sm_tvalid_reg_i_3/O
                         net (fo=1, unplaced)         0.776     2.053    sm_tvalid_reg_i_3_n_3
                                                                      r  sm_tvalid_reg/CLR
                         LDCE (SetClr_ldce_CLR_Q)     0.898     2.951 f  sm_tvalid_reg/Q
                         net (fo=1, unplaced)         0.800     3.751    sm_tvalid_OBUF
                                                                      f  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.385 f  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     6.385    sm_tvalid
                                                                      f  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 first_reg/G
                            (positive level-sensitive latch)
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 3.484ns (58.044%)  route 2.519ns (41.956%))
  Logic Levels:           4  (BUFG=1 LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  first_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  first_reg/Q
                         net (fo=4, unplaced)         1.135     1.760    first
                                                                      r  data_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.884 r  data_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.684    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.785 r  data_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.369    data_WE_OBUF_BUFG[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.003 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.003    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 first_reg/G
                            (positive level-sensitive latch)
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 3.484ns (58.044%)  route 2.519ns (41.956%))
  Logic Levels:           4  (BUFG=1 LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  first_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  first_reg/Q
                         net (fo=4, unplaced)         1.135     1.760    first
                                                                      r  data_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.884 r  data_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.684    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.785 r  data_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.369    data_WE_OBUF_BUFG[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.003 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.003    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 first_reg/G
                            (positive level-sensitive latch)
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 3.484ns (58.044%)  route 2.519ns (41.956%))
  Logic Levels:           4  (BUFG=1 LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  first_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  first_reg/Q
                         net (fo=4, unplaced)         1.135     1.760    first
                                                                      r  data_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.884 r  data_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.684    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.785 r  data_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.369    data_WE_OBUF_BUFG[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.003 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.003    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 first_reg/G
                            (positive level-sensitive latch)
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.003ns  (logic 3.484ns (58.044%)  route 2.519ns (41.956%))
  Logic Levels:           4  (BUFG=1 LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  first_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  first_reg/Q
                         net (fo=4, unplaced)         1.135     1.760    first
                                                                      r  data_WE_OBUF_BUFG[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.884 r  data_WE_OBUF_BUFG[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.684    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF_BUFG[0]_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.785 r  data_WE_OBUF_BUFG[0]_inst/O
                         net (fo=36, unplaced)        0.584     3.369    data_WE_OBUF_BUFG[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.003 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.003    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.226ns  (logic 3.383ns (64.741%)  route 1.843ns (35.259%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        1.043     1.668    convolution_en
                                                                      r  sm_tdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.792 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     2.592    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.226 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.226    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.226ns  (logic 3.383ns (64.741%)  route 1.843ns (35.259%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        1.043     1.668    convolution_en
                                                                      r  sm_tdata_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.792 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     2.592    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.226 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.226    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.226ns  (logic 3.383ns (64.741%)  route 1.843ns (35.259%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        1.043     1.668    convolution_en
                                                                      r  sm_tdata_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.792 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     2.592    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.226 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.226    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.226ns  (logic 3.383ns (64.741%)  route 1.843ns (35.259%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        1.043     1.668    convolution_en
                                                                      r  sm_tdata_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.792 r  sm_tdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     2.592    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.226 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.226    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.226ns  (logic 3.383ns (64.741%)  route 1.843ns (35.259%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        1.043     1.668    convolution_en
                                                                      r  sm_tdata_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.792 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     2.592    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.226 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.226    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            sm_tlast_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.178ns (50.616%)  route 0.174ns (49.384%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.174     0.352    convolution_en
                         LDCE                                         r  sm_tlast_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[12]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[12]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[12]
                                                                      r  write_stack_reg[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[12]_i_1_n_3
                         LDCE                                         r  write_stack_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[14]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[14]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[14]
                                                                      r  write_stack_reg[14]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[14]_i_1_n_3
                         LDCE                                         r  write_stack_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[16]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[16]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[16]
                                                                      r  write_stack_reg[16]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[16]_i_1_n_3
                         LDCE                                         r  write_stack_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[18]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[18]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[18]
                                                                      r  write_stack_reg[18]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[18]_i_1_n_3
                         LDCE                                         r  write_stack_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[20]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[20]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[20]
                                                                      r  write_stack_reg[20]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[20]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[20]_i_1_n_3
                         LDCE                                         r  write_stack_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[22]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[22]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[22]
                                                                      r  write_stack_reg[22]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[22]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[22]_i_1_n_3
                         LDCE                                         r  write_stack_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[24]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[24]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[24]
                                                                      r  write_stack_reg[24]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[24]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[24]_i_1_n_3
                         LDCE                                         r  write_stack_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[26]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[26]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[26]
                                                                      r  write_stack_reg[26]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[26]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[26]_i_1_n_3
                         LDCE                                         r  write_stack_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_stack_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            write_stack_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.204ns (34.919%)  route 0.380ns (65.081%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  read_stack_reg[28]/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  read_stack_reg[28]/Q
                         net (fo=1, unplaced)         0.380     0.541    read_stack[28]
                                                                      r  write_stack_reg[28]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.043     0.584 r  write_stack_reg[28]_i_1/O
                         net (fo=1, unplaced)         0.000     0.584    write_stack_reg[28]_i_1_n_3
                         LDCE                                         r  write_stack_reg[28]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[10]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tap_EN_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.907ns  (logic 1.370ns (35.053%)  route 2.538ns (64.947%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    awaddr_IBUF[10]
                                                                      r  awready_reg_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     3.921 r  awready_reg_i_7/O
                         net (fo=2, unplaced)         0.460     4.381    awready_reg_i_7_n_3
                                                                      r  awready_reg_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.505 f  awready_reg_i_3/O
                         net (fo=52, unplaced)        0.502     5.007    tap_EN1
                                                                      f  tap_EN_reg_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.131 f  tap_EN_reg_i_1/O
                         net (fo=1, unplaced)         0.776     5.907    tap_EN_reg_i_1_n_3
                         LDPE                                         f  tap_EN_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tap_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.767ns  (logic 1.344ns (35.666%)  route 2.424ns (64.334%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.495     5.643    arready_reg_i_3_n_3
                                                                      f  tap_A_reg[5]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     5.767 r  tap_A_reg[5]_i_1/O
                         net (fo=1, unplaced)         0.000     5.767    tap_A_reg[5]_i_1_n_3
                         LDCE                                         r  tap_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rvalid_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.759ns  (logic 1.336ns (35.529%)  route 2.424ns (64.471%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.495     5.643    arready_reg_i_3_n_3
                                                                      f  rvalid_reg_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.116     5.759 r  rvalid_reg_i_1/O
                         net (fo=1, unplaced)         0.000     5.759    rvalid_reg_i_1_n_3
                         LDCE                                         r  rvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tap_WE_reg[3]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.745ns  (logic 1.494ns (39.880%)  route 2.252ns (60.120%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 f  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                                                                      f  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 f  awaddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    awaddr_IBUF[10]
                                                                      f  awready_reg_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     3.921 f  awready_reg_i_7/O
                         net (fo=2, unplaced)         0.460     4.381    awready_reg_i_7_n_3
                                                                      f  awready_reg_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.505 r  awready_reg_i_3/O
                         net (fo=52, unplaced)        0.532     5.037    tap_EN1
                                                                      r  tap_WE_reg[3]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     5.161 f  tap_WE_reg[3]_i_2/O
                         net (fo=2, unplaced)         0.460     5.621    tap_WE_reg[3]/CLR
                                                                      f  tap_WE_reg[3]/L3_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     5.745 r  tap_WE_reg[3]/L3_1/O
                         net (fo=1, unplaced)         0.000     5.745    tap_WE_reg[3]/D0
                         LDCE                                         r  tap_WE_reg[3]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 1.344ns (35.952%)  route 2.394ns (64.048%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.465     5.613    arready_reg_i_3_n_3
                                                                      f  rdata_reg[1]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.737 r  rdata_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.737    rdata_reg[1]_i_1_n_3
                         LDCE                                         r  rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 1.344ns (35.952%)  route 2.394ns (64.048%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.465     5.613    arready_reg_i_3_n_3
                                                                      f  rdata_reg[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     5.737 r  rdata_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.737    rdata_reg[2]_i_1_n_3
                         LDCE                                         r  rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tap_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 1.344ns (35.952%)  route 2.394ns (64.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.465     5.613    arready_reg_i_3_n_3
                                                                      f  tap_A_reg[2]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  tap_A_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     5.737    tap_A_reg[2]_i_1_n_3
                         LDCE                                         r  tap_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tap_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 1.344ns (35.952%)  route 2.394ns (64.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.465     5.613    arready_reg_i_3_n_3
                                                                      f  tap_A_reg[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     5.737 r  tap_A_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.737    tap_A_reg[3]_i_1_n_3
                         LDCE                                         r  tap_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[9]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            tap_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.737ns  (logic 1.344ns (35.952%)  route 2.394ns (64.048%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     2.000    araddr[9]
                                                                      r  araddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  araddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     3.771    araddr_IBUF[9]
                                                                      r  awready_reg_i_8/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     3.895 r  awready_reg_i_8/O
                         net (fo=3, unplaced)         1.129     5.024    awready_reg_i_8_n_3
                                                                      r  arready_reg_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.148 f  arready_reg_i_3/O
                         net (fo=11, unplaced)        0.465     5.613    arready_reg_i_3_n_3
                                                                      f  tap_A_reg[4]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.737 r  tap_A_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     5.737    tap_A_reg[4]_i_1_n_3
                         LDCE                                         r  tap_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            awready_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.364ns  (logic 1.246ns (37.025%)  route 2.119ns (62.975%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     2.000    awaddr[10]
                                                                      r  awaddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     2.972 r  awaddr_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.800     3.771    awaddr_IBUF[10]
                                                                      r  awready_reg_i_7/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     3.921 r  awready_reg_i_7/O
                         net (fo=2, unplaced)         0.460     4.381    awready_reg_i_7_n_3
                                                                      r  awready_reg_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.505 f  awready_reg_i_3/O
                         net (fo=52, unplaced)        0.859     5.364    tap_EN1
                         LDPE                                         f  awready_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            next_tap_A_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.147ns (48.588%)  route 0.156ns (51.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  n_reg[5]/Q
                         net (fo=7, unplaced)         0.156     0.980    n[5]
                         LDCE                                         r  next_tap_A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            next_tap_A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.147ns (48.386%)  route 0.157ns (51.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  n_reg[2]/Q
                         net (fo=8, unplaced)         0.157     0.981    n[2]
                         LDCE                                         r  next_tap_A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            next_tap_A_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.147ns (48.386%)  route 0.157ns (51.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  n_reg[3]/Q
                         net (fo=8, unplaced)         0.157     0.981    n[3]
                         LDCE                                         r  next_tap_A_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            next_tap_A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.147ns (48.386%)  route 0.157ns (51.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  n_reg[4]/Q
                         net (fo=8, unplaced)         0.157     0.981    n[4]
                         LDCE                                         r  next_tap_A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 config_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            convolution_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  config_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    config_reg_reg_n_3_[0]
                                                                      r  convolution_en_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  convolution_en_reg_i_1/O
                         net (fo=8, unplaced)         0.000     1.061    tap_A123_out
                         LDCE                                         r  convolution_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 config_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            first_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  config_reg_reg[0]/Q
                         net (fo=3, unplaced)         0.139     0.963    config_reg_reg_n_3_[0]
                                                                      r  convolution_en_reg_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.061 r  convolution_en_reg_i_1/O
                         net (fo=8, unplaced)         0.000     1.061    tap_A123_out
                         LDCE                                         r  first_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sm_tvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  n_reg[3]/Q
                         net (fo=8, unplaced)         0.147     0.972    n[3]
                                                                      r  sm_tvalid_reg_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.070 r  sm_tvalid_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    sm_tvalid_reg_i_1_n_3
                         LDCE                                         r  sm_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_Di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.245ns (58.460%)  route 0.174ns (41.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_state_reg[1]/Q
                         net (fo=111, unplaced)       0.174     0.999    count_state_reg_n_3_[1]
                                                                      f  data_Di_reg[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.097 r  data_Di_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    data_Di_reg[0]_i_1_n_3
                         LDCE                                         r  data_Di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_Di_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.245ns (58.460%)  route 0.174ns (41.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_state_reg[1]/Q
                         net (fo=111, unplaced)       0.174     0.999    count_state_reg_n_3_[1]
                                                                      f  data_Di_reg[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.097 r  data_Di_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    data_Di_reg[10]_i_1_n_3
                         LDCE                                         r  data_Di_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_Di_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.245ns (58.460%)  route 0.174ns (41.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 f  count_state_reg[1]/Q
                         net (fo=111, unplaced)       0.174     0.999    count_state_reg_n_3_[1]
                                                                      f  data_Di_reg[11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.097 r  data_Di_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.097    data_Di_reg[11]_i_1_n_3
                         LDCE                                         r  data_Di_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_A_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            n_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 0.997ns (28.284%)  route 2.528ns (71.716%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tap_A_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tap_A_reg[7]/Q
                         net (fo=2, unplaced)         1.122     1.747    tap_A_OBUF[7]
                                                                      f  n[5]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.871 f  n[5]_i_7/O
                         net (fo=1, unplaced)         0.449     2.320    n[5]_i_7_n_3
                                                                      f  n[5]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.444 r  n[5]_i_4/O
                         net (fo=2, unplaced)         0.460     2.904    n[5]_i_4_n_3
                                                                      r  n[5]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.028 r  n[5]_i_2/O
                         net (fo=4, unplaced)         0.497     3.525    n[5]_i_2_n_3
                         FDRE                                         r  n_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[2]/C

Slack:                    inf
  Source:                 tap_A_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            n_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 0.997ns (28.284%)  route 2.528ns (71.716%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tap_A_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tap_A_reg[7]/Q
                         net (fo=2, unplaced)         1.122     1.747    tap_A_OBUF[7]
                                                                      f  n[5]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.871 f  n[5]_i_7/O
                         net (fo=1, unplaced)         0.449     2.320    n[5]_i_7_n_3
                                                                      f  n[5]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.444 r  n[5]_i_4/O
                         net (fo=2, unplaced)         0.460     2.904    n[5]_i_4_n_3
                                                                      r  n[5]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.028 r  n[5]_i_2/O
                         net (fo=4, unplaced)         0.497     3.525    n[5]_i_2_n_3
                         FDRE                                         r  n_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[3]/C

Slack:                    inf
  Source:                 tap_A_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            n_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 0.997ns (28.284%)  route 2.528ns (71.716%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tap_A_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tap_A_reg[7]/Q
                         net (fo=2, unplaced)         1.122     1.747    tap_A_OBUF[7]
                                                                      f  n[5]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.871 f  n[5]_i_7/O
                         net (fo=1, unplaced)         0.449     2.320    n[5]_i_7_n_3
                                                                      f  n[5]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.444 r  n[5]_i_4/O
                         net (fo=2, unplaced)         0.460     2.904    n[5]_i_4_n_3
                                                                      r  n[5]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.028 r  n[5]_i_2/O
                         net (fo=4, unplaced)         0.497     3.525    n[5]_i_2_n_3
                         FDRE                                         r  n_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[4]/C

Slack:                    inf
  Source:                 tap_A_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            n_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 0.997ns (28.284%)  route 2.528ns (71.716%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tap_A_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tap_A_reg[7]/Q
                         net (fo=2, unplaced)         1.122     1.747    tap_A_OBUF[7]
                                                                      f  n[5]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.871 f  n[5]_i_7/O
                         net (fo=1, unplaced)         0.449     2.320    n[5]_i_7_n_3
                                                                      f  n[5]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.444 r  n[5]_i_4/O
                         net (fo=2, unplaced)         0.460     2.904    n[5]_i_4_n_3
                                                                      r  n[5]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.028 r  n[5]_i_2/O
                         net (fo=4, unplaced)         0.497     3.525    n[5]_i_2_n_3
                         FDRE                                         r  n_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[5]/C

Slack:                    inf
  Source:                 tap_A_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            count_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.028ns  (logic 0.997ns (32.926%)  route 2.031ns (67.074%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  tap_A_reg[7]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  tap_A_reg[7]/Q
                         net (fo=2, unplaced)         1.122     1.747    tap_A_OBUF[7]
                                                                      f  n[5]_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.871 f  n[5]_i_7/O
                         net (fo=1, unplaced)         0.449     2.320    n[5]_i_7_n_3
                                                                      f  n[5]_i_4/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     2.444 r  n[5]_i_4/O
                         net (fo=2, unplaced)         0.460     2.904    n[5]_i_4_n_3
                                                                      r  count_state[2]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     3.028 r  count_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.028    count_state[2]_i_1_n_3
                         FDRE                                         r  count_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_state_reg[2]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            n_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.749ns (35.992%)  route 1.332ns (64.008%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.528     1.153    convolution_en
                                                                      f  n[5]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.277 r  n[5]_i_1/O
                         net (fo=5, unplaced)         0.804     2.081    count_state
                         FDRE                                         r  n_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[2]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            n_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.749ns (35.992%)  route 1.332ns (64.008%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.528     1.153    convolution_en
                                                                      f  n[5]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.277 r  n[5]_i_1/O
                         net (fo=5, unplaced)         0.804     2.081    count_state
                         FDRE                                         r  n_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[3]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            n_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.749ns (35.992%)  route 1.332ns (64.008%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.528     1.153    convolution_en
                                                                      f  n[5]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.277 r  n[5]_i_1/O
                         net (fo=5, unplaced)         0.804     2.081    count_state
                         FDRE                                         r  n_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[4]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            n_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.081ns  (logic 0.749ns (35.992%)  route 1.332ns (64.008%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.528     1.153    convolution_en
                                                                      f  n[5]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.277 r  n[5]_i_1/O
                         net (fo=5, unplaced)         0.804     2.081    count_state
                         FDRE                                         r  n_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  n_reg[5]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 0.749ns (41.797%)  route 1.043ns (58.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        1.043     1.668    convolution_en
                                                                      r  sm_tdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.792 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.792    sm_tdata_OBUF[0]
                         FDRE                                         r  temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_config_reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            config_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_config_reg_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_config_reg_reg[0]/Q
                         net (fo=2, unplaced)         0.145     0.323    next_config_reg[0]
                         FDRE                                         r  config_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[0]/C

Slack:                    inf
  Source:                 next_config_reg_reg[1]__0/G
                            (positive level-sensitive latch)
  Destination:            config_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_config_reg_reg[1]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_config_reg_reg[1]__0/Q
                         net (fo=2, unplaced)         0.145     0.323    next_config_reg[1]
                         FDRE                                         r  config_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  config_reg_reg[1]/C

Slack:                    inf
  Source:                 next_config_reg_reg[2]__0/G
                            (positive level-sensitive latch)
  Destination:            config_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  next_config_reg_reg[2]__0/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  next_config_reg_reg[2]__0/Q
                         net (fo=2, unplaced)         0.145     0.323    next_config_reg[2]
                         FDSE                                         r  config_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDSE                                         r  config_reg_reg[2]/C

Slack:                    inf
  Source:                 arready_reg/G
                            (positive level-sensitive latch)
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.178ns (55.108%)  route 0.145ns (44.892%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  arready_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  arready_reg/Q
                         net (fo=2, unplaced)         0.145     0.323    arready_OBUF
                         FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  state_reg/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            count_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.223ns (51.511%)  route 0.210ns (48.489%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.210     0.388    convolution_en
                                                                      r  count_state[1]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.433 r  count_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.433    count_state[1]_i_1_n_3
                         FDRE                                         r  count_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_state_reg[1]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.223ns (41.557%)  route 0.314ns (58.443%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.314     0.492    convolution_en
                                                                      r  sm_tdata_OBUF[30]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.537 r  sm_tdata_OBUF[30]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.537    sm_tdata_OBUF[30]
                         FDRE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[30]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            count_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.223ns (35.035%)  route 0.414ns (64.965%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.414     0.592    convolution_en
                                                                      r  count_state[0]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.637 r  count_state[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.637    count_state[0]_i_1_n_3
                         FDRE                                         r  count_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  count_state_reg[0]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.653%)  route 0.440ns (66.347%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.440     0.618    convolution_en
                                                                      r  sm_tdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.663 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.663    sm_tdata_OBUF[0]
                         FDRE                                         r  temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[0]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.653%)  route 0.440ns (66.347%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.440     0.618    convolution_en
                                                                      r  sm_tdata_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.663 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.663    sm_tdata_OBUF[10]
                         FDRE                                         r  temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[10]/C

Slack:                    inf
  Source:                 convolution_en_reg/G
                            (positive level-sensitive latch)
  Destination:            temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.653%)  route 0.440ns (66.347%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  convolution_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  convolution_en_reg/Q
                         net (fo=43, unplaced)        0.440     0.618    convolution_en
                                                                      r  sm_tdata_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.045     0.663 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     0.663    sm_tdata_OBUF[11]
                         FDRE                                         r  temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=43, unplaced)        0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[11]/C





