library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Register_N is
	
	port( clk	: in std_logic;
			in1 	: in std_logic_vector(31 downto 0);
		   en		: in std_logic;
		   output : out std_logic_vector(31 downto 0));
end Register_N;

architecture Behavioral of Register_N is
begin
		process(clk)
		begin
			if(rising_edge(clk))
				if(en='1')
					output=>in1;
				end if;
		end process;		
end Behavioral;