

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sun Nov 16 16:22:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.025 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_write_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_write" [FIR_HLS.cpp:60]   --->   Operation 6 'read' 'FIR_delays_write_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_coe_read_1 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read_12" [FIR_HLS.cpp:60]   --->   Operation 7 'read' 'FIR_coe_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_coe_read_2 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_11" [FIR_HLS.cpp:60]   --->   Operation 8 'read' 'FIR_coe_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%FIR_coe_read_3 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %FIR_coe_read_10" [FIR_HLS.cpp:60]   --->   Operation 9 'read' 'FIR_coe_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FIR_coe_read_4 = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %FIR_coe_read_9" [FIR_HLS.cpp:60]   --->   Operation 10 'read' 'FIR_coe_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%FIR_coe_read11 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %FIR_coe_read" [FIR_HLS.cpp:60]   --->   Operation 11 'read' 'FIR_coe_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%FIR_delays_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_24" [FIR_HLS.cpp:60]   --->   Operation 12 'read' 'FIR_delays_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FIR_delays_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_23" [FIR_HLS.cpp:60]   --->   Operation 13 'read' 'FIR_delays_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%FIR_delays_read_17 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read_22" [FIR_HLS.cpp:60]   --->   Operation 14 'read' 'FIR_delays_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%FIR_delays_read_18 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %FIR_delays_read" [FIR_HLS.cpp:60]   --->   Operation 15 'read' 'FIR_delays_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i10 %FIR_coe_read_1" [FIR_HLS.cpp:68]   --->   Operation 16 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln68_12 = sext i16 %FIR_delays_read_18" [FIR_HLS.cpp:68]   --->   Operation 17 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (0.99ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4 = mul i26 %sext_ln68_12, i26 %sext_ln68_8" [FIR_HLS.cpp:68]   --->   Operation 18 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i16 %FIR_delays_write_read" [FIR_HLS.cpp:63]   --->   Operation 19 'sext' 'sext_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i10 %FIR_coe_read11" [FIR_HLS.cpp:68]   --->   Operation 20 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [3/3] (0.99ns) (grouped into DSP with root node tmp4)   --->   "%FIR_accu32 = mul i26 %sext_ln68, i26 %sext_ln63" [FIR_HLS.cpp:68]   --->   Operation 21 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i14 %FIR_coe_read_3" [FIR_HLS.cpp:68]   --->   Operation 22 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln68_10 = sext i16 %FIR_delays_read_16" [FIR_HLS.cpp:68]   --->   Operation 23 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [3/3] (0.99ns) (grouped into DSP with root node tmp5)   --->   "%mul_ln68_2 = mul i30 %sext_ln68_10, i30 %zext_ln68" [FIR_HLS.cpp:68]   --->   Operation 24 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [2/3] (0.99ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4 = mul i26 %sext_ln68_12, i26 %sext_ln68_8" [FIR_HLS.cpp:68]   --->   Operation 25 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 26 [2/3] (0.99ns) (grouped into DSP with root node tmp4)   --->   "%FIR_accu32 = mul i26 %sext_ln68, i26 %sext_ln63" [FIR_HLS.cpp:68]   --->   Operation 26 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i13 %FIR_coe_read_2" [FIR_HLS.cpp:68]   --->   Operation 27 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node tmp5)   --->   "%mul_ln68_2 = mul i30 %sext_ln68_10, i30 %zext_ln68" [FIR_HLS.cpp:68]   --->   Operation 28 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i16 %FIR_delays_read_17" [FIR_HLS.cpp:68]   --->   Operation 29 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.38ns)   --->   "%mul_ln68_3 = mul i28 %sext_ln68_11, i28 %sext_ln68_7" [FIR_HLS.cpp:68]   --->   Operation 30 'mul' 'mul_ln68_3' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4 = mul i26 %sext_ln68_12, i26 %sext_ln68_8" [FIR_HLS.cpp:68]   --->   Operation 31 'mul' 'mul_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node tmp6)   --->   "%mul_ln68_4_cast = sext i26 %mul_ln68_4" [FIR_HLS.cpp:68]   --->   Operation 32 'sext' 'mul_ln68_4_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp6 = add i28 %mul_ln68_3, i28 %mul_ln68_4_cast" [FIR_HLS.cpp:68]   --->   Operation 33 'add' 'tmp6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%FIR_accu32 = mul i26 %sext_ln68, i26 %sext_ln63" [FIR_HLS.cpp:68]   --->   Operation 34 'mul' 'FIR_accu32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%sext_ln68_5 = sext i26 %FIR_accu32" [FIR_HLS.cpp:68]   --->   Operation 35 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i13 %FIR_coe_read_4" [FIR_HLS.cpp:68]   --->   Operation 36 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i16 %FIR_delays_read_15" [FIR_HLS.cpp:68]   --->   Operation 37 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.38ns)   --->   "%mul_ln68_1 = mul i28 %sext_ln68_9, i28 %sext_ln68_6" [FIR_HLS.cpp:68]   --->   Operation 38 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%mul_ln68_2 = mul i30 %sext_ln68_10, i30 %zext_ln68" [FIR_HLS.cpp:68]   --->   Operation 39 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp4 = add i28 %mul_ln68_1, i28 %sext_ln68_5" [FIR_HLS.cpp:68]   --->   Operation 40 'add' 'tmp4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp6 = add i28 %mul_ln68_3, i28 %mul_ln68_4_cast" [FIR_HLS.cpp:68]   --->   Operation 41 'add' 'tmp6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp6_cast = sext i28 %tmp6" [FIR_HLS.cpp:68]   --->   Operation 42 'sext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp5 = add i30 %tmp6_cast, i30 %mul_ln68_2" [FIR_HLS.cpp:68]   --->   Operation 43 'add' 'tmp5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [FIR_HLS.cpp:60]   --->   Operation 44 'specpipeline' 'specpipeline_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp4 = add i28 %mul_ln68_1, i28 %sext_ln68_5" [FIR_HLS.cpp:68]   --->   Operation 45 'add' 'tmp4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i28 %tmp4" [FIR_HLS.cpp:68]   --->   Operation 46 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp5 = add i30 %tmp6_cast, i30 %mul_ln68_2" [FIR_HLS.cpp:68]   --->   Operation 47 'add' 'tmp5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.99ns)   --->   "%tmp3 = add i30 %tmp5, i30 %tmp4_cast" [FIR_HLS.cpp:68]   --->   Operation 48 'add' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%y = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %tmp3, i32 15, i32 29" [FIR_HLS.cpp:70]   --->   Operation 49 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i15 %y" [FIR_HLS.cpp:70]   --->   Operation 50 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%newret = insertvalue i80 <undef>, i16 %sext_ln70" [FIR_HLS.cpp:70]   --->   Operation 51 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i80 %newret, i16 %FIR_delays_read_17" [FIR_HLS.cpp:70]   --->   Operation 52 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i80 %newret2, i16 %FIR_delays_read_16" [FIR_HLS.cpp:70]   --->   Operation 53 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i80 %newret4, i16 %FIR_delays_read_15" [FIR_HLS.cpp:70]   --->   Operation 54 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i80 %newret6, i16 %FIR_delays_write_read" [FIR_HLS.cpp:70]   --->   Operation 55 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln70 = ret i80 %newret8" [FIR_HLS.cpp:70]   --->   Operation 56 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.996ns
The critical path consists of the following:
	wire read operation ('FIR_coe', FIR_HLS.cpp:60) on port 'FIR_coe_read_12' (FIR_HLS.cpp:60) [12]  (0.000 ns)
	'mul' operation 26 bit of DSP[41] ('mul_ln68_4', FIR_HLS.cpp:68) [37]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation 26 bit of DSP[39] ('FIR_accu32', FIR_HLS.cpp:68) [24]  (0.996 ns)

 <State 3>: 3.025ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln68_3', FIR_HLS.cpp:68) [35]  (2.380 ns)
	'add' operation 28 bit of DSP[41] ('tmp6', FIR_HLS.cpp:68) [41]  (0.645 ns)

 <State 4>: 3.025ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln68_1', FIR_HLS.cpp:68) [31]  (2.380 ns)
	'add' operation 28 bit of DSP[39] ('tmp4', FIR_HLS.cpp:68) [39]  (0.645 ns)

 <State 5>: 1.641ns
The critical path consists of the following:
	'add' operation 28 bit of DSP[39] ('tmp4', FIR_HLS.cpp:68) [39]  (0.645 ns)
	'add' operation 30 bit ('tmp3', FIR_HLS.cpp:68) [44]  (0.996 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
