DECL|ADC_CTL|member|__IOM uint32_t ADC_CTL; /*!< 0x00000320 ADC Control */
DECL|ADC_RES|member|__IM uint32_t ADC_RES; /*!< 0x000000E0 ADC measurement */
DECL|AMBUF|member|__IOM uint32_t AMBUF; /*!< 0x00000184 Reference Generator configuration */
DECL|CONFIG|member|__IOM uint32_t CONFIG; /*!< 0x00000000 Configuration and Control */
DECL|CSDCMP|member|__IOM uint32_t CSDCMP; /*!< 0x0000018C CSD Comparator configuration */
DECL|CSD_ADC_CTL_ADC_MODE_Msk|macro|CSD_ADC_CTL_ADC_MODE_Msk
DECL|CSD_ADC_CTL_ADC_MODE_Pos|macro|CSD_ADC_CTL_ADC_MODE_Pos
DECL|CSD_ADC_CTL_ADC_TIME_Msk|macro|CSD_ADC_CTL_ADC_TIME_Msk
DECL|CSD_ADC_CTL_ADC_TIME_Pos|macro|CSD_ADC_CTL_ADC_TIME_Pos
DECL|CSD_ADC_RES_ADC_ABORT_Msk|macro|CSD_ADC_RES_ADC_ABORT_Msk
DECL|CSD_ADC_RES_ADC_ABORT_Pos|macro|CSD_ADC_RES_ADC_ABORT_Pos
DECL|CSD_ADC_RES_ADC_OVERFLOW_Msk|macro|CSD_ADC_RES_ADC_OVERFLOW_Msk
DECL|CSD_ADC_RES_ADC_OVERFLOW_Pos|macro|CSD_ADC_RES_ADC_OVERFLOW_Pos
DECL|CSD_ADC_RES_HSCMP_POL_Msk|macro|CSD_ADC_RES_HSCMP_POL_Msk
DECL|CSD_ADC_RES_HSCMP_POL_Pos|macro|CSD_ADC_RES_HSCMP_POL_Pos
DECL|CSD_ADC_RES_VIN_CNT_Msk|macro|CSD_ADC_RES_VIN_CNT_Msk
DECL|CSD_ADC_RES_VIN_CNT_Pos|macro|CSD_ADC_RES_VIN_CNT_Pos
DECL|CSD_AMBUF_PWR_MODE_Msk|macro|CSD_AMBUF_PWR_MODE_Msk
DECL|CSD_AMBUF_PWR_MODE_Pos|macro|CSD_AMBUF_PWR_MODE_Pos
DECL|CSD_CONFIG_CSX_DUAL_CNT_Msk|macro|CSD_CONFIG_CSX_DUAL_CNT_Msk
DECL|CSD_CONFIG_CSX_DUAL_CNT_Pos|macro|CSD_CONFIG_CSX_DUAL_CNT_Pos
DECL|CSD_CONFIG_DSI_COUNT_SEL_Msk|macro|CSD_CONFIG_DSI_COUNT_SEL_Msk
DECL|CSD_CONFIG_DSI_COUNT_SEL_Pos|macro|CSD_CONFIG_DSI_COUNT_SEL_Pos
DECL|CSD_CONFIG_DSI_SAMPLE_EN_Msk|macro|CSD_CONFIG_DSI_SAMPLE_EN_Msk
DECL|CSD_CONFIG_DSI_SAMPLE_EN_Pos|macro|CSD_CONFIG_DSI_SAMPLE_EN_Pos
DECL|CSD_CONFIG_DSI_SENSE_EN_Msk|macro|CSD_CONFIG_DSI_SENSE_EN_Msk
DECL|CSD_CONFIG_DSI_SENSE_EN_Pos|macro|CSD_CONFIG_DSI_SENSE_EN_Pos
DECL|CSD_CONFIG_ENABLE_Msk|macro|CSD_CONFIG_ENABLE_Msk
DECL|CSD_CONFIG_ENABLE_Pos|macro|CSD_CONFIG_ENABLE_Pos
DECL|CSD_CONFIG_FILTER_DELAY_Msk|macro|CSD_CONFIG_FILTER_DELAY_Msk
DECL|CSD_CONFIG_FILTER_DELAY_Pos|macro|CSD_CONFIG_FILTER_DELAY_Pos
DECL|CSD_CONFIG_FULL_WAVE_Msk|macro|CSD_CONFIG_FULL_WAVE_Msk
DECL|CSD_CONFIG_FULL_WAVE_Pos|macro|CSD_CONFIG_FULL_WAVE_Pos
DECL|CSD_CONFIG_IREF_SEL_Msk|macro|CSD_CONFIG_IREF_SEL_Msk
DECL|CSD_CONFIG_IREF_SEL_Pos|macro|CSD_CONFIG_IREF_SEL_Pos
DECL|CSD_CONFIG_LP_MODE_Msk|macro|CSD_CONFIG_LP_MODE_Msk
DECL|CSD_CONFIG_LP_MODE_Pos|macro|CSD_CONFIG_LP_MODE_Pos
DECL|CSD_CONFIG_MUTUAL_CAP_Msk|macro|CSD_CONFIG_MUTUAL_CAP_Msk
DECL|CSD_CONFIG_MUTUAL_CAP_Pos|macro|CSD_CONFIG_MUTUAL_CAP_Pos
DECL|CSD_CONFIG_SAMPLE_SYNC_Msk|macro|CSD_CONFIG_SAMPLE_SYNC_Msk
DECL|CSD_CONFIG_SAMPLE_SYNC_Pos|macro|CSD_CONFIG_SAMPLE_SYNC_Pos
DECL|CSD_CONFIG_SENSE_EN_Msk|macro|CSD_CONFIG_SENSE_EN_Msk
DECL|CSD_CONFIG_SENSE_EN_Pos|macro|CSD_CONFIG_SENSE_EN_Pos
DECL|CSD_CONFIG_SHIELD_DELAY_Msk|macro|CSD_CONFIG_SHIELD_DELAY_Msk
DECL|CSD_CONFIG_SHIELD_DELAY_Pos|macro|CSD_CONFIG_SHIELD_DELAY_Pos
DECL|CSD_CSDCMP_AZ_EN_Msk|macro|CSD_CSDCMP_AZ_EN_Msk
DECL|CSD_CSDCMP_AZ_EN_Pos|macro|CSD_CSDCMP_AZ_EN_Pos
DECL|CSD_CSDCMP_CMP_MODE_Msk|macro|CSD_CSDCMP_CMP_MODE_Msk
DECL|CSD_CSDCMP_CMP_MODE_Pos|macro|CSD_CSDCMP_CMP_MODE_Pos
DECL|CSD_CSDCMP_CMP_PHASE_Msk|macro|CSD_CSDCMP_CMP_PHASE_Msk
DECL|CSD_CSDCMP_CMP_PHASE_Pos|macro|CSD_CSDCMP_CMP_PHASE_Pos
DECL|CSD_CSDCMP_CSDCMP_EN_Msk|macro|CSD_CSDCMP_CSDCMP_EN_Msk
DECL|CSD_CSDCMP_CSDCMP_EN_Pos|macro|CSD_CSDCMP_CSDCMP_EN_Pos
DECL|CSD_CSDCMP_FEEDBACK_MODE_Msk|macro|CSD_CSDCMP_FEEDBACK_MODE_Msk
DECL|CSD_CSDCMP_FEEDBACK_MODE_Pos|macro|CSD_CSDCMP_FEEDBACK_MODE_Pos
DECL|CSD_CSDCMP_POLARITY_SEL_Msk|macro|CSD_CSDCMP_POLARITY_SEL_Msk
DECL|CSD_CSDCMP_POLARITY_SEL_Pos|macro|CSD_CSDCMP_POLARITY_SEL_Pos
DECL|CSD_HSCMP_AZ_EN_Msk|macro|CSD_HSCMP_AZ_EN_Msk
DECL|CSD_HSCMP_AZ_EN_Pos|macro|CSD_HSCMP_AZ_EN_Pos
DECL|CSD_HSCMP_HSCMP_EN_Msk|macro|CSD_HSCMP_HSCMP_EN_Msk
DECL|CSD_HSCMP_HSCMP_EN_Pos|macro|CSD_HSCMP_HSCMP_EN_Pos
DECL|CSD_HSCMP_HSCMP_INVERT_Msk|macro|CSD_HSCMP_HSCMP_INVERT_Msk
DECL|CSD_HSCMP_HSCMP_INVERT_Pos|macro|CSD_HSCMP_HSCMP_INVERT_Pos
DECL|CSD_IDACA_BAL_MODE_Msk|macro|CSD_IDACA_BAL_MODE_Msk
DECL|CSD_IDACA_BAL_MODE_Pos|macro|CSD_IDACA_BAL_MODE_Pos
DECL|CSD_IDACA_DSI_CTRL_EN_Msk|macro|CSD_IDACA_DSI_CTRL_EN_Msk
DECL|CSD_IDACA_DSI_CTRL_EN_Pos|macro|CSD_IDACA_DSI_CTRL_EN_Pos
DECL|CSD_IDACA_LEG1_EN_Msk|macro|CSD_IDACA_LEG1_EN_Msk
DECL|CSD_IDACA_LEG1_EN_Pos|macro|CSD_IDACA_LEG1_EN_Pos
DECL|CSD_IDACA_LEG1_MODE_Msk|macro|CSD_IDACA_LEG1_MODE_Msk
DECL|CSD_IDACA_LEG1_MODE_Pos|macro|CSD_IDACA_LEG1_MODE_Pos
DECL|CSD_IDACA_LEG2_EN_Msk|macro|CSD_IDACA_LEG2_EN_Msk
DECL|CSD_IDACA_LEG2_EN_Pos|macro|CSD_IDACA_LEG2_EN_Pos
DECL|CSD_IDACA_LEG2_MODE_Msk|macro|CSD_IDACA_LEG2_MODE_Msk
DECL|CSD_IDACA_LEG2_MODE_Pos|macro|CSD_IDACA_LEG2_MODE_Pos
DECL|CSD_IDACA_POLARITY_Msk|macro|CSD_IDACA_POLARITY_Msk
DECL|CSD_IDACA_POLARITY_Pos|macro|CSD_IDACA_POLARITY_Pos
DECL|CSD_IDACA_POL_DYN_Msk|macro|CSD_IDACA_POL_DYN_Msk
DECL|CSD_IDACA_POL_DYN_Pos|macro|CSD_IDACA_POL_DYN_Pos
DECL|CSD_IDACA_RANGE_Msk|macro|CSD_IDACA_RANGE_Msk
DECL|CSD_IDACA_RANGE_Pos|macro|CSD_IDACA_RANGE_Pos
DECL|CSD_IDACA_VAL_Msk|macro|CSD_IDACA_VAL_Msk
DECL|CSD_IDACA_VAL_Pos|macro|CSD_IDACA_VAL_Pos
DECL|CSD_IDACB_BAL_MODE_Msk|macro|CSD_IDACB_BAL_MODE_Msk
DECL|CSD_IDACB_BAL_MODE_Pos|macro|CSD_IDACB_BAL_MODE_Pos
DECL|CSD_IDACB_DSI_CTRL_EN_Msk|macro|CSD_IDACB_DSI_CTRL_EN_Msk
DECL|CSD_IDACB_DSI_CTRL_EN_Pos|macro|CSD_IDACB_DSI_CTRL_EN_Pos
DECL|CSD_IDACB_LEG1_EN_Msk|macro|CSD_IDACB_LEG1_EN_Msk
DECL|CSD_IDACB_LEG1_EN_Pos|macro|CSD_IDACB_LEG1_EN_Pos
DECL|CSD_IDACB_LEG1_MODE_Msk|macro|CSD_IDACB_LEG1_MODE_Msk
DECL|CSD_IDACB_LEG1_MODE_Pos|macro|CSD_IDACB_LEG1_MODE_Pos
DECL|CSD_IDACB_LEG2_EN_Msk|macro|CSD_IDACB_LEG2_EN_Msk
DECL|CSD_IDACB_LEG2_EN_Pos|macro|CSD_IDACB_LEG2_EN_Pos
DECL|CSD_IDACB_LEG2_MODE_Msk|macro|CSD_IDACB_LEG2_MODE_Msk
DECL|CSD_IDACB_LEG2_MODE_Pos|macro|CSD_IDACB_LEG2_MODE_Pos
DECL|CSD_IDACB_LEG3_EN_Msk|macro|CSD_IDACB_LEG3_EN_Msk
DECL|CSD_IDACB_LEG3_EN_Pos|macro|CSD_IDACB_LEG3_EN_Pos
DECL|CSD_IDACB_POLARITY_Msk|macro|CSD_IDACB_POLARITY_Msk
DECL|CSD_IDACB_POLARITY_Pos|macro|CSD_IDACB_POLARITY_Pos
DECL|CSD_IDACB_POL_DYN_Msk|macro|CSD_IDACB_POL_DYN_Msk
DECL|CSD_IDACB_POL_DYN_Pos|macro|CSD_IDACB_POL_DYN_Pos
DECL|CSD_IDACB_RANGE_Msk|macro|CSD_IDACB_RANGE_Msk
DECL|CSD_IDACB_RANGE_Pos|macro|CSD_IDACB_RANGE_Pos
DECL|CSD_IDACB_VAL_Msk|macro|CSD_IDACB_VAL_Msk
DECL|CSD_IDACB_VAL_Pos|macro|CSD_IDACB_VAL_Pos
DECL|CSD_INTR_ADC_RES_Msk|macro|CSD_INTR_ADC_RES_Msk
DECL|CSD_INTR_ADC_RES_Pos|macro|CSD_INTR_ADC_RES_Pos
DECL|CSD_INTR_INIT_Msk|macro|CSD_INTR_INIT_Msk
DECL|CSD_INTR_INIT_Pos|macro|CSD_INTR_INIT_Pos
DECL|CSD_INTR_MASKED_ADC_RES_Msk|macro|CSD_INTR_MASKED_ADC_RES_Msk
DECL|CSD_INTR_MASKED_ADC_RES_Pos|macro|CSD_INTR_MASKED_ADC_RES_Pos
DECL|CSD_INTR_MASKED_INIT_Msk|macro|CSD_INTR_MASKED_INIT_Msk
DECL|CSD_INTR_MASKED_INIT_Pos|macro|CSD_INTR_MASKED_INIT_Pos
DECL|CSD_INTR_MASKED_SAMPLE_Msk|macro|CSD_INTR_MASKED_SAMPLE_Msk
DECL|CSD_INTR_MASKED_SAMPLE_Pos|macro|CSD_INTR_MASKED_SAMPLE_Pos
DECL|CSD_INTR_MASK_ADC_RES_Msk|macro|CSD_INTR_MASK_ADC_RES_Msk
DECL|CSD_INTR_MASK_ADC_RES_Pos|macro|CSD_INTR_MASK_ADC_RES_Pos
DECL|CSD_INTR_MASK_INIT_Msk|macro|CSD_INTR_MASK_INIT_Msk
DECL|CSD_INTR_MASK_INIT_Pos|macro|CSD_INTR_MASK_INIT_Pos
DECL|CSD_INTR_MASK_SAMPLE_Msk|macro|CSD_INTR_MASK_SAMPLE_Msk
DECL|CSD_INTR_MASK_SAMPLE_Pos|macro|CSD_INTR_MASK_SAMPLE_Pos
DECL|CSD_INTR_SAMPLE_Msk|macro|CSD_INTR_SAMPLE_Msk
DECL|CSD_INTR_SAMPLE_Pos|macro|CSD_INTR_SAMPLE_Pos
DECL|CSD_INTR_SET_ADC_RES_Msk|macro|CSD_INTR_SET_ADC_RES_Msk
DECL|CSD_INTR_SET_ADC_RES_Pos|macro|CSD_INTR_SET_ADC_RES_Pos
DECL|CSD_INTR_SET_INIT_Msk|macro|CSD_INTR_SET_INIT_Msk
DECL|CSD_INTR_SET_INIT_Pos|macro|CSD_INTR_SET_INIT_Pos
DECL|CSD_INTR_SET_SAMPLE_Msk|macro|CSD_INTR_SET_SAMPLE_Msk
DECL|CSD_INTR_SET_SAMPLE_Pos|macro|CSD_INTR_SET_SAMPLE_Pos
DECL|CSD_IO_SEL_CSD_TX_AMUXB_EN_Msk|macro|CSD_IO_SEL_CSD_TX_AMUXB_EN_Msk
DECL|CSD_IO_SEL_CSD_TX_AMUXB_EN_Pos|macro|CSD_IO_SEL_CSD_TX_AMUXB_EN_Pos
DECL|CSD_IO_SEL_CSD_TX_N_AMUXA_EN_Msk|macro|CSD_IO_SEL_CSD_TX_N_AMUXA_EN_Msk
DECL|CSD_IO_SEL_CSD_TX_N_AMUXA_EN_Pos|macro|CSD_IO_SEL_CSD_TX_N_AMUXA_EN_Pos
DECL|CSD_IO_SEL_CSD_TX_N_OUT_EN_Msk|macro|CSD_IO_SEL_CSD_TX_N_OUT_EN_Msk
DECL|CSD_IO_SEL_CSD_TX_N_OUT_EN_Pos|macro|CSD_IO_SEL_CSD_TX_N_OUT_EN_Pos
DECL|CSD_IO_SEL_CSD_TX_N_OUT_Msk|macro|CSD_IO_SEL_CSD_TX_N_OUT_Msk
DECL|CSD_IO_SEL_CSD_TX_N_OUT_Pos|macro|CSD_IO_SEL_CSD_TX_N_OUT_Pos
DECL|CSD_IO_SEL_CSD_TX_OUT_EN_Msk|macro|CSD_IO_SEL_CSD_TX_OUT_EN_Msk
DECL|CSD_IO_SEL_CSD_TX_OUT_EN_Pos|macro|CSD_IO_SEL_CSD_TX_OUT_EN_Pos
DECL|CSD_IO_SEL_CSD_TX_OUT_Msk|macro|CSD_IO_SEL_CSD_TX_OUT_Msk
DECL|CSD_IO_SEL_CSD_TX_OUT_Pos|macro|CSD_IO_SEL_CSD_TX_OUT_Pos
DECL|CSD_REFGEN_BYPASS_Msk|macro|CSD_REFGEN_BYPASS_Msk
DECL|CSD_REFGEN_BYPASS_Pos|macro|CSD_REFGEN_BYPASS_Pos
DECL|CSD_REFGEN_GAIN_Msk|macro|CSD_REFGEN_GAIN_Msk
DECL|CSD_REFGEN_GAIN_Pos|macro|CSD_REFGEN_GAIN_Pos
DECL|CSD_REFGEN_REFGEN_EN_Msk|macro|CSD_REFGEN_REFGEN_EN_Msk
DECL|CSD_REFGEN_REFGEN_EN_Pos|macro|CSD_REFGEN_REFGEN_EN_Pos
DECL|CSD_REFGEN_RES_EN_Msk|macro|CSD_REFGEN_RES_EN_Msk
DECL|CSD_REFGEN_RES_EN_Pos|macro|CSD_REFGEN_RES_EN_Pos
DECL|CSD_REFGEN_VDDA_EN_Msk|macro|CSD_REFGEN_VDDA_EN_Msk
DECL|CSD_REFGEN_VDDA_EN_Pos|macro|CSD_REFGEN_VDDA_EN_Pos
DECL|CSD_REFGEN_VREFLO_INT_Msk|macro|CSD_REFGEN_VREFLO_INT_Msk
DECL|CSD_REFGEN_VREFLO_INT_Pos|macro|CSD_REFGEN_VREFLO_INT_Pos
DECL|CSD_REFGEN_VREFLO_SEL_Msk|macro|CSD_REFGEN_VREFLO_SEL_Msk
DECL|CSD_REFGEN_VREFLO_SEL_Pos|macro|CSD_REFGEN_VREFLO_SEL_Pos
DECL|CSD_RESULT_VAL1_BAD_CONVS_Msk|macro|CSD_RESULT_VAL1_BAD_CONVS_Msk
DECL|CSD_RESULT_VAL1_BAD_CONVS_Pos|macro|CSD_RESULT_VAL1_BAD_CONVS_Pos
DECL|CSD_RESULT_VAL1_VALUE_Msk|macro|CSD_RESULT_VAL1_VALUE_Msk
DECL|CSD_RESULT_VAL1_VALUE_Pos|macro|CSD_RESULT_VAL1_VALUE_Pos
DECL|CSD_RESULT_VAL2_VALUE_Msk|macro|CSD_RESULT_VAL2_VALUE_Msk
DECL|CSD_RESULT_VAL2_VALUE_Pos|macro|CSD_RESULT_VAL2_VALUE_Pos
DECL|CSD_SECTION_SIZE|macro|CSD_SECTION_SIZE
DECL|CSD_SENSE_DUTY_OVERLAP_PHI1_Msk|macro|CSD_SENSE_DUTY_OVERLAP_PHI1_Msk
DECL|CSD_SENSE_DUTY_OVERLAP_PHI1_Pos|macro|CSD_SENSE_DUTY_OVERLAP_PHI1_Pos
DECL|CSD_SENSE_DUTY_OVERLAP_PHI2_Msk|macro|CSD_SENSE_DUTY_OVERLAP_PHI2_Msk
DECL|CSD_SENSE_DUTY_OVERLAP_PHI2_Pos|macro|CSD_SENSE_DUTY_OVERLAP_PHI2_Pos
DECL|CSD_SENSE_DUTY_SENSE_POL_Msk|macro|CSD_SENSE_DUTY_SENSE_POL_Msk
DECL|CSD_SENSE_DUTY_SENSE_POL_Pos|macro|CSD_SENSE_DUTY_SENSE_POL_Pos
DECL|CSD_SENSE_DUTY_SENSE_WIDTH_Msk|macro|CSD_SENSE_DUTY_SENSE_WIDTH_Msk
DECL|CSD_SENSE_DUTY_SENSE_WIDTH_Pos|macro|CSD_SENSE_DUTY_SENSE_WIDTH_Pos
DECL|CSD_SENSE_PERIOD_LFSR_BITS_Msk|macro|CSD_SENSE_PERIOD_LFSR_BITS_Msk
DECL|CSD_SENSE_PERIOD_LFSR_BITS_Pos|macro|CSD_SENSE_PERIOD_LFSR_BITS_Pos
DECL|CSD_SENSE_PERIOD_LFSR_CLEAR_Msk|macro|CSD_SENSE_PERIOD_LFSR_CLEAR_Msk
DECL|CSD_SENSE_PERIOD_LFSR_CLEAR_Pos|macro|CSD_SENSE_PERIOD_LFSR_CLEAR_Pos
DECL|CSD_SENSE_PERIOD_LFSR_SCALE_Msk|macro|CSD_SENSE_PERIOD_LFSR_SCALE_Msk
DECL|CSD_SENSE_PERIOD_LFSR_SCALE_Pos|macro|CSD_SENSE_PERIOD_LFSR_SCALE_Pos
DECL|CSD_SENSE_PERIOD_LFSR_SIZE_Msk|macro|CSD_SENSE_PERIOD_LFSR_SIZE_Msk
DECL|CSD_SENSE_PERIOD_LFSR_SIZE_Pos|macro|CSD_SENSE_PERIOD_LFSR_SIZE_Pos
DECL|CSD_SENSE_PERIOD_SEL_LFSR_MSB_Msk|macro|CSD_SENSE_PERIOD_SEL_LFSR_MSB_Msk
DECL|CSD_SENSE_PERIOD_SEL_LFSR_MSB_Pos|macro|CSD_SENSE_PERIOD_SEL_LFSR_MSB_Pos
DECL|CSD_SENSE_PERIOD_SENSE_DIV_Msk|macro|CSD_SENSE_PERIOD_SENSE_DIV_Msk
DECL|CSD_SENSE_PERIOD_SENSE_DIV_Pos|macro|CSD_SENSE_PERIOD_SENSE_DIV_Pos
DECL|CSD_SEQ_INIT_CNT_CONV_CNT_Msk|macro|CSD_SEQ_INIT_CNT_CONV_CNT_Msk
DECL|CSD_SEQ_INIT_CNT_CONV_CNT_Pos|macro|CSD_SEQ_INIT_CNT_CONV_CNT_Pos
DECL|CSD_SEQ_NORM_CNT_CONV_CNT_Msk|macro|CSD_SEQ_NORM_CNT_CONV_CNT_Msk
DECL|CSD_SEQ_NORM_CNT_CONV_CNT_Pos|macro|CSD_SEQ_NORM_CNT_CONV_CNT_Pos
DECL|CSD_SEQ_START_ABORT_Msk|macro|CSD_SEQ_START_ABORT_Msk
DECL|CSD_SEQ_START_ABORT_Pos|macro|CSD_SEQ_START_ABORT_Pos
DECL|CSD_SEQ_START_AZ0_SKIP_Msk|macro|CSD_SEQ_START_AZ0_SKIP_Msk
DECL|CSD_SEQ_START_AZ0_SKIP_Pos|macro|CSD_SEQ_START_AZ0_SKIP_Pos
DECL|CSD_SEQ_START_AZ1_SKIP_Msk|macro|CSD_SEQ_START_AZ1_SKIP_Msk
DECL|CSD_SEQ_START_AZ1_SKIP_Pos|macro|CSD_SEQ_START_AZ1_SKIP_Pos
DECL|CSD_SEQ_START_DSI_START_EN_Msk|macro|CSD_SEQ_START_DSI_START_EN_Msk
DECL|CSD_SEQ_START_DSI_START_EN_Pos|macro|CSD_SEQ_START_DSI_START_EN_Pos
DECL|CSD_SEQ_START_SEQ_MODE_Msk|macro|CSD_SEQ_START_SEQ_MODE_Msk
DECL|CSD_SEQ_START_SEQ_MODE_Pos|macro|CSD_SEQ_START_SEQ_MODE_Pos
DECL|CSD_SEQ_START_START_Msk|macro|CSD_SEQ_START_START_Msk
DECL|CSD_SEQ_START_START_Pos|macro|CSD_SEQ_START_START_Pos
DECL|CSD_SEQ_TIME_AZ_TIME_Msk|macro|CSD_SEQ_TIME_AZ_TIME_Msk
DECL|CSD_SEQ_TIME_AZ_TIME_Pos|macro|CSD_SEQ_TIME_AZ_TIME_Pos
DECL|CSD_SPARE_SPARE_Msk|macro|CSD_SPARE_SPARE_Msk
DECL|CSD_SPARE_SPARE_Pos|macro|CSD_SPARE_SPARE_Pos
DECL|CSD_STATUS_CSDCMP_OUT_Msk|macro|CSD_STATUS_CSDCMP_OUT_Msk
DECL|CSD_STATUS_CSDCMP_OUT_Pos|macro|CSD_STATUS_CSDCMP_OUT_Pos
DECL|CSD_STATUS_CSD_SENSE_Msk|macro|CSD_STATUS_CSD_SENSE_Msk
DECL|CSD_STATUS_CSD_SENSE_Pos|macro|CSD_STATUS_CSD_SENSE_Pos
DECL|CSD_STATUS_HSCMP_OUT_Msk|macro|CSD_STATUS_HSCMP_OUT_Msk
DECL|CSD_STATUS_HSCMP_OUT_Pos|macro|CSD_STATUS_HSCMP_OUT_Pos
DECL|CSD_STAT_CNTS_NUM_CONV_Msk|macro|CSD_STAT_CNTS_NUM_CONV_Msk
DECL|CSD_STAT_CNTS_NUM_CONV_Pos|macro|CSD_STAT_CNTS_NUM_CONV_Pos
DECL|CSD_STAT_HCNT_CNT_Msk|macro|CSD_STAT_HCNT_CNT_Msk
DECL|CSD_STAT_HCNT_CNT_Pos|macro|CSD_STAT_HCNT_CNT_Pos
DECL|CSD_STAT_SEQ_ADC_STATE_Msk|macro|CSD_STAT_SEQ_ADC_STATE_Msk
DECL|CSD_STAT_SEQ_ADC_STATE_Pos|macro|CSD_STAT_SEQ_ADC_STATE_Pos
DECL|CSD_STAT_SEQ_SEQ_STATE_Msk|macro|CSD_STAT_SEQ_SEQ_STATE_Msk
DECL|CSD_STAT_SEQ_SEQ_STATE_Pos|macro|CSD_STAT_SEQ_SEQ_STATE_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_ICA_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_ICA_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_ICA_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_ICA_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_ICB_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_ICB_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_ICB_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_ICB_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_IRBY_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_IRBY_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_IRBY_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_IRBY_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_IRH_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_IRH_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_IRH_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_IRH_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_IRLB_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_IRLB_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_IRLB_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_IRLB_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_IRLI_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_IRLI_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_IRLI_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_IRLI_Pos
DECL|CSD_SW_AMUXBUF_SEL_SW_IRL_Msk|macro|CSD_SW_AMUXBUF_SEL_SW_IRL_Msk
DECL|CSD_SW_AMUXBUF_SEL_SW_IRL_Pos|macro|CSD_SW_AMUXBUF_SEL_SW_IRL_Pos
DECL|CSD_SW_BYP_SEL_SW_BYA_Msk|macro|CSD_SW_BYP_SEL_SW_BYA_Msk
DECL|CSD_SW_BYP_SEL_SW_BYA_Pos|macro|CSD_SW_BYP_SEL_SW_BYA_Pos
DECL|CSD_SW_BYP_SEL_SW_BYB_Msk|macro|CSD_SW_BYP_SEL_SW_BYB_Msk
DECL|CSD_SW_BYP_SEL_SW_BYB_Pos|macro|CSD_SW_BYP_SEL_SW_BYB_Pos
DECL|CSD_SW_BYP_SEL_SW_CBCC_Msk|macro|CSD_SW_BYP_SEL_SW_CBCC_Msk
DECL|CSD_SW_BYP_SEL_SW_CBCC_Pos|macro|CSD_SW_BYP_SEL_SW_CBCC_Pos
DECL|CSD_SW_CMP_N_SEL_SW_SCRH_Msk|macro|CSD_SW_CMP_N_SEL_SW_SCRH_Msk
DECL|CSD_SW_CMP_N_SEL_SW_SCRH_Pos|macro|CSD_SW_CMP_N_SEL_SW_SCRH_Pos
DECL|CSD_SW_CMP_N_SEL_SW_SCRL_Msk|macro|CSD_SW_CMP_N_SEL_SW_SCRL_Msk
DECL|CSD_SW_CMP_N_SEL_SW_SCRL_Pos|macro|CSD_SW_CMP_N_SEL_SW_SCRL_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFCA_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFCA_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFCA_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFCA_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFCB_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFCB_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFCB_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFCB_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFMA_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFMA_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFMA_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFMA_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFMB_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFMB_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFMB_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFMB_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFPM_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFPM_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFPM_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFPM_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFPS_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFPS_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFPS_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFPS_Pos
DECL|CSD_SW_CMP_P_SEL_SW_SFPT_Msk|macro|CSD_SW_CMP_P_SEL_SW_SFPT_Msk
DECL|CSD_SW_CMP_P_SEL_SW_SFPT_Pos|macro|CSD_SW_CMP_P_SEL_SW_SFPT_Pos
DECL|CSD_SW_DSI_SEL_DSI_CMOD_Msk|macro|CSD_SW_DSI_SEL_DSI_CMOD_Msk
DECL|CSD_SW_DSI_SEL_DSI_CMOD_Pos|macro|CSD_SW_DSI_SEL_DSI_CMOD_Pos
DECL|CSD_SW_DSI_SEL_DSI_CSH_TANK_Msk|macro|CSD_SW_DSI_SEL_DSI_CSH_TANK_Msk
DECL|CSD_SW_DSI_SEL_DSI_CSH_TANK_Pos|macro|CSD_SW_DSI_SEL_DSI_CSH_TANK_Pos
DECL|CSD_SW_FW_MOD_SEL_SW_C1CC_Msk|macro|CSD_SW_FW_MOD_SEL_SW_C1CC_Msk
DECL|CSD_SW_FW_MOD_SEL_SW_C1CC_Pos|macro|CSD_SW_FW_MOD_SEL_SW_C1CC_Pos
DECL|CSD_SW_FW_MOD_SEL_SW_C1CD_Msk|macro|CSD_SW_FW_MOD_SEL_SW_C1CD_Msk
DECL|CSD_SW_FW_MOD_SEL_SW_C1CD_Pos|macro|CSD_SW_FW_MOD_SEL_SW_C1CD_Pos
DECL|CSD_SW_FW_MOD_SEL_SW_C1F1_Msk|macro|CSD_SW_FW_MOD_SEL_SW_C1F1_Msk
DECL|CSD_SW_FW_MOD_SEL_SW_C1F1_Pos|macro|CSD_SW_FW_MOD_SEL_SW_C1F1_Pos
DECL|CSD_SW_FW_MOD_SEL_SW_F1CA_Msk|macro|CSD_SW_FW_MOD_SEL_SW_F1CA_Msk
DECL|CSD_SW_FW_MOD_SEL_SW_F1CA_Pos|macro|CSD_SW_FW_MOD_SEL_SW_F1CA_Pos
DECL|CSD_SW_FW_MOD_SEL_SW_F1MA_Msk|macro|CSD_SW_FW_MOD_SEL_SW_F1MA_Msk
DECL|CSD_SW_FW_MOD_SEL_SW_F1MA_Pos|macro|CSD_SW_FW_MOD_SEL_SW_F1MA_Pos
DECL|CSD_SW_FW_MOD_SEL_SW_F1PM_Msk|macro|CSD_SW_FW_MOD_SEL_SW_F1PM_Msk
DECL|CSD_SW_FW_MOD_SEL_SW_F1PM_Pos|macro|CSD_SW_FW_MOD_SEL_SW_F1PM_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_C2CC_Msk|macro|CSD_SW_FW_TANK_SEL_SW_C2CC_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_C2CC_Pos|macro|CSD_SW_FW_TANK_SEL_SW_C2CC_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_C2CD_Msk|macro|CSD_SW_FW_TANK_SEL_SW_C2CD_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_C2CD_Pos|macro|CSD_SW_FW_TANK_SEL_SW_C2CD_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_C2F2_Msk|macro|CSD_SW_FW_TANK_SEL_SW_C2F2_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_C2F2_Pos|macro|CSD_SW_FW_TANK_SEL_SW_C2F2_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_F2CA_Msk|macro|CSD_SW_FW_TANK_SEL_SW_F2CA_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_F2CA_Pos|macro|CSD_SW_FW_TANK_SEL_SW_F2CA_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_F2CB_Msk|macro|CSD_SW_FW_TANK_SEL_SW_F2CB_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_F2CB_Pos|macro|CSD_SW_FW_TANK_SEL_SW_F2CB_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_F2MA_Msk|macro|CSD_SW_FW_TANK_SEL_SW_F2MA_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_F2MA_Pos|macro|CSD_SW_FW_TANK_SEL_SW_F2MA_Pos
DECL|CSD_SW_FW_TANK_SEL_SW_F2PT_Msk|macro|CSD_SW_FW_TANK_SEL_SW_F2PT_Msk
DECL|CSD_SW_FW_TANK_SEL_SW_F2PT_Pos|macro|CSD_SW_FW_TANK_SEL_SW_F2PT_Pos
DECL|CSD_SW_HS_N_SEL_SW_HCCC_Msk|macro|CSD_SW_HS_N_SEL_SW_HCCC_Msk
DECL|CSD_SW_HS_N_SEL_SW_HCCC_Pos|macro|CSD_SW_HS_N_SEL_SW_HCCC_Pos
DECL|CSD_SW_HS_N_SEL_SW_HCCD_Msk|macro|CSD_SW_HS_N_SEL_SW_HCCD_Msk
DECL|CSD_SW_HS_N_SEL_SW_HCCD_Pos|macro|CSD_SW_HS_N_SEL_SW_HCCD_Pos
DECL|CSD_SW_HS_N_SEL_SW_HCRH_Msk|macro|CSD_SW_HS_N_SEL_SW_HCRH_Msk
DECL|CSD_SW_HS_N_SEL_SW_HCRH_Pos|macro|CSD_SW_HS_N_SEL_SW_HCRH_Pos
DECL|CSD_SW_HS_N_SEL_SW_HCRL_Msk|macro|CSD_SW_HS_N_SEL_SW_HCRL_Msk
DECL|CSD_SW_HS_N_SEL_SW_HCRL_Pos|macro|CSD_SW_HS_N_SEL_SW_HCRL_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMCA_Msk|macro|CSD_SW_HS_P_SEL_SW_HMCA_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMCA_Pos|macro|CSD_SW_HS_P_SEL_SW_HMCA_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMCB_Msk|macro|CSD_SW_HS_P_SEL_SW_HMCB_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMCB_Pos|macro|CSD_SW_HS_P_SEL_SW_HMCB_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMMA_Msk|macro|CSD_SW_HS_P_SEL_SW_HMMA_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMMA_Pos|macro|CSD_SW_HS_P_SEL_SW_HMMA_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMMB_Msk|macro|CSD_SW_HS_P_SEL_SW_HMMB_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMMB_Pos|macro|CSD_SW_HS_P_SEL_SW_HMMB_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMPM_Msk|macro|CSD_SW_HS_P_SEL_SW_HMPM_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMPM_Pos|macro|CSD_SW_HS_P_SEL_SW_HMPM_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMPS_Msk|macro|CSD_SW_HS_P_SEL_SW_HMPS_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMPS_Pos|macro|CSD_SW_HS_P_SEL_SW_HMPS_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMPT_Msk|macro|CSD_SW_HS_P_SEL_SW_HMPT_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMPT_Pos|macro|CSD_SW_HS_P_SEL_SW_HMPT_Pos
DECL|CSD_SW_HS_P_SEL_SW_HMRH_Msk|macro|CSD_SW_HS_P_SEL_SW_HMRH_Msk
DECL|CSD_SW_HS_P_SEL_SW_HMRH_Pos|macro|CSD_SW_HS_P_SEL_SW_HMRH_Pos
DECL|CSD_SW_REFGEN_SEL_SW_IAIB_Msk|macro|CSD_SW_REFGEN_SEL_SW_IAIB_Msk
DECL|CSD_SW_REFGEN_SEL_SW_IAIB_Pos|macro|CSD_SW_REFGEN_SEL_SW_IAIB_Pos
DECL|CSD_SW_REFGEN_SEL_SW_IBCB_Msk|macro|CSD_SW_REFGEN_SEL_SW_IBCB_Msk
DECL|CSD_SW_REFGEN_SEL_SW_IBCB_Pos|macro|CSD_SW_REFGEN_SEL_SW_IBCB_Pos
DECL|CSD_SW_REFGEN_SEL_SW_SGMB_Msk|macro|CSD_SW_REFGEN_SEL_SW_SGMB_Msk
DECL|CSD_SW_REFGEN_SEL_SW_SGMB_Pos|macro|CSD_SW_REFGEN_SEL_SW_SGMB_Pos
DECL|CSD_SW_REFGEN_SEL_SW_SGRE_Msk|macro|CSD_SW_REFGEN_SEL_SW_SGRE_Msk
DECL|CSD_SW_REFGEN_SEL_SW_SGRE_Pos|macro|CSD_SW_REFGEN_SEL_SW_SGRE_Pos
DECL|CSD_SW_REFGEN_SEL_SW_SGRP_Msk|macro|CSD_SW_REFGEN_SEL_SW_SGRP_Msk
DECL|CSD_SW_REFGEN_SEL_SW_SGRP_Pos|macro|CSD_SW_REFGEN_SEL_SW_SGRP_Pos
DECL|CSD_SW_REFGEN_SEL_SW_SGR_Msk|macro|CSD_SW_REFGEN_SEL_SW_SGR_Msk
DECL|CSD_SW_REFGEN_SEL_SW_SGR_Pos|macro|CSD_SW_REFGEN_SEL_SW_SGR_Pos
DECL|CSD_SW_RES_RES_F1PM_Msk|macro|CSD_SW_RES_RES_F1PM_Msk
DECL|CSD_SW_RES_RES_F1PM_Pos|macro|CSD_SW_RES_RES_F1PM_Pos
DECL|CSD_SW_RES_RES_F2PT_Msk|macro|CSD_SW_RES_RES_F2PT_Msk
DECL|CSD_SW_RES_RES_F2PT_Pos|macro|CSD_SW_RES_RES_F2PT_Pos
DECL|CSD_SW_RES_RES_HCAG_Msk|macro|CSD_SW_RES_RES_HCAG_Msk
DECL|CSD_SW_RES_RES_HCAG_Pos|macro|CSD_SW_RES_RES_HCAG_Pos
DECL|CSD_SW_RES_RES_HCAV_Msk|macro|CSD_SW_RES_RES_HCAV_Msk
DECL|CSD_SW_RES_RES_HCAV_Pos|macro|CSD_SW_RES_RES_HCAV_Pos
DECL|CSD_SW_RES_RES_HCBG_Msk|macro|CSD_SW_RES_RES_HCBG_Msk
DECL|CSD_SW_RES_RES_HCBG_Pos|macro|CSD_SW_RES_RES_HCBG_Pos
DECL|CSD_SW_RES_RES_HCBV_Msk|macro|CSD_SW_RES_RES_HCBV_Msk
DECL|CSD_SW_RES_RES_HCBV_Pos|macro|CSD_SW_RES_RES_HCBV_Pos
DECL|CSD_SW_SHIELD_SEL_SW_HCAG_Msk|macro|CSD_SW_SHIELD_SEL_SW_HCAG_Msk
DECL|CSD_SW_SHIELD_SEL_SW_HCAG_Pos|macro|CSD_SW_SHIELD_SEL_SW_HCAG_Pos
DECL|CSD_SW_SHIELD_SEL_SW_HCAV_Msk|macro|CSD_SW_SHIELD_SEL_SW_HCAV_Msk
DECL|CSD_SW_SHIELD_SEL_SW_HCAV_Pos|macro|CSD_SW_SHIELD_SEL_SW_HCAV_Pos
DECL|CSD_SW_SHIELD_SEL_SW_HCBG_Msk|macro|CSD_SW_SHIELD_SEL_SW_HCBG_Msk
DECL|CSD_SW_SHIELD_SEL_SW_HCBG_Pos|macro|CSD_SW_SHIELD_SEL_SW_HCBG_Pos
DECL|CSD_SW_SHIELD_SEL_SW_HCBV_Msk|macro|CSD_SW_SHIELD_SEL_SW_HCBV_Msk
DECL|CSD_SW_SHIELD_SEL_SW_HCBV_Pos|macro|CSD_SW_SHIELD_SEL_SW_HCBV_Pos
DECL|CSD_SW_SHIELD_SEL_SW_HCCG_Msk|macro|CSD_SW_SHIELD_SEL_SW_HCCG_Msk
DECL|CSD_SW_SHIELD_SEL_SW_HCCG_Pos|macro|CSD_SW_SHIELD_SEL_SW_HCCG_Pos
DECL|CSD_SW_SHIELD_SEL_SW_HCCV_Msk|macro|CSD_SW_SHIELD_SEL_SW_HCCV_Msk
DECL|CSD_SW_SHIELD_SEL_SW_HCCV_Pos|macro|CSD_SW_SHIELD_SEL_SW_HCCV_Pos
DECL|CSD_V1_Type|typedef|} CSD_V1_Type; /*!< Size = 1284 (0x504) */
DECL|HSCMP|member|__IOM uint32_t HSCMP; /*!< 0x00000180 High Speed Comparator configuration */
DECL|IDACA|member|__IOM uint32_t IDACA; /*!< 0x00000400 IDACA Configuration */
DECL|IDACB|member|__IOM uint32_t IDACB; /*!< 0x00000500 IDACB Configuration */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x000000FC CSD Interrupt masked register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x000000F8 CSD Interrupt mask register */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x000000F4 CSD Interrupt set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x000000F0 CSD Interrupt Request Register */
DECL|IO_SEL|member|__IOM uint32_t IO_SEL; /*!< 0x000002D0 IO output control Waveform selection */
DECL|REFGEN|member|__IOM uint32_t REFGEN; /*!< 0x00000188 Reference Generator configuration */
DECL|RESERVED10|member|__IM uint32_t RESERVED10;
DECL|RESERVED11|member|__IM uint32_t RESERVED11[2];
DECL|RESERVED12|member|__IM uint32_t RESERVED12[3];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[11];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[3];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[2];
DECL|RESERVED16|member|__IM uint32_t RESERVED16[7];
DECL|RESERVED17|member|__IM uint32_t RESERVED17[47];
DECL|RESERVED18|member|__IM uint32_t RESERVED18[63];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[16];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[2];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[3];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[32];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[24];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[3];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[30];
DECL|RESERVED8|member|__IM uint32_t RESERVED8;
DECL|RESERVED9|member|__IM uint32_t RESERVED9[2];
DECL|RESERVED|member|__IM uint32_t RESERVED[30];
DECL|RESULT_VAL1|member|__IM uint32_t RESULT_VAL1; /*!< 0x000000D0 Result CSD/CSX accumulation counter value 1 */
DECL|RESULT_VAL2|member|__IM uint32_t RESULT_VAL2; /*!< 0x000000D4 Result CSX accumulation counter value 2 */
DECL|SENSE_DUTY|member|__IOM uint32_t SENSE_DUTY; /*!< 0x00000204 Sense clock duty cycle */
DECL|SENSE_PERIOD|member|__IOM uint32_t SENSE_PERIOD; /*!< 0x00000200 Sense clock period */
DECL|SEQ_INIT_CNT|member|__IOM uint32_t SEQ_INIT_CNT; /*!< 0x00000310 Sequencer Initial conversion and sample counts */
DECL|SEQ_NORM_CNT|member|__IOM uint32_t SEQ_NORM_CNT; /*!< 0x00000314 Sequencer Normal conversion and sample counts */
DECL|SEQ_START|member|__IOM uint32_t SEQ_START; /*!< 0x00000340 Sequencer start */
DECL|SEQ_TIME|member|__IOM uint32_t SEQ_TIME; /*!< 0x00000300 Sequencer Timing */
DECL|SPARE|member|__IOM uint32_t SPARE; /*!< 0x00000004 Spare MMIO */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000080 Status Register */
DECL|STAT_CNTS|member|__IM uint32_t STAT_CNTS; /*!< 0x00000088 Current status counts */
DECL|STAT_HCNT|member|__IM uint32_t STAT_HCNT; /*!< 0x0000008C Current count of the HSCMP counter */
DECL|STAT_SEQ|member|__IM uint32_t STAT_SEQ; /*!< 0x00000084 Current Sequencer status */
DECL|SW_AMUXBUF_SEL|member|__IOM uint32_t SW_AMUXBUF_SEL; /*!< 0x00000290 Amuxbuffer switches Waveform selection */
DECL|SW_BYP_SEL|member|__IOM uint32_t SW_BYP_SEL; /*!< 0x00000294 AMUXBUS bypass switches Waveform selection */
DECL|SW_CMP_N_SEL|member|__IOM uint32_t SW_CMP_N_SEL; /*!< 0x000002A4 CSDCMP Neg Switch Waveform selection */
DECL|SW_CMP_P_SEL|member|__IOM uint32_t SW_CMP_P_SEL; /*!< 0x000002A0 CSDCMP Pos Switch Waveform selection */
DECL|SW_DSI_SEL|member|__IOM uint32_t SW_DSI_SEL; /*!< 0x000002C0 DSI output switch control Waveform selection */
DECL|SW_FW_MOD_SEL|member|__IOM uint32_t SW_FW_MOD_SEL; /*!< 0x000002B0 Full Wave Cmod Switch Waveform selection */
DECL|SW_FW_TANK_SEL|member|__IOM uint32_t SW_FW_TANK_SEL; /*!< 0x000002B4 Full Wave Csh_tank Switch Waveform selection */
DECL|SW_HS_N_SEL|member|__IOM uint32_t SW_HS_N_SEL; /*!< 0x00000284 HSCMP Neg input switch Waveform selection */
DECL|SW_HS_P_SEL|member|__IOM uint32_t SW_HS_P_SEL; /*!< 0x00000280 HSCMP Pos input switch Waveform selection */
DECL|SW_REFGEN_SEL|member|__IOM uint32_t SW_REFGEN_SEL; /*!< 0x000002A8 Reference Generator Switch Waveform selection */
DECL|SW_RES|member|__IOM uint32_t SW_RES; /*!< 0x000001F0 Switch Resistance configuration */
DECL|SW_SHIELD_SEL|member|__IOM uint32_t SW_SHIELD_SEL; /*!< 0x00000288 Shielding switches Waveform selection */
DECL|_CYIP_CSD_H_|macro|_CYIP_CSD_H_
