Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Oct 20 20:26:07 2019
| Host         : bergman running 64-bit Gentoo Base System release 2.6
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.706        0.000                      0                   34        0.255        0.000                      0                   34        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.706        0.000                      0                   34        0.255        0.000                      0                   34        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.704ns (23.310%)  route 2.316ns (76.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  cycle_reg[2]/Q
                         net (fo=2, routed)           1.184     6.739    cycle_reg[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  led_map[3]_i_2/O
                         net (fo=1, routed)           0.634     7.497    led_map[3]_i_2_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  led_map[3]_i_1/O
                         net (fo=4, routed)           0.498     8.119    eqOp
    SLICE_X33Y27         FDRE                                         r  led_map_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.434    14.806    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[0]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.824    led_map_reg[0]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.704ns (23.310%)  route 2.316ns (76.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  cycle_reg[2]/Q
                         net (fo=2, routed)           1.184     6.739    cycle_reg[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  led_map[3]_i_2/O
                         net (fo=1, routed)           0.634     7.497    led_map[3]_i_2_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  led_map[3]_i_1/O
                         net (fo=4, routed)           0.498     8.119    eqOp
    SLICE_X33Y27         FDRE                                         r  led_map_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.434    14.806    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[1]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.824    led_map_reg[1]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.704ns (23.310%)  route 2.316ns (76.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  cycle_reg[2]/Q
                         net (fo=2, routed)           1.184     6.739    cycle_reg[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  led_map[3]_i_2/O
                         net (fo=1, routed)           0.634     7.497    led_map[3]_i_2_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  led_map[3]_i_1/O
                         net (fo=4, routed)           0.498     8.119    eqOp
    SLICE_X33Y27         FDRE                                         r  led_map_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.434    14.806    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[2]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.824    led_map_reg[2]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.704ns (23.310%)  route 2.316ns (76.690%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 f  cycle_reg[2]/Q
                         net (fo=2, routed)           1.184     6.739    cycle_reg[2]
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  led_map[3]_i_2/O
                         net (fo=1, routed)           0.634     7.497    led_map[3]_i_2_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     7.621 r  led_map[3]_i_1/O
                         net (fo=4, routed)           0.498     8.119    eqOp
    SLICE_X33Y27         FDRE                                         r  led_map_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.434    14.806    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[3]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X33Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.824    led_map_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 2.034ns (78.410%)  route 0.560ns (21.590%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  cycle_reg[1]/Q
                         net (fo=2, routed)           0.551     6.106    cycle_reg[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  cycle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.789    cycle_reg[0]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cycle_reg[4]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    cycle_reg[8]_i_1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  cycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    cycle_reg[12]_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  cycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    cycle_reg[16]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  cycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.359    cycle_reg[20]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.693 r  cycle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.693    cycle_reg[24]_i_1_n_6
    SLICE_X32Y30         FDRE                                         r  cycle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  cycle_reg[25]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.062    15.094    cycle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 1.923ns (77.445%)  route 0.560ns (22.555%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  cycle_reg[1]/Q
                         net (fo=2, routed)           0.551     6.106    cycle_reg[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  cycle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.789    cycle_reg[0]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cycle_reg[4]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    cycle_reg[8]_i_1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  cycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    cycle_reg[12]_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  cycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    cycle_reg[16]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  cycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.359    cycle_reg[20]_i_1_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.582 r  cycle_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.582    cycle_reg[24]_i_1_n_7
    SLICE_X32Y30         FDRE                                         r  cycle_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  cycle_reg[24]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.062    15.094    cycle_reg[24]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.920ns (77.417%)  route 0.560ns (22.583%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  cycle_reg[1]/Q
                         net (fo=2, routed)           0.551     6.106    cycle_reg[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  cycle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.789    cycle_reg[0]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cycle_reg[4]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    cycle_reg[8]_i_1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  cycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    cycle_reg[12]_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  cycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    cycle_reg[16]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.579 r  cycle_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.579    cycle_reg[20]_i_1_n_6
    SLICE_X32Y29         FDRE                                         r  cycle_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cycle_reg[21]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.062    15.094    cycle_reg[21]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.899ns (77.225%)  route 0.560ns (22.775%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  cycle_reg[1]/Q
                         net (fo=2, routed)           0.551     6.106    cycle_reg[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  cycle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.789    cycle_reg[0]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cycle_reg[4]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    cycle_reg[8]_i_1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  cycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    cycle_reg[12]_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  cycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    cycle_reg[16]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.558 r  cycle_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.558    cycle_reg[20]_i_1_n_4
    SLICE_X32Y29         FDRE                                         r  cycle_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cycle_reg[23]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.062    15.094    cycle_reg[23]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.611ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.825ns (76.518%)  route 0.560ns (23.482%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  cycle_reg[1]/Q
                         net (fo=2, routed)           0.551     6.106    cycle_reg[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  cycle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.789    cycle_reg[0]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cycle_reg[4]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    cycle_reg[8]_i_1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  cycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    cycle_reg[12]_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  cycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    cycle_reg[16]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.484 r  cycle_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.484    cycle_reg[20]_i_1_n_5
    SLICE_X32Y29         FDRE                                         r  cycle_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cycle_reg[22]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.062    15.094    cycle_reg[22]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.611    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 1.809ns (76.359%)  route 0.560ns (23.641%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.547     5.099    clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  cycle_reg[1]/Q
                         net (fo=2, routed)           0.551     6.106    cycle_reg[1]
    SLICE_X32Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  cycle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.789    cycle_reg[0]_i_1_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  cycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    cycle_reg[4]_i_1_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  cycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    cycle_reg[8]_i_1_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  cycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    cycle_reg[12]_i_1_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  cycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    cycle_reg[16]_i_1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.468 r  cycle_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.468    cycle_reg[20]_i_1_n_7
    SLICE_X32Y29         FDRE                                         r  cycle_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.437    14.809    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cycle_reg[20]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.062    15.094    cycle_reg[20]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_map_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.144%)  route 0.186ns (56.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  led_map_reg[0]/Q
                         net (fo=2, routed)           0.186     1.795    led_OBUF[0]
    SLICE_X33Y27         FDRE                                         r  led_map_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[3]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.072     1.540    led_map_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_map_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.495%)  route 0.191ns (57.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  led_map_reg[3]/Q
                         net (fo=2, routed)           0.191     1.800    led_OBUF[3]
    SLICE_X33Y27         FDRE                                         r  led_map_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[2]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.070     1.538    led_map_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cycle_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  cycle_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cycle_reg[18]/Q
                         net (fo=2, routed)           0.133     1.742    cycle_reg[18]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  cycle_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    cycle_reg[16]_i_1_n_5
    SLICE_X32Y28         FDRE                                         r  cycle_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.822     1.980    clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  cycle_reg[18]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    cycle_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.552     1.465    clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  cycle_reg[6]/Q
                         net (fo=2, routed)           0.133     1.739    cycle_reg[6]
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  cycle_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    cycle_reg[4]_i_1_n_5
    SLICE_X32Y25         FDRE                                         r  cycle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.818     1.976    clk_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  cycle_reg[6]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cycle_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.553     1.466    clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  cycle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  cycle_reg[10]/Q
                         net (fo=2, routed)           0.133     1.740    cycle_reg[10]
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  cycle_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    cycle_reg[8]_i_1_n_5
    SLICE_X32Y26         FDRE                                         r  cycle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.819     1.977    clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  cycle_reg[10]/C
                         clock pessimism             -0.511     1.466    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    cycle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cycle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.556     1.469    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cycle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cycle_reg[22]/Q
                         net (fo=2, routed)           0.133     1.743    cycle_reg[22]
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  cycle_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    cycle_reg[20]_i_1_n_5
    SLICE_X32Y29         FDRE                                         r  cycle_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.823     1.981    clk_IBUF_BUFG
    SLICE_X32Y29         FDRE                                         r  cycle_reg[22]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X32Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    cycle_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cycle_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  cycle_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cycle_reg[14]/Q
                         net (fo=2, routed)           0.134     1.743    cycle_reg[14]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  cycle_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    cycle_reg[12]_i_1_n_5
    SLICE_X32Y27         FDRE                                         r  cycle_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  cycle_reg[14]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    cycle_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 led_map_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.146%)  route 0.210ns (59.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  led_map_reg[1]/Q
                         net (fo=2, routed)           0.210     1.820    led_OBUF[1]
    SLICE_X33Y27         FDRE                                         r  led_map_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[0]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.070     1.538    led_map_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 led_map_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_map_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.426%)  route 0.236ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  led_map_reg[2]/Q
                         net (fo=2, routed)           0.236     1.845    led_OBUF[2]
    SLICE_X33Y27         FDRE                                         r  led_map_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.821     1.979    clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  led_map_reg[1]/C
                         clock pessimism             -0.511     1.468    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.066     1.534    led_map_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cycle_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.555     1.468    clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  cycle_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cycle_reg[18]/Q
                         net (fo=2, routed)           0.133     1.742    cycle_reg[18]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  cycle_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    cycle_reg[16]_i_1_n_4
    SLICE_X32Y28         FDRE                                         r  cycle_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.822     1.980    clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  cycle_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X32Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    cycle_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y24    cycle_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y26    cycle_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y26    cycle_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27    cycle_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27    cycle_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27    cycle_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y27    cycle_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y28    cycle_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y28    cycle_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30    cycle_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y30    cycle_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y29    cycle_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y29    cycle_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y29    cycle_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y29    cycle_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27    cycle_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27    cycle_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27    cycle_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y27    cycle_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y26    cycle_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27    led_map_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y27    led_map_reg[1]/C



