# Day 6: Custom Customs

## Hardware Simulation Results
Simulation using Icarus Verilog Testbench (`sim/tb.v`).

- **Cycle Count**: Approx 57,714 cycles.
- **Result**: 6100348226985 (Matches Python Ground Truth).


