Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 939031e321024f558539e0104ed568b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot t_top_behav xil_defaultlib.t_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'imm_in' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:104]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'op' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_i' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:154]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'raddr_d' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:155]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 12 for port 'waddr' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:156]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'din' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:166]
WARNING: [VRFC 10-3091] actual bit length 76 differs from formal bit length 88 for port 'dout' [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v:167]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [X:/EC551/Labs/Lab1/Final Copy/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.my_dff
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.btn_edge
Compiling module xil_defaultlib.Fetch_unit
Compiling module xil_defaultlib.reg_param(SIZE=16)
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.reg_param(SIZE=88)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.reg_param(SIZE=49)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.inst_ROM
Compiling module xil_defaultlib.vga_controller_640_60
Compiling module xil_defaultlib.reduced_font_rom
Compiling module xil_defaultlib.top_VGA
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.t_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_top_behav
