Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0091    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0647    0.0843    0.1457    0.1457 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0843    0.0000    0.1457 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1246    0.1373    0.2153    0.3611 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1373    0.0000    0.3611 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0350    0.0584    0.1702    0.5313 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0584    0.0000    0.5313 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0026    0.0410    0.3038    0.8351 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0410    0.0000    0.8351 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0736    0.1980    0.2234    1.0585 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.1980    0.0000    1.0585 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0026    0.1066    0.2344    1.2929 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.1066    0.0000    1.2929 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1847    0.4771    0.4371    1.7299 ^ place488/X (sky130_fd_sc_hd__buf_4)
             0.4771    0.0000    1.7299 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0063    0.0974    0.5640    2.2939 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.0974    0.0000    2.2939 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0016    0.0764    0.4325    2.7264 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.0764    0.0000    2.7264 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0022    0.0403    0.1527    2.8791 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0403    0.0000    2.8791 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0043    0.0669    0.3029    3.1820 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.0669    0.0000    3.1820 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0043    0.1356    0.1559    3.3379 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.1356    0.0000    3.3379 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0017    0.0397    0.0624    3.4004 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0397    0.0000    3.4004 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0097    0.0686    0.2763    3.6767 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.0686    0.0000    3.6767 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0406    0.3353    0.2655    3.9421 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.3353    0.0000    3.9421 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0017    0.0757    0.1084    4.0506 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.0757    0.0000    4.0506 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 4.0506   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0091    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0647    0.0843    0.1457   11.1457 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0843    0.0000   11.1457 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1061    0.1205    0.2034   11.3492 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1205    0.0000   11.3492 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0307    0.0542    0.1622   11.5114 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0542    0.0000   11.5114 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   11.5114   clock reconvergence pessimism
                      -0.1094   11.4021   library setup time
                                11.4021   data required time
-------------------------------------------------------------------------------
                                11.4021   data required time
                                -4.0506   data arrival time
-------------------------------------------------------------------------------
                                 7.3515   slack (MET)


