
Ultrasonic_External_flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060d4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08006264  08006264  00007264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800633c  0800633c  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800633c  0800633c  0000733c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006344  08006344  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006344  08006344  00007344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006348  08006348  00007348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800634c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003bc  2000005c  080063a8  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  080063a8  00008418  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011fdc  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023ad  00000000  00000000  0001a068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d8  00000000  00000000  0001c418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d32  00000000  00000000  0001d4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002737d  00000000  00000000  0001e222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013615  00000000  00000000  0004559f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4b58  00000000  00000000  00058bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014d70c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c9c  00000000  00000000  0014d750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001523ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800624c 	.word	0x0800624c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	0800624c 	.word	0x0800624c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PD */

/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	7f1b      	ldrb	r3, [r3, #28]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d16f      	bne.n	800069c <HAL_TIM_IC_CaptureCallback+0xf0>
    {
        if (Is_First_Captured == 0)
 80005bc:	4b39      	ldr	r3, [pc, #228]	@ (80006a4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d11a      	bne.n	80005fa <HAL_TIM_IC_CaptureCallback+0x4e>
        {
            IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80005c4:	2100      	movs	r1, #0
 80005c6:	6878      	ldr	r0, [r7, #4]
 80005c8:	f004 f8de 	bl	8004788 <HAL_TIM_ReadCapturedValue>
 80005cc:	4603      	mov	r3, r0
 80005ce:	4a36      	ldr	r2, [pc, #216]	@ (80006a8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 80005d0:	6013      	str	r3, [r2, #0]
            Is_First_Captured = 1;
 80005d2:	4b34      	ldr	r3, [pc, #208]	@ (80006a4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	6a1a      	ldr	r2, [r3, #32]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	f022 020a 	bic.w	r2, r2, #10
 80005e6:	621a      	str	r2, [r3, #32]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	6a1a      	ldr	r2, [r3, #32]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f042 0202 	orr.w	r2, r2, #2
 80005f6:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
                                          TIM_INPUTCHANNELPOLARITY_RISING);
            __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
        }
    }
}
 80005f8:	e050      	b.n	800069c <HAL_TIM_IC_CaptureCallback+0xf0>
            IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80005fa:	2100      	movs	r1, #0
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f004 f8c3 	bl	8004788 <HAL_TIM_ReadCapturedValue>
 8000602:	4603      	mov	r3, r0
 8000604:	4a29      	ldr	r2, [pc, #164]	@ (80006ac <HAL_TIM_IC_CaptureCallback+0x100>)
 8000606:	6013      	str	r3, [r2, #0]
            __HAL_TIM_SET_COUNTER(htim, 0);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2200      	movs	r2, #0
 800060e:	625a      	str	r2, [r3, #36]	@ 0x24
            if (IC_Val2 > IC_Val1)
 8000610:	4b26      	ldr	r3, [pc, #152]	@ (80006ac <HAL_TIM_IC_CaptureCallback+0x100>)
 8000612:	681a      	ldr	r2, [r3, #0]
 8000614:	4b24      	ldr	r3, [pc, #144]	@ (80006a8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	d907      	bls.n	800062c <HAL_TIM_IC_CaptureCallback+0x80>
                Difference = IC_Val2 - IC_Val1;
 800061c:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <HAL_TIM_IC_CaptureCallback+0x100>)
 800061e:	681a      	ldr	r2, [r3, #0]
 8000620:	4b21      	ldr	r3, [pc, #132]	@ (80006a8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	4a22      	ldr	r2, [pc, #136]	@ (80006b0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8000628:	6013      	str	r3, [r2, #0]
 800062a:	e009      	b.n	8000640 <HAL_TIM_IC_CaptureCallback+0x94>
                Difference = (0xffff - IC_Val1) + IC_Val2;
 800062c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ac <HAL_TIM_IC_CaptureCallback+0x100>)
 800062e:	681a      	ldr	r2, [r3, #0]
 8000630:	4b1d      	ldr	r3, [pc, #116]	@ (80006a8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	1ad3      	subs	r3, r2, r3
 8000636:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 800063a:	33ff      	adds	r3, #255	@ 0xff
 800063c:	4a1c      	ldr	r2, [pc, #112]	@ (80006b0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800063e:	6013      	str	r3, [r2, #0]
            Distance = (uint16_t)(Difference * 0.034f / 2.0f);
 8000640:	4b1b      	ldr	r3, [pc, #108]	@ (80006b0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	ee07 3a90 	vmov	s15, r3
 8000648:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800064c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80006b4 <HAL_TIM_IC_CaptureCallback+0x108>
 8000650:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000654:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000658:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800065c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000660:	ee17 3a90 	vmov	r3, s15
 8000664:	b29a      	uxth	r2, r3
 8000666:	4b14      	ldr	r3, [pc, #80]	@ (80006b8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8000668:	801a      	strh	r2, [r3, #0]
            Is_First_Captured = 0;
 800066a:	4b0e      	ldr	r3, [pc, #56]	@ (80006a4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800066c:	2200      	movs	r2, #0
 800066e:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	6a1a      	ldr	r2, [r3, #32]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f022 020a 	bic.w	r2, r2, #10
 800067e:	621a      	str	r2, [r3, #32]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	6a12      	ldr	r2, [r2, #32]
 800068a:	621a      	str	r2, [r3, #32]
            __HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 800068c:	4b0b      	ldr	r3, [pc, #44]	@ (80006bc <HAL_TIM_IC_CaptureCallback+0x110>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	68da      	ldr	r2, [r3, #12]
 8000692:	4b0a      	ldr	r3, [pc, #40]	@ (80006bc <HAL_TIM_IC_CaptureCallback+0x110>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f022 0202 	bic.w	r2, r2, #2
 800069a:	60da      	str	r2, [r3, #12]
}
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	200001bc 	.word	0x200001bc
 80006a8:	200001b0 	.word	0x200001b0
 80006ac:	200001b4 	.word	0x200001b4
 80006b0:	200001b8 	.word	0x200001b8
 80006b4:	3d0b4396 	.word	0x3d0b4396
 80006b8:	200001be 	.word	0x200001be
 80006bc:	200000dc 	.word	0x200000dc

080006c0 <HCSR04_Read>:

uint16_t HCSR04_Read(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick();
 80006c6:	f000 ffb1 	bl	800162c <HAL_GetTick>
 80006ca:	6078      	str	r0, [r7, #4]

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006d2:	481a      	ldr	r0, [pc, #104]	@ (800073c <HCSR04_Read+0x7c>)
 80006d4:	f001 fa96 	bl	8001c04 <HAL_GPIO_WritePin>
    for (volatile int i = 0; i < 800; i++);
 80006d8:	2300      	movs	r3, #0
 80006da:	603b      	str	r3, [r7, #0]
 80006dc:	e002      	b.n	80006e4 <HCSR04_Read+0x24>
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	3301      	adds	r3, #1
 80006e2:	603b      	str	r3, [r7, #0]
 80006e4:	683b      	ldr	r3, [r7, #0]
 80006e6:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80006ea:	dbf8      	blt.n	80006de <HCSR04_Read+0x1e>
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006f2:	4812      	ldr	r0, [pc, #72]	@ (800073c <HCSR04_Read+0x7c>)
 80006f4:	f001 fa86 	bl	8001c04 <HAL_GPIO_WritePin>

    __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80006f8:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <HCSR04_Read+0x80>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	68da      	ldr	r2, [r3, #12]
 80006fe:	4b10      	ldr	r3, [pc, #64]	@ (8000740 <HCSR04_Read+0x80>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	f042 0202 	orr.w	r2, r2, #2
 8000706:	60da      	str	r2, [r3, #12]

    while (Is_First_Captured || Distance == 0)
 8000708:	e00a      	b.n	8000720 <HCSR04_Read+0x60>
    {
        if ((HAL_GetTick() - timeout) > 30)
 800070a:	f000 ff8f 	bl	800162c <HAL_GetTick>
 800070e:	4602      	mov	r2, r0
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	1ad3      	subs	r3, r2, r3
 8000714:	2b1e      	cmp	r3, #30
 8000716:	d903      	bls.n	8000720 <HCSR04_Read+0x60>
        {
            Distance = 0;
 8000718:	4b0a      	ldr	r3, [pc, #40]	@ (8000744 <HCSR04_Read+0x84>)
 800071a:	2200      	movs	r2, #0
 800071c:	801a      	strh	r2, [r3, #0]
            break;
 800071e:	e007      	b.n	8000730 <HCSR04_Read+0x70>
    while (Is_First_Captured || Distance == 0)
 8000720:	4b09      	ldr	r3, [pc, #36]	@ (8000748 <HCSR04_Read+0x88>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d1f0      	bne.n	800070a <HCSR04_Read+0x4a>
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <HCSR04_Read+0x84>)
 800072a:	881b      	ldrh	r3, [r3, #0]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d0ec      	beq.n	800070a <HCSR04_Read+0x4a>
        }
    }
    return Distance;
 8000730:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <HCSR04_Read+0x84>)
 8000732:	881b      	ldrh	r3, [r3, #0]
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	48000400 	.word	0x48000400
 8000740:	200000dc 	.word	0x200000dc
 8000744:	200001be 	.word	0x200001be
 8000748:	200001bc 	.word	0x200001bc

0800074c <HAL_GPIO_EXTI_Callback>:

/* Button EXTI callback: reads flash pages and prints via UART */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == B1_Pin)
 8000756:	88fb      	ldrh	r3, [r7, #6]
 8000758:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800075c:	d14a      	bne.n	80007f4 <HAL_GPIO_EXTI_Callback+0xa8>
    {
        HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n--- FLASH LOG DUMP ---\r\n", 27, 200);
 800075e:	23c8      	movs	r3, #200	@ 0xc8
 8000760:	221b      	movs	r2, #27
 8000762:	4926      	ldr	r1, [pc, #152]	@ (80007fc <HAL_GPIO_EXTI_Callback+0xb0>)
 8000764:	4826      	ldr	r0, [pc, #152]	@ (8000800 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000766:	f004 fb5f 	bl	8004e28 <HAL_UART_Transmit>

        for (uint8_t i = 0; i < 10; i++)
 800076a:	2300      	movs	r3, #0
 800076c:	73fb      	strb	r3, [r7, #15]
 800076e:	e038      	b.n	80007e2 <HAL_GPIO_EXTI_Callback+0x96>
        {
            memset(flash_buffer, 0, sizeof(flash_buffer));
 8000770:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000774:	2100      	movs	r1, #0
 8000776:	4823      	ldr	r0, [pc, #140]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000778:	f005 f8ea 	bl	8005950 <memset>
            /* read page i, offset 0, up to 256 bytes */
            W25q_Read(i, 0, 256, flash_buffer);
 800077c:	7bf8      	ldrb	r0, [r7, #15]
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000780:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000784:	2100      	movs	r1, #0
 8000786:	f000 fe87 	bl	8001498 <W25q_Read>
            flash_buffer[255] = '\0';   // force null termination
 800078a:	4b1e      	ldr	r3, [pc, #120]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 800078c:	2200      	movs	r2, #0
 800078e:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff

            // find first 0xFF or 0x00 to stop
            for(int k = 0; k < 256; k++)
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
 8000796:	e014      	b.n	80007c2 <HAL_GPIO_EXTI_Callback+0x76>
            {
                if(flash_buffer[k] == 0xFF || flash_buffer[k] == 0x00)
 8000798:	4a1a      	ldr	r2, [pc, #104]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	4413      	add	r3, r2
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	2bff      	cmp	r3, #255	@ 0xff
 80007a2:	d005      	beq.n	80007b0 <HAL_GPIO_EXTI_Callback+0x64>
 80007a4:	4a17      	ldr	r2, [pc, #92]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	4413      	add	r3, r2
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d105      	bne.n	80007bc <HAL_GPIO_EXTI_Callback+0x70>
                {
                    flash_buffer[k] = '\0';
 80007b0:	4a14      	ldr	r2, [pc, #80]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	4413      	add	r3, r2
 80007b6:	2200      	movs	r2, #0
 80007b8:	701a      	strb	r2, [r3, #0]
                    break;
 80007ba:	e005      	b.n	80007c8 <HAL_GPIO_EXTI_Callback+0x7c>
            for(int k = 0; k < 256; k++)
 80007bc:	68bb      	ldr	r3, [r7, #8]
 80007be:	3301      	adds	r3, #1
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	2bff      	cmp	r3, #255	@ 0xff
 80007c6:	dde7      	ble.n	8000798 <HAL_GPIO_EXTI_Callback+0x4c>
                }
            }

            HAL_UART_Transmit(&huart2, flash_buffer, strlen((char*)flash_buffer), 200);
 80007c8:	480e      	ldr	r0, [pc, #56]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007ca:	f7ff fd01 	bl	80001d0 <strlen>
 80007ce:	4603      	mov	r3, r0
 80007d0:	b29a      	uxth	r2, r3
 80007d2:	23c8      	movs	r3, #200	@ 0xc8
 80007d4:	490b      	ldr	r1, [pc, #44]	@ (8000804 <HAL_GPIO_EXTI_Callback+0xb8>)
 80007d6:	480a      	ldr	r0, [pc, #40]	@ (8000800 <HAL_GPIO_EXTI_Callback+0xb4>)
 80007d8:	f004 fb26 	bl	8004e28 <HAL_UART_Transmit>
        for (uint8_t i = 0; i < 10; i++)
 80007dc:	7bfb      	ldrb	r3, [r7, #15]
 80007de:	3301      	adds	r3, #1
 80007e0:	73fb      	strb	r3, [r7, #15]
 80007e2:	7bfb      	ldrb	r3, [r7, #15]
 80007e4:	2b09      	cmp	r3, #9
 80007e6:	d9c3      	bls.n	8000770 <HAL_GPIO_EXTI_Callback+0x24>

        }

        HAL_UART_Transmit(&huart2, (uint8_t *)"--- END ---\r\n", 13, 100);
 80007e8:	2364      	movs	r3, #100	@ 0x64
 80007ea:	220d      	movs	r2, #13
 80007ec:	4906      	ldr	r1, [pc, #24]	@ (8000808 <HAL_GPIO_EXTI_Callback+0xbc>)
 80007ee:	4804      	ldr	r0, [pc, #16]	@ (8000800 <HAL_GPIO_EXTI_Callback+0xb4>)
 80007f0:	f004 fb1a 	bl	8004e28 <HAL_UART_Transmit>
    }
}
 80007f4:	bf00      	nop
 80007f6:	3710      	adds	r7, #16
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	08006264 	.word	0x08006264
 8000800:	20000128 	.word	0x20000128
 8000804:	200001c4 	.word	0x200001c4
 8000808:	08006280 	.word	0x08006280

0800080c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b098      	sub	sp, #96	@ 0x60
 8000810:	af00      	add	r7, sp, #0
  HAL_Init();
 8000812:	f000 fea2 	bl	800155a <HAL_Init>
  SystemClock_Config();
 8000816:	f000 f88f 	bl	8000938 <SystemClock_Config>

  MX_GPIO_Init();
 800081a:	f000 f993 	bl	8000b44 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800081e:	f000 f965 	bl	8000aec <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000822:	f000 f90f 	bl	8000a44 <MX_TIM1_Init>
  MX_SPI2_Init();
 8000826:	f000 f8d9 	bl	80009dc <MX_SPI2_Init>

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 800082a:	2100      	movs	r1, #0
 800082c:	483b      	ldr	r0, [pc, #236]	@ (800091c <main+0x110>)
 800082e:	f003 fcbd 	bl	80041ac <HAL_TIM_IC_Start_IT>

  /* Initialize / reset flash and read ID */
  W25Q_RESET();
 8000832:	f000 fc7f 	bl	8001134 <W25Q_RESET>
  ID = W25_ReadID();
 8000836:	f000 fcb3 	bl	80011a0 <W25_ReadID>
 800083a:	4603      	mov	r3, r0
 800083c:	4a38      	ldr	r2, [pc, #224]	@ (8000920 <main+0x114>)
 800083e:	6013      	str	r3, [r2, #0]

  uint8_t cnt = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint16_t last_d = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

  while (1)
  {
      Distance = HCSR04_Read();
 800084c:	f7ff ff38 	bl	80006c0 <HCSR04_Read>
 8000850:	4603      	mov	r3, r0
 8000852:	461a      	mov	r2, r3
 8000854:	4b33      	ldr	r3, [pc, #204]	@ (8000924 <main+0x118>)
 8000856:	801a      	strh	r2, [r3, #0]

      if (Distance > 0 && Distance < 150)
 8000858:	4b32      	ldr	r3, [pc, #200]	@ (8000924 <main+0x118>)
 800085a:	881b      	ldrh	r3, [r3, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d02d      	beq.n	80008bc <main+0xb0>
 8000860:	4b30      	ldr	r3, [pc, #192]	@ (8000924 <main+0x118>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	2b95      	cmp	r3, #149	@ 0x95
 8000866:	d829      	bhi.n	80008bc <main+0xb0>
      {
          if (object_present == 0)
 8000868:	4b2f      	ldr	r3, [pc, #188]	@ (8000928 <main+0x11c>)
 800086a:	881b      	ldrh	r3, [r3, #0]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d14a      	bne.n	8000906 <main+0xfa>
          {
              char msg[80];
              int len = snprintf(msg, sizeof(msg), "Object entered: %u cm\r\n", Distance);
 8000870:	4b2c      	ldr	r3, [pc, #176]	@ (8000924 <main+0x118>)
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	1d38      	adds	r0, r7, #4
 8000876:	4a2d      	ldr	r2, [pc, #180]	@ (800092c <main+0x120>)
 8000878:	2150      	movs	r1, #80	@ 0x50
 800087a:	f005 f833 	bl	80058e4 <sniprintf>
 800087e:	65b8      	str	r0, [r7, #88]	@ 0x58
              if (len > 0)
 8000880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000882:	2b00      	cmp	r3, #0
 8000884:	dd12      	ble.n	80008ac <main+0xa0>
              {
                  HAL_UART_Transmit(&huart2, (uint8_t *)msg, (uint16_t)len, 100);
 8000886:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000888:	b29a      	uxth	r2, r3
 800088a:	1d39      	adds	r1, r7, #4
 800088c:	2364      	movs	r3, #100	@ 0x64
 800088e:	4828      	ldr	r0, [pc, #160]	@ (8000930 <main+0x124>)
 8000890:	f004 faca 	bl	8004e28 <HAL_UART_Transmit>
                  flash_write(cnt, 0, (uint32_t)len, (uint8_t *)msg); // write then increment
 8000894:	f897 005f 	ldrb.w	r0, [r7, #95]	@ 0x5f
 8000898:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	2100      	movs	r1, #0
 800089e:	f000 fcf9 	bl	8001294 <flash_write>
                  cnt++;
 80008a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80008a6:	3301      	adds	r3, #1
 80008a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
              }

              last_d = Distance;
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <main+0x118>)
 80008ae:	881b      	ldrh	r3, [r3, #0]
 80008b0:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
              object_present = 1;
 80008b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <main+0x11c>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	801a      	strh	r2, [r3, #0]
          if (object_present == 0)
 80008ba:	e024      	b.n	8000906 <main+0xfa>
          }
      }
      else
      {
          if (object_present == 1)
 80008bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000928 <main+0x11c>)
 80008be:	881b      	ldrh	r3, [r3, #0]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d120      	bne.n	8000906 <main+0xfa>
          {
              char msg[80];
              int len = snprintf(msg, sizeof(msg), "Object removed: %u cm\r\n", last_d);
 80008c4:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80008c8:	1d38      	adds	r0, r7, #4
 80008ca:	4a1a      	ldr	r2, [pc, #104]	@ (8000934 <main+0x128>)
 80008cc:	2150      	movs	r1, #80	@ 0x50
 80008ce:	f005 f809 	bl	80058e4 <sniprintf>
 80008d2:	6578      	str	r0, [r7, #84]	@ 0x54
              if (len > 0)
 80008d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	dd12      	ble.n	8000900 <main+0xf4>
              {
                  HAL_UART_Transmit(&huart2, (uint8_t *)msg, (uint16_t)len, 100);
 80008da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008dc:	b29a      	uxth	r2, r3
 80008de:	1d39      	adds	r1, r7, #4
 80008e0:	2364      	movs	r3, #100	@ 0x64
 80008e2:	4813      	ldr	r0, [pc, #76]	@ (8000930 <main+0x124>)
 80008e4:	f004 faa0 	bl	8004e28 <HAL_UART_Transmit>
                  flash_write(cnt, 0, (uint32_t)len, (uint8_t *)msg); // write then increment
 80008e8:	f897 005f 	ldrb.w	r0, [r7, #95]	@ 0x5f
 80008ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2100      	movs	r1, #0
 80008f2:	f000 fccf 	bl	8001294 <flash_write>
                  cnt++;
 80008f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80008fa:	3301      	adds	r3, #1
 80008fc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
              }

              object_present = 0;
 8000900:	4b09      	ldr	r3, [pc, #36]	@ (8000928 <main+0x11c>)
 8000902:	2200      	movs	r2, #0
 8000904:	801a      	strh	r2, [r3, #0]
          }
      }

      if (cnt >= 10) cnt = 0; /* simple circular 10-page buffer */
 8000906:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800090a:	2b09      	cmp	r3, #9
 800090c:	d902      	bls.n	8000914 <main+0x108>
 800090e:	2300      	movs	r3, #0
 8000910:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      HAL_Delay(200);
 8000914:	20c8      	movs	r0, #200	@ 0xc8
 8000916:	f000 fe95 	bl	8001644 <HAL_Delay>
      Distance = HCSR04_Read();
 800091a:	e797      	b.n	800084c <main+0x40>
 800091c:	200000dc 	.word	0x200000dc
 8000920:	200002c4 	.word	0x200002c4
 8000924:	200001be 	.word	0x200001be
 8000928:	200001c0 	.word	0x200001c0
 800092c:	08006290 	.word	0x08006290
 8000930:	20000128 	.word	0x20000128
 8000934:	080062a8 	.word	0x080062a8

08000938 <SystemClock_Config>:
}

/* ---------------- System and Peripheral Initialization -------------------- */

void SystemClock_Config(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b096      	sub	sp, #88	@ 0x58
 800093c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	2244      	movs	r2, #68	@ 0x44
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f005 f802 	bl	8005950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800094c:	463b      	mov	r3, r7
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
 8000952:	605a      	str	r2, [r3, #4]
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	60da      	str	r2, [r3, #12]
 8000958:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800095a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800095e:	f001 f98f 	bl	8001c80 <HAL_PWREx_ControlVoltageScaling>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000968:	f000 f9a8 	bl	8000cbc <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800096c:	2302      	movs	r3, #2
 800096e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000970:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000974:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000976:	2310      	movs	r3, #16
 8000978:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097a:	2302      	movs	r3, #2
 800097c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800097e:	2302      	movs	r3, #2
 8000980:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000982:	2301      	movs	r3, #1
 8000984:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000986:	230a      	movs	r3, #10
 8000988:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800098a:	2307      	movs	r3, #7
 800098c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800098e:	2302      	movs	r3, #2
 8000990:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000992:	2302      	movs	r3, #2
 8000994:	657b      	str	r3, [r7, #84]	@ 0x54

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	4618      	mov	r0, r3
 800099c:	f001 f9c6 	bl	8001d2c <HAL_RCC_OscConfig>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x72>
 80009a6:	f000 f989 	bl	8000cbc <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009aa:	230f      	movs	r3, #15
 80009ac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ae:	2303      	movs	r3, #3
 80009b0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b2:	2300      	movs	r3, #0
 80009b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) Error_Handler();
 80009be:	463b      	mov	r3, r7
 80009c0:	2104      	movs	r1, #4
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 fd8e 	bl	80024e4 <HAL_RCC_ClockConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0x9a>
 80009ce:	f000 f975 	bl	8000cbc <Error_Handler>
}
 80009d2:	bf00      	nop
 80009d4:	3758      	adds	r7, #88	@ 0x58
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
	...

080009dc <MX_SPI2_Init>:

static void MX_SPI2_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* SPI2 init - master mode */
  hspi2.Instance = SPI2;
 80009e0:	4b16      	ldr	r3, [pc, #88]	@ (8000a3c <MX_SPI2_Init+0x60>)
 80009e2:	4a17      	ldr	r2, [pc, #92]	@ (8000a40 <MX_SPI2_Init+0x64>)
 80009e4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009e6:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <MX_SPI2_Init+0x60>)
 80009e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009ec:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009ee:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <MX_SPI2_Init+0x60>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <MX_SPI2_Init+0x60>)
 80009f6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009fa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <MX_SPI2_Init+0x60>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a0e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a10:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a12:	2220      	movs	r2, #32
 8000a14:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a1c:	4b07      	ldr	r3, [pc, #28]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a22:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (HAL_SPI_Init(&hspi2) != HAL_OK) Error_Handler();
 8000a28:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <MX_SPI2_Init+0x60>)
 8000a2a:	f002 fc3b 	bl	80032a4 <HAL_SPI_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_SPI2_Init+0x5c>
 8000a34:	f000 f942 	bl	8000cbc <Error_Handler>
}
 8000a38:	bf00      	nop
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000078 	.word	0x20000078
 8000a40:	40003800 	.word	0x40003800

08000a44 <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b088      	sub	sp, #32
 8000a48:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	2200      	movs	r2, #0
 8000a50:	601a      	str	r2, [r3, #0]
 8000a52:	605a      	str	r2, [r3, #4]
 8000a54:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a56:	1d3b      	adds	r3, r7, #4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]

  htim1.Instance = TIM1;
 8000a62:	4b20      	ldr	r3, [pc, #128]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a64:	4a20      	ldr	r2, [pc, #128]	@ (8000ae8 <MX_TIM1_Init+0xa4>)
 8000a66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80 - 1;
 8000a68:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a6a:	224f      	movs	r2, #79	@ 0x4f
 8000a6c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535 - 1;
 8000a74:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a76:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000a7a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a7c:	4b19      	ldr	r3, [pc, #100]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a82:	4b18      	ldr	r3, [pc, #96]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	615a      	str	r2, [r3, #20]

  if (HAL_TIM_IC_Init(&htim1) != HAL_OK) Error_Handler();
 8000a88:	4816      	ldr	r0, [pc, #88]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000a8a:	f003 fb37 	bl	80040fc <HAL_TIM_IC_Init>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM1_Init+0x54>
 8000a94:	f000 f912 	bl	8000cbc <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK) Error_Handler();
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	480f      	ldr	r0, [pc, #60]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000aa8:	f004 f8ca 	bl	8004c40 <HAL_TIMEx_MasterConfigSynchronization>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM1_Init+0x72>
 8000ab2:	f000 f903 	bl	8000cbc <Error_Handler>

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000aba:	2301      	movs	r3, #1
 8000abc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) Error_Handler();
 8000ac6:	1d3b      	adds	r3, r7, #4
 8000ac8:	2200      	movs	r2, #0
 8000aca:	4619      	mov	r1, r3
 8000acc:	4805      	ldr	r0, [pc, #20]	@ (8000ae4 <MX_TIM1_Init+0xa0>)
 8000ace:	f003 fdbe 	bl	800464e <HAL_TIM_IC_ConfigChannel>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <MX_TIM1_Init+0x98>
 8000ad8:	f000 f8f0 	bl	8000cbc <Error_Handler>
}
 8000adc:	bf00      	nop
 8000ade:	3720      	adds	r7, #32
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	200000dc 	.word	0x200000dc
 8000ae8:	40012c00 	.word	0x40012c00

08000aec <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8000af0:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000af2:	4a13      	ldr	r2, [pc, #76]	@ (8000b40 <MX_USART2_UART_Init+0x54>)
 8000af4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000af6:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000af8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000afc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000afe:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b10:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b12:	220c      	movs	r2, #12
 8000b14:	615a      	str	r2, [r3, #20]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 8000b28:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <MX_USART2_UART_Init+0x50>)
 8000b2a:	f004 f92f 	bl	8004d8c <HAL_UART_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_USART2_UART_Init+0x4c>
 8000b34:	f000 f8c2 	bl	8000cbc <Error_Handler>
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20000128 	.word	0x20000128
 8000b40:	40004400 	.word	0x40004400

08000b44 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	@ 0x28
 8000b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]

  /* GPIO Clocks */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b5a:	4b55      	ldr	r3, [pc, #340]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	4a54      	ldr	r2, [pc, #336]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b60:	f043 0304 	orr.w	r3, r3, #4
 8000b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b66:	4b52      	ldr	r3, [pc, #328]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	f003 0304 	and.w	r3, r3, #4
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b72:	4b4f      	ldr	r3, [pc, #316]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	4a4e      	ldr	r2, [pc, #312]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7e:	4b4c      	ldr	r3, [pc, #304]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8a:	4b49      	ldr	r3, [pc, #292]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	4a48      	ldr	r2, [pc, #288]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b96:	4b46      	ldr	r3, [pc, #280]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba2:	4b43      	ldr	r3, [pc, #268]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	4a42      	ldr	r2, [pc, #264]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000ba8:	f043 0302 	orr.w	r3, r3, #2
 8000bac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bae:	4b40      	ldr	r3, [pc, #256]	@ (8000cb0 <MX_GPIO_Init+0x16c>)
 8000bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /* Configure Button B1 : PC13 (EXTI) */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bc0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bca:	f107 0314 	add.w	r3, r7, #20
 8000bce:	4619      	mov	r1, r3
 8000bd0:	4838      	ldr	r0, [pc, #224]	@ (8000cb4 <MX_GPIO_Init+0x170>)
 8000bd2:	f000 fe6d 	bl	80018b0 <HAL_GPIO_Init>

  /* Enable EXTI IRQ */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	2100      	movs	r1, #0
 8000bda:	2028      	movs	r0, #40	@ 0x28
 8000bdc:	f000 fe31 	bl	8001842 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000be0:	2028      	movs	r0, #40	@ 0x28
 8000be2:	f000 fe4a 	bl	800187a <HAL_NVIC_EnableIRQ>

  /* Configure TRIG pin PB15 (output) */
  GPIO_InitStruct.Pin = TRIG_PIN;
 8000be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_PORT, &GPIO_InitStruct);
 8000bf8:	f107 0314 	add.w	r3, r7, #20
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	482e      	ldr	r0, [pc, #184]	@ (8000cb8 <MX_GPIO_Init+0x174>)
 8000c00:	f000 fe56 	bl	80018b0 <HAL_GPIO_Init>

  /* Configure TIM1 CH1 input PA8 (AF) */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0a:	2302      	movs	r3, #2
 8000c0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	2300      	movs	r3, #0
 8000c14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c16:	2301      	movs	r3, #1
 8000c18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	f107 0314 	add.w	r3, r7, #20
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c24:	f000 fe44 	bl	80018b0 <HAL_GPIO_Init>
     MOSI -> PC3  (AF)  <--- important (you chose PC3)
     CS   -> PB12  (GPIO output) - manage manually in your SPI helper (csLOW()/csHIGH())
  -------------------------------------------------*/

  /* SPI2 SCK PB13, MISO PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14;
 8000c28:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000c2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	2303      	movs	r3, #3
 8000c38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c3a:	2305      	movs	r3, #5
 8000c3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4619      	mov	r1, r3
 8000c44:	481c      	ldr	r0, [pc, #112]	@ (8000cb8 <MX_GPIO_Init+0x174>)
 8000c46:	f000 fe33 	bl	80018b0 <HAL_GPIO_Init>

  /* SPI2 MOSI PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c4a:	2308      	movs	r3, #8
 8000c4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c56:	2303      	movs	r3, #3
 8000c58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c5a:	2305      	movs	r3, #5
 8000c5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c5e:	f107 0314 	add.w	r3, r7, #20
 8000c62:	4619      	mov	r1, r3
 8000c64:	4813      	ldr	r0, [pc, #76]	@ (8000cb4 <MX_GPIO_Init+0x170>)
 8000c66:	f000 fe23 	bl	80018b0 <HAL_GPIO_Init>

  /* SPI2 CS PB12 as GPIO output */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000c6a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c70:	2301      	movs	r3, #1
 8000c72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7c:	f107 0314 	add.w	r3, r7, #20
 8000c80:	4619      	mov	r1, r3
 8000c82:	480d      	ldr	r0, [pc, #52]	@ (8000cb8 <MX_GPIO_Init+0x174>)
 8000c84:	f000 fe14 	bl	80018b0 <HAL_GPIO_Init>

  /* Optionally configure LED pin (LD2) if present */
#ifdef LD2_Pin
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c88:	2320      	movs	r3, #32
 8000c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c98:	f107 0314 	add.w	r3, r7, #20
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ca2:	f000 fe05 	bl	80018b0 <HAL_GPIO_Init>
#endif
}
 8000ca6:	bf00      	nop
 8000ca8:	3728      	adds	r7, #40	@ 0x28
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	48000800 	.word	0x48000800
 8000cb8:	48000400 	.word	0x48000400

08000cbc <Error_Handler>:

void Error_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cc0:	b672      	cpsid	i
}
 8000cc2:	bf00      	nop
  __disable_irq();
  while (1) { }
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <Error_Handler+0x8>

08000cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cce:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <HAL_MspInit+0x44>)
 8000cd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8000d0c <HAL_MspInit+0x44>)
 8000cd4:	f043 0301 	orr.w	r3, r3, #1
 8000cd8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <HAL_MspInit+0x44>)
 8000cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ce6:	4b09      	ldr	r3, [pc, #36]	@ (8000d0c <HAL_MspInit+0x44>)
 8000ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cea:	4a08      	ldr	r2, [pc, #32]	@ (8000d0c <HAL_MspInit+0x44>)
 8000cec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cf2:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <HAL_MspInit+0x44>)
 8000cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cfa:	603b      	str	r3, [r7, #0]
 8000cfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	370c      	adds	r7, #12
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	40021000 	.word	0x40021000

08000d10 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08a      	sub	sp, #40	@ 0x28
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d18:	f107 0314 	add.w	r3, r7, #20
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]
 8000d26:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a25      	ldr	r2, [pc, #148]	@ (8000dc4 <HAL_SPI_MspInit+0xb4>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d144      	bne.n	8000dbc <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d32:	4b25      	ldr	r3, [pc, #148]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d36:	4a24      	ldr	r2, [pc, #144]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d3c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d3e:	4b22      	ldr	r3, [pc, #136]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d46:	613b      	str	r3, [r7, #16]
 8000d48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4e:	4a1e      	ldr	r2, [pc, #120]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d56:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5a:	f003 0304 	and.w	r3, r3, #4
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d66:	4a18      	ldr	r2, [pc, #96]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d68:	f043 0302 	orr.w	r3, r3, #2
 8000d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d6e:	4b16      	ldr	r3, [pc, #88]	@ (8000dc8 <HAL_SPI_MspInit+0xb8>)
 8000d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d7a:	230c      	movs	r3, #12
 8000d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d8a:	2305      	movs	r3, #5
 8000d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <HAL_SPI_MspInit+0xbc>)
 8000d96:	f000 fd8b 	bl	80018b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da0:	2302      	movs	r3, #2
 8000da2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da8:	2303      	movs	r3, #3
 8000daa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dac:	2305      	movs	r3, #5
 8000dae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db0:	f107 0314 	add.w	r3, r7, #20
 8000db4:	4619      	mov	r1, r3
 8000db6:	4806      	ldr	r0, [pc, #24]	@ (8000dd0 <HAL_SPI_MspInit+0xc0>)
 8000db8:	f000 fd7a 	bl	80018b0 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000dbc:	bf00      	nop
 8000dbe:	3728      	adds	r7, #40	@ 0x28
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	40003800 	.word	0x40003800
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	48000800 	.word	0x48000800
 8000dd0:	48000400 	.word	0x48000400

08000dd4 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08a      	sub	sp, #40	@ 0x28
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	4a1c      	ldr	r2, [pc, #112]	@ (8000e64 <HAL_TIM_IC_MspInit+0x90>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d131      	bne.n	8000e5a <HAL_TIM_IC_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000df6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <HAL_TIM_IC_MspInit+0x94>)
 8000df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dfa:	4a1b      	ldr	r2, [pc, #108]	@ (8000e68 <HAL_TIM_IC_MspInit+0x94>)
 8000dfc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e00:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e02:	4b19      	ldr	r3, [pc, #100]	@ (8000e68 <HAL_TIM_IC_MspInit+0x94>)
 8000e04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <HAL_TIM_IC_MspInit+0x94>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e12:	4a15      	ldr	r2, [pc, #84]	@ (8000e68 <HAL_TIM_IC_MspInit+0x94>)
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e1a:	4b13      	ldr	r3, [pc, #76]	@ (8000e68 <HAL_TIM_IC_MspInit+0x94>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3c:	f107 0314 	add.w	r3, r7, #20
 8000e40:	4619      	mov	r1, r3
 8000e42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e46:	f000 fd33 	bl	80018b0 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	201b      	movs	r0, #27
 8000e50:	f000 fcf7 	bl	8001842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000e54:	201b      	movs	r0, #27
 8000e56:	f000 fd10 	bl	800187a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000e5a:	bf00      	nop
 8000e5c:	3728      	adds	r7, #40	@ 0x28
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40012c00 	.word	0x40012c00
 8000e68:	40021000 	.word	0x40021000

08000e6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b0ac      	sub	sp, #176	@ 0xb0
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	2288      	movs	r2, #136	@ 0x88
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f004 fd5f 	bl	8005950 <memset>
  if(huart->Instance==USART2)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a21      	ldr	r2, [pc, #132]	@ (8000f1c <HAL_UART_MspInit+0xb0>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d13b      	bne.n	8000f14 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f001 fd3f 	bl	800292c <HAL_RCCEx_PeriphCLKConfig>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d001      	beq.n	8000eb8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000eb4:	f7ff ff02 	bl	8000cbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eb8:	4b19      	ldr	r3, [pc, #100]	@ (8000f20 <HAL_UART_MspInit+0xb4>)
 8000eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ebc:	4a18      	ldr	r2, [pc, #96]	@ (8000f20 <HAL_UART_MspInit+0xb4>)
 8000ebe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ec4:	4b16      	ldr	r3, [pc, #88]	@ (8000f20 <HAL_UART_MspInit+0xb4>)
 8000ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ecc:	613b      	str	r3, [r7, #16]
 8000ece:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed0:	4b13      	ldr	r3, [pc, #76]	@ (8000f20 <HAL_UART_MspInit+0xb4>)
 8000ed2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ed4:	4a12      	ldr	r2, [pc, #72]	@ (8000f20 <HAL_UART_MspInit+0xb4>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000edc:	4b10      	ldr	r3, [pc, #64]	@ (8000f20 <HAL_UART_MspInit+0xb4>)
 8000ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	60fb      	str	r3, [r7, #12]
 8000ee6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ee8:	230c      	movs	r3, #12
 8000eea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efa:	2303      	movs	r3, #3
 8000efc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f00:	2307      	movs	r3, #7
 8000f02:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f10:	f000 fcce 	bl	80018b0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f14:	bf00      	nop
 8000f16:	37b0      	adds	r7, #176	@ 0xb0
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40004400 	.word	0x40004400
 8000f20:	40021000 	.word	0x40021000

08000f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <NMI_Handler+0x4>

08000f2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f30:	bf00      	nop
 8000f32:	e7fd      	b.n	8000f30 <HardFault_Handler+0x4>

08000f34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f38:	bf00      	nop
 8000f3a:	e7fd      	b.n	8000f38 <MemManage_Handler+0x4>

08000f3c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <BusFault_Handler+0x4>

08000f44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <UsageFault_Handler+0x4>

08000f4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr

08000f5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f5e:	bf00      	nop
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f7a:	f000 fb43 	bl	8001604 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f7e:	bf00      	nop
 8000f80:	bd80      	pop	{r7, pc}
	...

08000f84 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f88:	4802      	ldr	r0, [pc, #8]	@ (8000f94 <TIM1_CC_IRQHandler+0x10>)
 8000f8a:	f003 fa59 	bl	8004440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000f8e:	bf00      	nop
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200000dc 	.word	0x200000dc

08000f98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000f9c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000fa0:	f000 fe48 	bl	8001c34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fb0:	4a14      	ldr	r2, [pc, #80]	@ (8001004 <_sbrk+0x5c>)
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <_sbrk+0x60>)
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <_sbrk+0x64>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d102      	bne.n	8000fca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fc4:	4b11      	ldr	r3, [pc, #68]	@ (800100c <_sbrk+0x64>)
 8000fc6:	4a12      	ldr	r2, [pc, #72]	@ (8001010 <_sbrk+0x68>)
 8000fc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fca:	4b10      	ldr	r3, [pc, #64]	@ (800100c <_sbrk+0x64>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d207      	bcs.n	8000fe8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fd8:	f004 fcc2 	bl	8005960 <__errno>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	220c      	movs	r2, #12
 8000fe0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe6:	e009      	b.n	8000ffc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fe8:	4b08      	ldr	r3, [pc, #32]	@ (800100c <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fee:	4b07      	ldr	r3, [pc, #28]	@ (800100c <_sbrk+0x64>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4413      	add	r3, r2
 8000ff6:	4a05      	ldr	r2, [pc, #20]	@ (800100c <_sbrk+0x64>)
 8000ff8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20018000 	.word	0x20018000
 8001008:	00000400 	.word	0x00000400
 800100c:	200002c8 	.word	0x200002c8
 8001010:	20000418 	.word	0x20000418

08001014 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001018:	4b06      	ldr	r3, [pc, #24]	@ (8001034 <SystemInit+0x20>)
 800101a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800101e:	4a05      	ldr	r2, [pc, #20]	@ (8001034 <SystemInit+0x20>)
 8001020:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001024:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <SPI_Write>:
#define csHIGH()  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET)

/* ---------- SPI Helpers ---------- */

void SPI_Write(uint8_t *data, uint16_t size)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	460b      	mov	r3, r1
 8001042:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&hspi2, data, size, 100);
 8001044:	887a      	ldrh	r2, [r7, #2]
 8001046:	2364      	movs	r3, #100	@ 0x64
 8001048:	6879      	ldr	r1, [r7, #4]
 800104a:	4803      	ldr	r0, [pc, #12]	@ (8001058 <SPI_Write+0x20>)
 800104c:	f002 f9cd 	bl	80033ea <HAL_SPI_Transmit>
}
 8001050:	bf00      	nop
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	20000078 	.word	0x20000078

0800105c <SPI_Read>:

void SPI_Read(uint8_t *data, uint16_t size)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(&hspi2, data, size, 100);
 8001068:	887a      	ldrh	r2, [r7, #2]
 800106a:	2364      	movs	r3, #100	@ 0x64
 800106c:	6879      	ldr	r1, [r7, #4]
 800106e:	4803      	ldr	r0, [pc, #12]	@ (800107c <SPI_Read+0x20>)
 8001070:	f002 fb31 	bl	80036d6 <HAL_SPI_Receive>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000078 	.word	0x20000078

08001080 <write_enable>:

/* ---------- Write Enable / Disable ---------- */

void write_enable(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
    uint8_t cmd = 0x06;
 8001086:	2306      	movs	r3, #6
 8001088:	71fb      	strb	r3, [r7, #7]
    csLOW();
 800108a:	2200      	movs	r2, #0
 800108c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001090:	4808      	ldr	r0, [pc, #32]	@ (80010b4 <write_enable+0x34>)
 8001092:	f000 fdb7 	bl	8001c04 <HAL_GPIO_WritePin>
    SPI_Write(&cmd, 1);
 8001096:	1dfb      	adds	r3, r7, #7
 8001098:	2101      	movs	r1, #1
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff ffcc 	bl	8001038 <SPI_Write>
    csHIGH();
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010a6:	4803      	ldr	r0, [pc, #12]	@ (80010b4 <write_enable+0x34>)
 80010a8:	f000 fdac 	bl	8001c04 <HAL_GPIO_WritePin>
}
 80010ac:	bf00      	nop
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	48000400 	.word	0x48000400

080010b8 <write_disable>:

void write_disable(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
    uint8_t cmd = 0x04;
 80010be:	2304      	movs	r3, #4
 80010c0:	71fb      	strb	r3, [r7, #7]
    csLOW();
 80010c2:	2200      	movs	r2, #0
 80010c4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010c8:	4808      	ldr	r0, [pc, #32]	@ (80010ec <write_disable+0x34>)
 80010ca:	f000 fd9b 	bl	8001c04 <HAL_GPIO_WritePin>
    SPI_Write(&cmd, 1);
 80010ce:	1dfb      	adds	r3, r7, #7
 80010d0:	2101      	movs	r1, #1
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff ffb0 	bl	8001038 <SPI_Write>
    csHIGH();
 80010d8:	2201      	movs	r2, #1
 80010da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010de:	4803      	ldr	r0, [pc, #12]	@ (80010ec <write_disable+0x34>)
 80010e0:	f000 fd90 	bl	8001c04 <HAL_GPIO_WritePin>
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	48000400 	.word	0x48000400

080010f0 <Flash_ReadStatus>:

/* ---------- Read Status ---------- */

uint8_t Flash_ReadStatus(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
    uint8_t cmd = 0x05;
 80010f6:	2305      	movs	r3, #5
 80010f8:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    csLOW();
 80010fa:	2200      	movs	r2, #0
 80010fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001100:	480b      	ldr	r0, [pc, #44]	@ (8001130 <Flash_ReadStatus+0x40>)
 8001102:	f000 fd7f 	bl	8001c04 <HAL_GPIO_WritePin>
    SPI_Write(&cmd, 1);
 8001106:	1dfb      	adds	r3, r7, #7
 8001108:	2101      	movs	r1, #1
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ff94 	bl	8001038 <SPI_Write>
    SPI_Read(&status, 1);
 8001110:	1dbb      	adds	r3, r7, #6
 8001112:	2101      	movs	r1, #1
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ffa1 	bl	800105c <SPI_Read>
    csHIGH();
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001120:	4803      	ldr	r0, [pc, #12]	@ (8001130 <Flash_ReadStatus+0x40>)
 8001122:	f000 fd6f 	bl	8001c04 <HAL_GPIO_WritePin>

    return status;
 8001126:	79bb      	ldrb	r3, [r7, #6]
}
 8001128:	4618      	mov	r0, r3
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	48000400 	.word	0x48000400

08001134 <W25Q_RESET>:

/* ---------- Reset Flash ---------- */

void W25Q_RESET(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
    uint8_t cmd1 = 0x66;
 800113a:	2366      	movs	r3, #102	@ 0x66
 800113c:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd2 = 0x99;
 800113e:	2399      	movs	r3, #153	@ 0x99
 8001140:	71bb      	strb	r3, [r7, #6]

    csLOW(); SPI_Write(&cmd1, 1); csHIGH();
 8001142:	2200      	movs	r2, #0
 8001144:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001148:	4814      	ldr	r0, [pc, #80]	@ (800119c <W25Q_RESET+0x68>)
 800114a:	f000 fd5b 	bl	8001c04 <HAL_GPIO_WritePin>
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	2101      	movs	r1, #1
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff70 	bl	8001038 <SPI_Write>
 8001158:	2201      	movs	r2, #1
 800115a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800115e:	480f      	ldr	r0, [pc, #60]	@ (800119c <W25Q_RESET+0x68>)
 8001160:	f000 fd50 	bl	8001c04 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8001164:	2002      	movs	r0, #2
 8001166:	f000 fa6d 	bl	8001644 <HAL_Delay>

    csLOW(); SPI_Write(&cmd2, 1); csHIGH();
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001170:	480a      	ldr	r0, [pc, #40]	@ (800119c <W25Q_RESET+0x68>)
 8001172:	f000 fd47 	bl	8001c04 <HAL_GPIO_WritePin>
 8001176:	1dbb      	adds	r3, r7, #6
 8001178:	2101      	movs	r1, #1
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ff5c 	bl	8001038 <SPI_Write>
 8001180:	2201      	movs	r2, #1
 8001182:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <W25Q_RESET+0x68>)
 8001188:	f000 fd3c 	bl	8001c04 <HAL_GPIO_WritePin>
    HAL_Delay(3);
 800118c:	2003      	movs	r0, #3
 800118e:	f000 fa59 	bl	8001644 <HAL_Delay>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	48000400 	.word	0x48000400

080011a0 <W25_ReadID>:

/* ---------- Read Device ID ---------- */

uint32_t W25_ReadID(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
    uint8_t cmd = 0x9F;
 80011a6:	239f      	movs	r3, #159	@ 0x9f
 80011a8:	71fb      	strb	r3, [r7, #7]
    uint8_t id[3];

    csLOW();
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b0:	480e      	ldr	r0, [pc, #56]	@ (80011ec <W25_ReadID+0x4c>)
 80011b2:	f000 fd27 	bl	8001c04 <HAL_GPIO_WritePin>
    SPI_Write(&cmd, 1);
 80011b6:	1dfb      	adds	r3, r7, #7
 80011b8:	2101      	movs	r1, #1
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff3c 	bl	8001038 <SPI_Write>
    SPI_Read(id, 3);
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	2103      	movs	r1, #3
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff49 	bl	800105c <SPI_Read>
    csHIGH();
 80011ca:	2201      	movs	r2, #1
 80011cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011d0:	4806      	ldr	r0, [pc, #24]	@ (80011ec <W25_ReadID+0x4c>)
 80011d2:	f000 fd17 	bl	8001c04 <HAL_GPIO_WritePin>

    return (id[0] << 16) | (id[1] << 8) | id[2];
 80011d6:	793b      	ldrb	r3, [r7, #4]
 80011d8:	041a      	lsls	r2, r3, #16
 80011da:	797b      	ldrb	r3, [r7, #5]
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	4313      	orrs	r3, r2
 80011e0:	79ba      	ldrb	r2, [r7, #6]
 80011e2:	4313      	orrs	r3, r2
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	48000400 	.word	0x48000400

080011f0 <Flash_Erase_Sector>:

/* ---------- SECTOR ERASE (4K) ---------- */

void Flash_Erase_Sector(uint16_t sector)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	4603      	mov	r3, r0
 80011f8:	80fb      	strh	r3, [r7, #6]
    uint32_t addr = sector * 4096;
 80011fa:	88fb      	ldrh	r3, [r7, #6]
 80011fc:	031b      	lsls	r3, r3, #12
 80011fe:	60fb      	str	r3, [r7, #12]
    uint8_t cmd[4];

    cmd[0] = 0x20;  // sector erase
 8001200:	2320      	movs	r3, #32
 8001202:	723b      	strb	r3, [r7, #8]
    cmd[1] = (addr >> 16) & 0xFF;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	0c1b      	lsrs	r3, r3, #16
 8001208:	b2db      	uxtb	r3, r3
 800120a:	727b      	strb	r3, [r7, #9]
    cmd[2] = (addr >> 8) & 0xFF;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	0a1b      	lsrs	r3, r3, #8
 8001210:	b2db      	uxtb	r3, r3
 8001212:	72bb      	strb	r3, [r7, #10]
    cmd[3] = addr & 0xFF;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	72fb      	strb	r3, [r7, #11]

    write_enable();
 800121a:	f7ff ff31 	bl	8001080 <write_enable>

    csLOW();
 800121e:	2200      	movs	r2, #0
 8001220:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001224:	480e      	ldr	r0, [pc, #56]	@ (8001260 <Flash_Erase_Sector+0x70>)
 8001226:	f000 fced 	bl	8001c04 <HAL_GPIO_WritePin>
    SPI_Write(cmd, 4);
 800122a:	f107 0308 	add.w	r3, r7, #8
 800122e:	2104      	movs	r1, #4
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff01 	bl	8001038 <SPI_Write>
    csHIGH();
 8001236:	2201      	movs	r2, #1
 8001238:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800123c:	4808      	ldr	r0, [pc, #32]	@ (8001260 <Flash_Erase_Sector+0x70>)
 800123e:	f000 fce1 	bl	8001c04 <HAL_GPIO_WritePin>

    while (Flash_ReadStatus() & 0x01);
 8001242:	bf00      	nop
 8001244:	f7ff ff54 	bl	80010f0 <Flash_ReadStatus>
 8001248:	4603      	mov	r3, r0
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f8      	bne.n	8001244 <Flash_Erase_Sector+0x54>

    write_disable();
 8001252:	f7ff ff31 	bl	80010b8 <write_disable>
}
 8001256:	bf00      	nop
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	48000400 	.word	0x48000400

08001264 <bytes_to_write>:

/* ---------- Helper: Bytes Remaining in Page ---------- */

uint32_t bytes_to_write(uint32_t size, uint16_t offset)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	807b      	strh	r3, [r7, #2]
    if (size + offset <= 256) return size;
 8001270:	887a      	ldrh	r2, [r7, #2]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4413      	add	r3, r2
 8001276:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800127a:	d801      	bhi.n	8001280 <bytes_to_write+0x1c>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	e002      	b.n	8001286 <bytes_to_write+0x22>
    return 256 - offset;
 8001280:	887b      	ldrh	r3, [r7, #2]
 8001282:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
}
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <flash_write>:

/* ---------- PAGE PROGRAM WITH AUTO-SECTOR ERASE ---------- */

void flash_write(uint32_t page, uint16_t offset, uint32_t size, uint8_t *tdata)
{
 8001294:	b590      	push	{r4, r7, lr}
 8001296:	b0cf      	sub	sp, #316	@ 0x13c
 8001298:	af00      	add	r7, sp, #0
 800129a:	f507 749c 	add.w	r4, r7, #312	@ 0x138
 800129e:	f5a4 7496 	sub.w	r4, r4, #300	@ 0x12c
 80012a2:	6020      	str	r0, [r4, #0]
 80012a4:	4608      	mov	r0, r1
 80012a6:	f507 719c 	add.w	r1, r7, #312	@ 0x138
 80012aa:	f5a1 719a 	sub.w	r1, r1, #308	@ 0x134
 80012ae:	600a      	str	r2, [r1, #0]
 80012b0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80012b4:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012be:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80012c2:	4602      	mov	r2, r0
 80012c4:	801a      	strh	r2, [r3, #0]
    uint8_t data[260];

    /* ERASE sector before write */
    uint16_t sector = page / 16;
 80012c6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	091b      	lsrs	r3, r3, #4
 80012d2:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126
    Flash_Erase_Sector(sector);
 80012d6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ff88 	bl	80011f0 <Flash_Erase_Sector>

    uint32_t startpage = page;
 80012e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012e4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    uint32_t endpage = startpage + ((size + offset - 1) / 256);
 80012ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012f2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80012f6:	881a      	ldrh	r2, [r3, #0]
 80012f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80012fc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4413      	add	r3, r2
 8001304:	3b01      	subs	r3, #1
 8001306:	0a1b      	lsrs	r3, r3, #8
 8001308:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800130c:	4413      	add	r3, r2
 800130e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    uint32_t numpages = endpage - startpage + 1;
 8001312:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8001316:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	3301      	adds	r3, #1
 800131e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    uint32_t pos = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130

    for (uint32_t p = 0; p < numpages; p++)
 8001328:	2300      	movs	r3, #0
 800132a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800132e:	e0a3      	b.n	8001478 <flash_write+0x1e4>
    {
        uint32_t memAddr = (startpage * 256) + offset;
 8001330:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001334:	021a      	lsls	r2, r3, #8
 8001336:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800133a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	4413      	add	r3, r2
 8001342:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
        uint32_t chunk = bytes_to_write(size, offset);
 8001346:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800134a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800134e:	881a      	ldrh	r2, [r3, #0]
 8001350:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001354:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001358:	4611      	mov	r1, r2
 800135a:	6818      	ldr	r0, [r3, #0]
 800135c:	f7ff ff82 	bl	8001264 <bytes_to_write>
 8001360:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

        write_enable();
 8001364:	f7ff fe8c 	bl	8001080 <write_enable>

        data[0] = 0x02;
 8001368:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800136c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001370:	2202      	movs	r2, #2
 8001372:	701a      	strb	r2, [r3, #0]
        data[1] = (memAddr >> 16) & 0xFF;
 8001374:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001378:	0c1b      	lsrs	r3, r3, #16
 800137a:	b2da      	uxtb	r2, r3
 800137c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001380:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001384:	705a      	strb	r2, [r3, #1]
        data[2] = (memAddr >> 8) & 0xFF;
 8001386:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800138a:	0a1b      	lsrs	r3, r3, #8
 800138c:	b2da      	uxtb	r2, r3
 800138e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001392:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001396:	709a      	strb	r2, [r3, #2]
        data[3] = memAddr & 0xFF;
 8001398:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800139c:	b2da      	uxtb	r2, r3
 800139e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80013a2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013a6:	70da      	strb	r2, [r3, #3]

        for (uint32_t j = 0; j < chunk; j++)
 80013a8:	2300      	movs	r3, #0
 80013aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80013ae:	e018      	b.n	80013e2 <flash_write+0x14e>
            data[4 + j] = tdata[pos + j];
 80013b0:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80013b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80013b8:	4413      	add	r3, r2
 80013ba:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80013be:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 80013c2:	6812      	ldr	r2, [r2, #0]
 80013c4:	441a      	add	r2, r3
 80013c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80013ca:	3304      	adds	r3, #4
 80013cc:	7811      	ldrb	r1, [r2, #0]
 80013ce:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80013d2:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 80013d6:	54d1      	strb	r1, [r2, r3]
        for (uint32_t j = 0; j < chunk; j++)
 80013d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80013dc:	3301      	adds	r3, #1
 80013de:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80013e2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80013e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d3e0      	bcc.n	80013b0 <flash_write+0x11c>

        csLOW();
 80013ee:	2200      	movs	r2, #0
 80013f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013f4:	4827      	ldr	r0, [pc, #156]	@ (8001494 <flash_write+0x200>)
 80013f6:	f000 fc05 	bl	8001c04 <HAL_GPIO_WritePin>
        SPI_Write(data, chunk + 4);
 80013fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80013fe:	b29b      	uxth	r3, r3
 8001400:	3304      	adds	r3, #4
 8001402:	b29a      	uxth	r2, r3
 8001404:	f107 0310 	add.w	r3, r7, #16
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fe14 	bl	8001038 <SPI_Write>
        csHIGH();
 8001410:	2201      	movs	r2, #1
 8001412:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001416:	481f      	ldr	r0, [pc, #124]	@ (8001494 <flash_write+0x200>)
 8001418:	f000 fbf4 	bl	8001c04 <HAL_GPIO_WritePin>

        while (Flash_ReadStatus() & 0x01);
 800141c:	bf00      	nop
 800141e:	f7ff fe67 	bl	80010f0 <Flash_ReadStatus>
 8001422:	4603      	mov	r3, r0
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1f8      	bne.n	800141e <flash_write+0x18a>

        write_disable();
 800142c:	f7ff fe44 	bl	80010b8 <write_disable>

        pos += chunk;
 8001430:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8001434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001438:	4413      	add	r3, r2
 800143a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
        size -= chunk;
 800143e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001442:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001446:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800144a:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800144e:	6811      	ldr	r1, [r2, #0]
 8001450:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001454:	1a8a      	subs	r2, r1, r2
 8001456:	601a      	str	r2, [r3, #0]
        offset = 0;
 8001458:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800145c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8001460:	2200      	movs	r2, #0
 8001462:	801a      	strh	r2, [r3, #0]
        startpage++;
 8001464:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001468:	3301      	adds	r3, #1
 800146a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (uint32_t p = 0; p < numpages; p++)
 800146e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001472:	3301      	adds	r3, #1
 8001474:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001478:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800147c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001480:	429a      	cmp	r2, r3
 8001482:	f4ff af55 	bcc.w	8001330 <flash_write+0x9c>
    }
}
 8001486:	bf00      	nop
 8001488:	bf00      	nop
 800148a:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800148e:	46bd      	mov	sp, r7
 8001490:	bd90      	pop	{r4, r7, pc}
 8001492:	bf00      	nop
 8001494:	48000400 	.word	0x48000400

08001498 <W25q_Read>:

/* ---------- READ (Slow Read) ---------- */

void W25q_Read(uint32_t startpage, uint8_t offset, uint32_t size, uint8_t *rData)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	607a      	str	r2, [r7, #4]
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	460b      	mov	r3, r1
 80014a6:	72fb      	strb	r3, [r7, #11]
    uint32_t memAddr = (startpage * 256) + offset;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	021a      	lsls	r2, r3, #8
 80014ac:	7afb      	ldrb	r3, [r7, #11]
 80014ae:	4413      	add	r3, r2
 80014b0:	617b      	str	r3, [r7, #20]

    uint8_t cmd[4];
    cmd[0] = 0x03;
 80014b2:	2303      	movs	r3, #3
 80014b4:	743b      	strb	r3, [r7, #16]
    cmd[1] = (memAddr >> 16) & 0xFF;
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	0c1b      	lsrs	r3, r3, #16
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	747b      	strb	r3, [r7, #17]
    cmd[2] = (memAddr >> 8) & 0xFF;
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	74bb      	strb	r3, [r7, #18]
    cmd[3] = memAddr & 0xFF;
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	74fb      	strb	r3, [r7, #19]

    csLOW();
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d2:	480c      	ldr	r0, [pc, #48]	@ (8001504 <W25q_Read+0x6c>)
 80014d4:	f000 fb96 	bl	8001c04 <HAL_GPIO_WritePin>
    SPI_Write(cmd, 4);
 80014d8:	f107 0310 	add.w	r3, r7, #16
 80014dc:	2104      	movs	r1, #4
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fdaa 	bl	8001038 <SPI_Write>
    SPI_Read(rData, size);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	4619      	mov	r1, r3
 80014ea:	6838      	ldr	r0, [r7, #0]
 80014ec:	f7ff fdb6 	bl	800105c <SPI_Read>
    csHIGH();
 80014f0:	2201      	movs	r2, #1
 80014f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014f6:	4803      	ldr	r0, [pc, #12]	@ (8001504 <W25q_Read+0x6c>)
 80014f8:	f000 fb84 	bl	8001c04 <HAL_GPIO_WritePin>
}
 80014fc:	bf00      	nop
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	48000400 	.word	0x48000400

08001508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001508:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001540 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800150c:	f7ff fd82 	bl	8001014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001510:	480c      	ldr	r0, [pc, #48]	@ (8001544 <LoopForever+0x6>)
  ldr r1, =_edata
 8001512:	490d      	ldr	r1, [pc, #52]	@ (8001548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001514:	4a0d      	ldr	r2, [pc, #52]	@ (800154c <LoopForever+0xe>)
  movs r3, #0
 8001516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001518:	e002      	b.n	8001520 <LoopCopyDataInit>

0800151a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800151a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800151c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151e:	3304      	adds	r3, #4

08001520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001524:	d3f9      	bcc.n	800151a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001526:	4a0a      	ldr	r2, [pc, #40]	@ (8001550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001528:	4c0a      	ldr	r4, [pc, #40]	@ (8001554 <LoopForever+0x16>)
  movs r3, #0
 800152a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800152c:	e001      	b.n	8001532 <LoopFillZerobss>

0800152e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001530:	3204      	adds	r2, #4

08001532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001534:	d3fb      	bcc.n	800152e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001536:	f004 fa19 	bl	800596c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800153a:	f7ff f967 	bl	800080c <main>

0800153e <LoopForever>:

LoopForever:
    b LoopForever
 800153e:	e7fe      	b.n	800153e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001540:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001548:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800154c:	0800634c 	.word	0x0800634c
  ldr r2, =_sbss
 8001550:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001554:	20000418 	.word	0x20000418

08001558 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001558:	e7fe      	b.n	8001558 <ADC1_2_IRQHandler>

0800155a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001560:	2300      	movs	r3, #0
 8001562:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001564:	2003      	movs	r0, #3
 8001566:	f000 f961 	bl	800182c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800156a:	200f      	movs	r0, #15
 800156c:	f000 f80e 	bl	800158c <HAL_InitTick>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	71fb      	strb	r3, [r7, #7]
 800157a:	e001      	b.n	8001580 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800157c:	f7ff fba4 	bl	8000cc8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001580:	79fb      	ldrb	r3, [r7, #7]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001594:	2300      	movs	r3, #0
 8001596:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001598:	4b17      	ldr	r3, [pc, #92]	@ (80015f8 <HAL_InitTick+0x6c>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d023      	beq.n	80015e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015a0:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <HAL_InitTick+0x70>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	4b14      	ldr	r3, [pc, #80]	@ (80015f8 <HAL_InitTick+0x6c>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	4619      	mov	r1, r3
 80015aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80015b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015b6:	4618      	mov	r0, r3
 80015b8:	f000 f96d 	bl	8001896 <HAL_SYSTICK_Config>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d10f      	bne.n	80015e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	d809      	bhi.n	80015dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015c8:	2200      	movs	r2, #0
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f04f 30ff 	mov.w	r0, #4294967295
 80015d0:	f000 f937 	bl	8001842 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001600 <HAL_InitTick+0x74>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6013      	str	r3, [r2, #0]
 80015da:	e007      	b.n	80015ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015dc:	2301      	movs	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
 80015e0:	e004      	b.n	80015ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	73fb      	strb	r3, [r7, #15]
 80015e6:	e001      	b.n	80015ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000008 	.word	0x20000008
 80015fc:	20000000 	.word	0x20000000
 8001600:	20000004 	.word	0x20000004

08001604 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001608:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_IncTick+0x20>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	461a      	mov	r2, r3
 800160e:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <HAL_IncTick+0x24>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4413      	add	r3, r2
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <HAL_IncTick+0x24>)
 8001616:	6013      	str	r3, [r2, #0]
}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	20000008 	.word	0x20000008
 8001628:	200002cc 	.word	0x200002cc

0800162c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  return uwTick;
 8001630:	4b03      	ldr	r3, [pc, #12]	@ (8001640 <HAL_GetTick+0x14>)
 8001632:	681b      	ldr	r3, [r3, #0]
}
 8001634:	4618      	mov	r0, r3
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	200002cc 	.word	0x200002cc

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff ffee 	bl	800162c <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d005      	beq.n	800166a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800165e:	4b0a      	ldr	r3, [pc, #40]	@ (8001688 <HAL_Delay+0x44>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	461a      	mov	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4413      	add	r3, r2
 8001668:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800166a:	bf00      	nop
 800166c:	f7ff ffde 	bl	800162c <HAL_GetTick>
 8001670:	4602      	mov	r2, r0
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	68fa      	ldr	r2, [r7, #12]
 8001678:	429a      	cmp	r2, r3
 800167a:	d8f7      	bhi.n	800166c <HAL_Delay+0x28>
  {
  }
}
 800167c:	bf00      	nop
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000008 	.word	0x20000008

0800168c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f003 0307 	and.w	r3, r3, #7
 800169a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800169c:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <__NVIC_SetPriorityGrouping+0x44>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016a2:	68ba      	ldr	r2, [r7, #8]
 80016a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016a8:	4013      	ands	r3, r2
 80016aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016be:	4a04      	ldr	r2, [pc, #16]	@ (80016d0 <__NVIC_SetPriorityGrouping+0x44>)
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	60d3      	str	r3, [r2, #12]
}
 80016c4:	bf00      	nop
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr
 80016d0:	e000ed00 	.word	0xe000ed00

080016d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d8:	4b04      	ldr	r3, [pc, #16]	@ (80016ec <__NVIC_GetPriorityGrouping+0x18>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	0a1b      	lsrs	r3, r3, #8
 80016de:	f003 0307 	and.w	r3, r3, #7
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	e000ed00 	.word	0xe000ed00

080016f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	db0b      	blt.n	800171a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	f003 021f 	and.w	r2, r3, #31
 8001708:	4907      	ldr	r1, [pc, #28]	@ (8001728 <__NVIC_EnableIRQ+0x38>)
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	095b      	lsrs	r3, r3, #5
 8001710:	2001      	movs	r0, #1
 8001712:	fa00 f202 	lsl.w	r2, r0, r2
 8001716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	e000e100 	.word	0xe000e100

0800172c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	6039      	str	r1, [r7, #0]
 8001736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173c:	2b00      	cmp	r3, #0
 800173e:	db0a      	blt.n	8001756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	b2da      	uxtb	r2, r3
 8001744:	490c      	ldr	r1, [pc, #48]	@ (8001778 <__NVIC_SetPriority+0x4c>)
 8001746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174a:	0112      	lsls	r2, r2, #4
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	440b      	add	r3, r1
 8001750:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001754:	e00a      	b.n	800176c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4908      	ldr	r1, [pc, #32]	@ (800177c <__NVIC_SetPriority+0x50>)
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	f003 030f 	and.w	r3, r3, #15
 8001762:	3b04      	subs	r3, #4
 8001764:	0112      	lsls	r2, r2, #4
 8001766:	b2d2      	uxtb	r2, r2
 8001768:	440b      	add	r3, r1
 800176a:	761a      	strb	r2, [r3, #24]
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000e100 	.word	0xe000e100
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001780:	b480      	push	{r7}
 8001782:	b089      	sub	sp, #36	@ 0x24
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f003 0307 	and.w	r3, r3, #7
 8001792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	f1c3 0307 	rsb	r3, r3, #7
 800179a:	2b04      	cmp	r3, #4
 800179c:	bf28      	it	cs
 800179e:	2304      	movcs	r3, #4
 80017a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3304      	adds	r3, #4
 80017a6:	2b06      	cmp	r3, #6
 80017a8:	d902      	bls.n	80017b0 <NVIC_EncodePriority+0x30>
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	3b03      	subs	r3, #3
 80017ae:	e000      	b.n	80017b2 <NVIC_EncodePriority+0x32>
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b4:	f04f 32ff 	mov.w	r2, #4294967295
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43da      	mvns	r2, r3
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	401a      	ands	r2, r3
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c8:	f04f 31ff 	mov.w	r1, #4294967295
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	fa01 f303 	lsl.w	r3, r1, r3
 80017d2:	43d9      	mvns	r1, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d8:	4313      	orrs	r3, r2
         );
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3724      	adds	r7, #36	@ 0x24
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
	...

080017e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017f8:	d301      	bcc.n	80017fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fa:	2301      	movs	r3, #1
 80017fc:	e00f      	b.n	800181e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <SysTick_Config+0x40>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3b01      	subs	r3, #1
 8001804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001806:	210f      	movs	r1, #15
 8001808:	f04f 30ff 	mov.w	r0, #4294967295
 800180c:	f7ff ff8e 	bl	800172c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001810:	4b05      	ldr	r3, [pc, #20]	@ (8001828 <SysTick_Config+0x40>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001816:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <SysTick_Config+0x40>)
 8001818:	2207      	movs	r2, #7
 800181a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	e000e010 	.word	0xe000e010

0800182c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff ff29 	bl	800168c <__NVIC_SetPriorityGrouping>
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b086      	sub	sp, #24
 8001846:	af00      	add	r7, sp, #0
 8001848:	4603      	mov	r3, r0
 800184a:	60b9      	str	r1, [r7, #8]
 800184c:	607a      	str	r2, [r7, #4]
 800184e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001854:	f7ff ff3e 	bl	80016d4 <__NVIC_GetPriorityGrouping>
 8001858:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	68b9      	ldr	r1, [r7, #8]
 800185e:	6978      	ldr	r0, [r7, #20]
 8001860:	f7ff ff8e 	bl	8001780 <NVIC_EncodePriority>
 8001864:	4602      	mov	r2, r0
 8001866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff5d 	bl	800172c <__NVIC_SetPriority>
}
 8001872:	bf00      	nop
 8001874:	3718      	adds	r7, #24
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	4603      	mov	r3, r0
 8001882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff31 	bl	80016f0 <__NVIC_EnableIRQ>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ffa2 	bl	80017e8 <SysTick_Config>
 80018a4:	4603      	mov	r3, r0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b087      	sub	sp, #28
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018ba:	2300      	movs	r3, #0
 80018bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018be:	e17f      	b.n	8001bc0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	2101      	movs	r1, #1
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	fa01 f303 	lsl.w	r3, r1, r3
 80018cc:	4013      	ands	r3, r2
 80018ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8171 	beq.w	8001bba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0303 	and.w	r3, r3, #3
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d005      	beq.n	80018f0 <HAL_GPIO_Init+0x40>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d130      	bne.n	8001952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	2203      	movs	r2, #3
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	43db      	mvns	r3, r3
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	68da      	ldr	r2, [r3, #12]
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4313      	orrs	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	693a      	ldr	r2, [r7, #16]
 800191e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001926:	2201      	movs	r2, #1
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43db      	mvns	r3, r3
 8001930:	693a      	ldr	r2, [r7, #16]
 8001932:	4013      	ands	r3, r2
 8001934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	091b      	lsrs	r3, r3, #4
 800193c:	f003 0201 	and.w	r2, r3, #1
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	4313      	orrs	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	f003 0303 	and.w	r3, r3, #3
 800195a:	2b03      	cmp	r3, #3
 800195c:	d118      	bne.n	8001990 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001964:	2201      	movs	r2, #1
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	08db      	lsrs	r3, r3, #3
 800197a:	f003 0201 	and.w	r2, r3, #1
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	693a      	ldr	r2, [r7, #16]
 800198e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 0303 	and.w	r3, r3, #3
 8001998:	2b03      	cmp	r3, #3
 800199a:	d017      	beq.n	80019cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	68db      	ldr	r3, [r3, #12]
 80019a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	2203      	movs	r2, #3
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	4013      	ands	r3, r2
 80019b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	693a      	ldr	r2, [r7, #16]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	693a      	ldr	r2, [r7, #16]
 80019ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	f003 0303 	and.w	r3, r3, #3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d123      	bne.n	8001a20 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	08da      	lsrs	r2, r3, #3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3208      	adds	r2, #8
 80019e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	220f      	movs	r2, #15
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	43db      	mvns	r3, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	691a      	ldr	r2, [r3, #16]
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	08da      	lsrs	r2, r3, #3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	3208      	adds	r2, #8
 8001a1a:	6939      	ldr	r1, [r7, #16]
 8001a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	43db      	mvns	r3, r3
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4013      	ands	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 0203 	and.w	r2, r3, #3
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	fa02 f303 	lsl.w	r3, r2, r3
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	693a      	ldr	r2, [r7, #16]
 8001a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f000 80ac 	beq.w	8001bba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a62:	4b5f      	ldr	r3, [pc, #380]	@ (8001be0 <HAL_GPIO_Init+0x330>)
 8001a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a66:	4a5e      	ldr	r2, [pc, #376]	@ (8001be0 <HAL_GPIO_Init+0x330>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a6e:	4b5c      	ldr	r3, [pc, #368]	@ (8001be0 <HAL_GPIO_Init+0x330>)
 8001a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60bb      	str	r3, [r7, #8]
 8001a78:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a7a:	4a5a      	ldr	r2, [pc, #360]	@ (8001be4 <HAL_GPIO_Init+0x334>)
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	089b      	lsrs	r3, r3, #2
 8001a80:	3302      	adds	r3, #2
 8001a82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a86:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	f003 0303 	and.w	r3, r3, #3
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	220f      	movs	r2, #15
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	43db      	mvns	r3, r3
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001aa4:	d025      	beq.n	8001af2 <HAL_GPIO_Init+0x242>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4f      	ldr	r2, [pc, #316]	@ (8001be8 <HAL_GPIO_Init+0x338>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d01f      	beq.n	8001aee <HAL_GPIO_Init+0x23e>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a4e      	ldr	r2, [pc, #312]	@ (8001bec <HAL_GPIO_Init+0x33c>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d019      	beq.n	8001aea <HAL_GPIO_Init+0x23a>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4d      	ldr	r2, [pc, #308]	@ (8001bf0 <HAL_GPIO_Init+0x340>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d013      	beq.n	8001ae6 <HAL_GPIO_Init+0x236>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a4c      	ldr	r2, [pc, #304]	@ (8001bf4 <HAL_GPIO_Init+0x344>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d00d      	beq.n	8001ae2 <HAL_GPIO_Init+0x232>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a4b      	ldr	r2, [pc, #300]	@ (8001bf8 <HAL_GPIO_Init+0x348>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d007      	beq.n	8001ade <HAL_GPIO_Init+0x22e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8001bfc <HAL_GPIO_Init+0x34c>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d101      	bne.n	8001ada <HAL_GPIO_Init+0x22a>
 8001ad6:	2306      	movs	r3, #6
 8001ad8:	e00c      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001ada:	2307      	movs	r3, #7
 8001adc:	e00a      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001ade:	2305      	movs	r3, #5
 8001ae0:	e008      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001ae2:	2304      	movs	r3, #4
 8001ae4:	e006      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e004      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001aea:	2302      	movs	r3, #2
 8001aec:	e002      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001aee:	2301      	movs	r3, #1
 8001af0:	e000      	b.n	8001af4 <HAL_GPIO_Init+0x244>
 8001af2:	2300      	movs	r3, #0
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	f002 0203 	and.w	r2, r2, #3
 8001afa:	0092      	lsls	r2, r2, #2
 8001afc:	4093      	lsls	r3, r2
 8001afe:	693a      	ldr	r2, [r7, #16]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b04:	4937      	ldr	r1, [pc, #220]	@ (8001be4 <HAL_GPIO_Init+0x334>)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	089b      	lsrs	r3, r3, #2
 8001b0a:	3302      	adds	r3, #2
 8001b0c:	693a      	ldr	r2, [r7, #16]
 8001b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b12:	4b3b      	ldr	r3, [pc, #236]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	4013      	ands	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b36:	4a32      	ldr	r2, [pc, #200]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b3c:	4b30      	ldr	r3, [pc, #192]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b60:	4a27      	ldr	r2, [pc, #156]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b66:	4b26      	ldr	r3, [pc, #152]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b90:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bb4:	4a12      	ldr	r2, [pc, #72]	@ (8001c00 <HAL_GPIO_Init+0x350>)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	f47f ae78 	bne.w	80018c0 <HAL_GPIO_Init+0x10>
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	bf00      	nop
 8001bd4:	371c      	adds	r7, #28
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40010000 	.word	0x40010000
 8001be8:	48000400 	.word	0x48000400
 8001bec:	48000800 	.word	0x48000800
 8001bf0:	48000c00 	.word	0x48000c00
 8001bf4:	48001000 	.word	0x48001000
 8001bf8:	48001400 	.word	0x48001400
 8001bfc:	48001800 	.word	0x48001800
 8001c00:	40010400 	.word	0x40010400

08001c04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	807b      	strh	r3, [r7, #2]
 8001c10:	4613      	mov	r3, r2
 8001c12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c14:	787b      	ldrb	r3, [r7, #1]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c1a:	887a      	ldrh	r2, [r7, #2]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c20:	e002      	b.n	8001c28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c22:	887a      	ldrh	r2, [r7, #2]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b082      	sub	sp, #8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c3e:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c40:	695a      	ldr	r2, [r3, #20]
 8001c42:	88fb      	ldrh	r3, [r7, #6]
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c4a:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c4c:	88fb      	ldrh	r3, [r7, #6]
 8001c4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c50:	88fb      	ldrh	r3, [r7, #6]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7fe fd7a 	bl	800074c <HAL_GPIO_EXTI_Callback>
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3708      	adds	r7, #8
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40010400 	.word	0x40010400

08001c64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c68:	4b04      	ldr	r3, [pc, #16]	@ (8001c7c <HAL_PWREx_GetVoltageRange+0x18>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	40007000 	.word	0x40007000

08001c80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c8e:	d130      	bne.n	8001cf2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c90:	4b23      	ldr	r3, [pc, #140]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c9c:	d038      	beq.n	8001d10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c9e:	4b20      	ldr	r3, [pc, #128]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001cae:	4b1d      	ldr	r3, [pc, #116]	@ (8001d24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2232      	movs	r2, #50	@ 0x32
 8001cb4:	fb02 f303 	mul.w	r3, r2, r3
 8001cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	0c9b      	lsrs	r3, r3, #18
 8001cc0:	3301      	adds	r3, #1
 8001cc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001cc4:	e002      	b.n	8001ccc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ccc:	4b14      	ldr	r3, [pc, #80]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd8:	d102      	bne.n	8001ce0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d1f2      	bne.n	8001cc6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ce2:	695b      	ldr	r3, [r3, #20]
 8001ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cec:	d110      	bne.n	8001d10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e00f      	b.n	8001d12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001cfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cfe:	d007      	beq.n	8001d10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d00:	4b07      	ldr	r3, [pc, #28]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d08:	4a05      	ldr	r2, [pc, #20]	@ (8001d20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3714      	adds	r7, #20
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40007000 	.word	0x40007000
 8001d24:	20000000 	.word	0x20000000
 8001d28:	431bde83 	.word	0x431bde83

08001d2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d101      	bne.n	8001d3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e3ca      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d3e:	4b97      	ldr	r3, [pc, #604]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	f003 030c 	and.w	r3, r3, #12
 8001d46:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d48:	4b94      	ldr	r3, [pc, #592]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d4a:	68db      	ldr	r3, [r3, #12]
 8001d4c:	f003 0303 	and.w	r3, r3, #3
 8001d50:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0310 	and.w	r3, r3, #16
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 80e4 	beq.w	8001f28 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d007      	beq.n	8001d76 <HAL_RCC_OscConfig+0x4a>
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	2b0c      	cmp	r3, #12
 8001d6a:	f040 808b 	bne.w	8001e84 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	f040 8087 	bne.w	8001e84 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d76:	4b89      	ldr	r3, [pc, #548]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d005      	beq.n	8001d8e <HAL_RCC_OscConfig+0x62>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e3a2      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6a1a      	ldr	r2, [r3, #32]
 8001d92:	4b82      	ldr	r3, [pc, #520]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f003 0308 	and.w	r3, r3, #8
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d004      	beq.n	8001da8 <HAL_RCC_OscConfig+0x7c>
 8001d9e:	4b7f      	ldr	r3, [pc, #508]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001da6:	e005      	b.n	8001db4 <HAL_RCC_OscConfig+0x88>
 8001da8:	4b7c      	ldr	r3, [pc, #496]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001daa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d223      	bcs.n	8001e00 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f000 fd55 	bl	800286c <RCC_SetFlashLatencyFromMSIRange>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e383      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dcc:	4b73      	ldr	r3, [pc, #460]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a72      	ldr	r2, [pc, #456]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dd2:	f043 0308 	orr.w	r3, r3, #8
 8001dd6:	6013      	str	r3, [r2, #0]
 8001dd8:	4b70      	ldr	r3, [pc, #448]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	496d      	ldr	r1, [pc, #436]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dea:	4b6c      	ldr	r3, [pc, #432]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	4968      	ldr	r1, [pc, #416]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	604b      	str	r3, [r1, #4]
 8001dfe:	e025      	b.n	8001e4c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e00:	4b66      	ldr	r3, [pc, #408]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a65      	ldr	r2, [pc, #404]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e06:	f043 0308 	orr.w	r3, r3, #8
 8001e0a:	6013      	str	r3, [r2, #0]
 8001e0c:	4b63      	ldr	r3, [pc, #396]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a1b      	ldr	r3, [r3, #32]
 8001e18:	4960      	ldr	r1, [pc, #384]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e1e:	4b5f      	ldr	r3, [pc, #380]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	495b      	ldr	r1, [pc, #364]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e32:	69bb      	ldr	r3, [r7, #24]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d109      	bne.n	8001e4c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a1b      	ldr	r3, [r3, #32]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f000 fd15 	bl	800286c <RCC_SetFlashLatencyFromMSIRange>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e343      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e4c:	f000 fc4a 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 8001e50:	4602      	mov	r2, r0
 8001e52:	4b52      	ldr	r3, [pc, #328]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	091b      	lsrs	r3, r3, #4
 8001e58:	f003 030f 	and.w	r3, r3, #15
 8001e5c:	4950      	ldr	r1, [pc, #320]	@ (8001fa0 <HAL_RCC_OscConfig+0x274>)
 8001e5e:	5ccb      	ldrb	r3, [r1, r3]
 8001e60:	f003 031f 	and.w	r3, r3, #31
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
 8001e68:	4a4e      	ldr	r2, [pc, #312]	@ (8001fa4 <HAL_RCC_OscConfig+0x278>)
 8001e6a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e6c:	4b4e      	ldr	r3, [pc, #312]	@ (8001fa8 <HAL_RCC_OscConfig+0x27c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fb8b 	bl	800158c <HAL_InitTick>
 8001e76:	4603      	mov	r3, r0
 8001e78:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d052      	beq.n	8001f26 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	e327      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	699b      	ldr	r3, [r3, #24]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d032      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e8c:	4b43      	ldr	r3, [pc, #268]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a42      	ldr	r2, [pc, #264]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001e92:	f043 0301 	orr.w	r3, r3, #1
 8001e96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e98:	f7ff fbc8 	bl	800162c <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ea0:	f7ff fbc4 	bl	800162c <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e310      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001eb2:	4b3a      	ldr	r3, [pc, #232]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f0      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ebe:	4b37      	ldr	r3, [pc, #220]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a36      	ldr	r2, [pc, #216]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ec4:	f043 0308 	orr.w	r3, r3, #8
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	4b34      	ldr	r3, [pc, #208]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	4931      	ldr	r1, [pc, #196]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001edc:	4b2f      	ldr	r3, [pc, #188]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	021b      	lsls	r3, r3, #8
 8001eea:	492c      	ldr	r1, [pc, #176]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	604b      	str	r3, [r1, #4]
 8001ef0:	e01a      	b.n	8001f28 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ef2:	4b2a      	ldr	r3, [pc, #168]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a29      	ldr	r2, [pc, #164]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001ef8:	f023 0301 	bic.w	r3, r3, #1
 8001efc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001efe:	f7ff fb95 	bl	800162c <HAL_GetTick>
 8001f02:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f04:	e008      	b.n	8001f18 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f06:	f7ff fb91 	bl	800162c <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b02      	cmp	r3, #2
 8001f12:	d901      	bls.n	8001f18 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001f14:	2303      	movs	r3, #3
 8001f16:	e2dd      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001f18:	4b20      	ldr	r3, [pc, #128]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0302 	and.w	r3, r3, #2
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1f0      	bne.n	8001f06 <HAL_RCC_OscConfig+0x1da>
 8001f24:	e000      	b.n	8001f28 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f26:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d074      	beq.n	800201e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d005      	beq.n	8001f46 <HAL_RCC_OscConfig+0x21a>
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	2b0c      	cmp	r3, #12
 8001f3e:	d10e      	bne.n	8001f5e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	2b03      	cmp	r3, #3
 8001f44:	d10b      	bne.n	8001f5e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f46:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d064      	beq.n	800201c <HAL_RCC_OscConfig+0x2f0>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d160      	bne.n	800201c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e2ba      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f66:	d106      	bne.n	8001f76 <HAL_RCC_OscConfig+0x24a>
 8001f68:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	e026      	b.n	8001fc4 <HAL_RCC_OscConfig+0x298>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f7e:	d115      	bne.n	8001fac <HAL_RCC_OscConfig+0x280>
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a05      	ldr	r2, [pc, #20]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b03      	ldr	r3, [pc, #12]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a02      	ldr	r2, [pc, #8]	@ (8001f9c <HAL_RCC_OscConfig+0x270>)
 8001f92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	e014      	b.n	8001fc4 <HAL_RCC_OscConfig+0x298>
 8001f9a:	bf00      	nop
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	080062c0 	.word	0x080062c0
 8001fa4:	20000000 	.word	0x20000000
 8001fa8:	20000004 	.word	0x20000004
 8001fac:	4ba0      	ldr	r3, [pc, #640]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a9f      	ldr	r2, [pc, #636]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8001fb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	4b9d      	ldr	r3, [pc, #628]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a9c      	ldr	r2, [pc, #624]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8001fbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d013      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fcc:	f7ff fb2e 	bl	800162c <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd4:	f7ff fb2a 	bl	800162c <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b64      	cmp	r3, #100	@ 0x64
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e276      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fe6:	4b92      	ldr	r3, [pc, #584]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d0f0      	beq.n	8001fd4 <HAL_RCC_OscConfig+0x2a8>
 8001ff2:	e014      	b.n	800201e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff4:	f7ff fb1a 	bl	800162c <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ffc:	f7ff fb16 	bl	800162c <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b64      	cmp	r3, #100	@ 0x64
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e262      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800200e:	4b88      	ldr	r3, [pc, #544]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x2d0>
 800201a:	e000      	b.n	800201e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d060      	beq.n	80020ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800202a:	69bb      	ldr	r3, [r7, #24]
 800202c:	2b04      	cmp	r3, #4
 800202e:	d005      	beq.n	800203c <HAL_RCC_OscConfig+0x310>
 8002030:	69bb      	ldr	r3, [r7, #24]
 8002032:	2b0c      	cmp	r3, #12
 8002034:	d119      	bne.n	800206a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	2b02      	cmp	r3, #2
 800203a:	d116      	bne.n	800206a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800203c:	4b7c      	ldr	r3, [pc, #496]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_OscConfig+0x328>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e23f      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002054:	4b76      	ldr	r3, [pc, #472]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	691b      	ldr	r3, [r3, #16]
 8002060:	061b      	lsls	r3, r3, #24
 8002062:	4973      	ldr	r1, [pc, #460]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002064:	4313      	orrs	r3, r2
 8002066:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002068:	e040      	b.n	80020ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d023      	beq.n	80020ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002072:	4b6f      	ldr	r3, [pc, #444]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a6e      	ldr	r2, [pc, #440]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002078:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800207e:	f7ff fad5 	bl	800162c <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002084:	e008      	b.n	8002098 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002086:	f7ff fad1 	bl	800162c <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e21d      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002098:	4b65      	ldr	r3, [pc, #404]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0f0      	beq.n	8002086 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020a4:	4b62      	ldr	r3, [pc, #392]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	691b      	ldr	r3, [r3, #16]
 80020b0:	061b      	lsls	r3, r3, #24
 80020b2:	495f      	ldr	r1, [pc, #380]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80020b4:	4313      	orrs	r3, r2
 80020b6:	604b      	str	r3, [r1, #4]
 80020b8:	e018      	b.n	80020ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80020ba:	4b5d      	ldr	r3, [pc, #372]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a5c      	ldr	r2, [pc, #368]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80020c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c6:	f7ff fab1 	bl	800162c <HAL_GetTick>
 80020ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020cc:	e008      	b.n	80020e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ce:	f7ff faad 	bl	800162c <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b02      	cmp	r3, #2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e1f9      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020e0:	4b53      	ldr	r3, [pc, #332]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1f0      	bne.n	80020ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0308 	and.w	r3, r3, #8
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d03c      	beq.n	8002172 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d01c      	beq.n	800213a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002100:	4b4b      	ldr	r3, [pc, #300]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002102:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002106:	4a4a      	ldr	r2, [pc, #296]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002108:	f043 0301 	orr.w	r3, r3, #1
 800210c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002110:	f7ff fa8c 	bl	800162c <HAL_GetTick>
 8002114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002116:	e008      	b.n	800212a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002118:	f7ff fa88 	bl	800162c <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d901      	bls.n	800212a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	e1d4      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800212a:	4b41      	ldr	r3, [pc, #260]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800212c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0ef      	beq.n	8002118 <HAL_RCC_OscConfig+0x3ec>
 8002138:	e01b      	b.n	8002172 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800213a:	4b3d      	ldr	r3, [pc, #244]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800213c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002140:	4a3b      	ldr	r2, [pc, #236]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002142:	f023 0301 	bic.w	r3, r3, #1
 8002146:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800214a:	f7ff fa6f 	bl	800162c <HAL_GetTick>
 800214e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002150:	e008      	b.n	8002164 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002152:	f7ff fa6b 	bl	800162c <HAL_GetTick>
 8002156:	4602      	mov	r2, r0
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	1ad3      	subs	r3, r2, r3
 800215c:	2b02      	cmp	r3, #2
 800215e:	d901      	bls.n	8002164 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e1b7      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002164:	4b32      	ldr	r3, [pc, #200]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1ef      	bne.n	8002152 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0304 	and.w	r3, r3, #4
 800217a:	2b00      	cmp	r3, #0
 800217c:	f000 80a6 	beq.w	80022cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002180:	2300      	movs	r3, #0
 8002182:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002184:	4b2a      	ldr	r3, [pc, #168]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002188:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d10d      	bne.n	80021ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002190:	4b27      	ldr	r3, [pc, #156]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002192:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002194:	4a26      	ldr	r2, [pc, #152]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002196:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800219a:	6593      	str	r3, [r2, #88]	@ 0x58
 800219c:	4b24      	ldr	r3, [pc, #144]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800219e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021a4:	60bb      	str	r3, [r7, #8]
 80021a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021a8:	2301      	movs	r3, #1
 80021aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021ac:	4b21      	ldr	r3, [pc, #132]	@ (8002234 <HAL_RCC_OscConfig+0x508>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d118      	bne.n	80021ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80021b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002234 <HAL_RCC_OscConfig+0x508>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002234 <HAL_RCC_OscConfig+0x508>)
 80021be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c4:	f7ff fa32 	bl	800162c <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021cc:	f7ff fa2e 	bl	800162c <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e17a      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021de:	4b15      	ldr	r3, [pc, #84]	@ (8002234 <HAL_RCC_OscConfig+0x508>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d108      	bne.n	8002204 <HAL_RCC_OscConfig+0x4d8>
 80021f2:	4b0f      	ldr	r3, [pc, #60]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80021f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f8:	4a0d      	ldr	r2, [pc, #52]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 80021fa:	f043 0301 	orr.w	r3, r3, #1
 80021fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002202:	e029      	b.n	8002258 <HAL_RCC_OscConfig+0x52c>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2b05      	cmp	r3, #5
 800220a:	d115      	bne.n	8002238 <HAL_RCC_OscConfig+0x50c>
 800220c:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800220e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002212:	4a07      	ldr	r2, [pc, #28]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002214:	f043 0304 	orr.w	r3, r3, #4
 8002218:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800221c:	4b04      	ldr	r3, [pc, #16]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 800221e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002222:	4a03      	ldr	r2, [pc, #12]	@ (8002230 <HAL_RCC_OscConfig+0x504>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800222c:	e014      	b.n	8002258 <HAL_RCC_OscConfig+0x52c>
 800222e:	bf00      	nop
 8002230:	40021000 	.word	0x40021000
 8002234:	40007000 	.word	0x40007000
 8002238:	4b9c      	ldr	r3, [pc, #624]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800223a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800223e:	4a9b      	ldr	r2, [pc, #620]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002240:	f023 0301 	bic.w	r3, r3, #1
 8002244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002248:	4b98      	ldr	r3, [pc, #608]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800224a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800224e:	4a97      	ldr	r2, [pc, #604]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002250:	f023 0304 	bic.w	r3, r3, #4
 8002254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d016      	beq.n	800228e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002260:	f7ff f9e4 	bl	800162c <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002266:	e00a      	b.n	800227e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002268:	f7ff f9e0 	bl	800162c <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002276:	4293      	cmp	r3, r2
 8002278:	d901      	bls.n	800227e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800227a:	2303      	movs	r3, #3
 800227c:	e12a      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800227e:	4b8b      	ldr	r3, [pc, #556]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002284:	f003 0302 	and.w	r3, r3, #2
 8002288:	2b00      	cmp	r3, #0
 800228a:	d0ed      	beq.n	8002268 <HAL_RCC_OscConfig+0x53c>
 800228c:	e015      	b.n	80022ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800228e:	f7ff f9cd 	bl	800162c <HAL_GetTick>
 8002292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002294:	e00a      	b.n	80022ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002296:	f7ff f9c9 	bl	800162c <HAL_GetTick>
 800229a:	4602      	mov	r2, r0
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	1ad3      	subs	r3, r2, r3
 80022a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e113      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80022ac:	4b7f      	ldr	r3, [pc, #508]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80022ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1ed      	bne.n	8002296 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80022ba:	7ffb      	ldrb	r3, [r7, #31]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d105      	bne.n	80022cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022c0:	4b7a      	ldr	r3, [pc, #488]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80022c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c4:	4a79      	ldr	r2, [pc, #484]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80022c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022ca:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 80fe 	beq.w	80024d2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022da:	2b02      	cmp	r3, #2
 80022dc:	f040 80d0 	bne.w	8002480 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022e0:	4b72      	ldr	r3, [pc, #456]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	f003 0203 	and.w	r2, r3, #3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d130      	bne.n	8002356 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fe:	3b01      	subs	r3, #1
 8002300:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002302:	429a      	cmp	r2, r3
 8002304:	d127      	bne.n	8002356 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002310:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002312:	429a      	cmp	r2, r3
 8002314:	d11f      	bne.n	8002356 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002320:	2a07      	cmp	r2, #7
 8002322:	bf14      	ite	ne
 8002324:	2201      	movne	r2, #1
 8002326:	2200      	moveq	r2, #0
 8002328:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800232a:	4293      	cmp	r3, r2
 800232c:	d113      	bne.n	8002356 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002338:	085b      	lsrs	r3, r3, #1
 800233a:	3b01      	subs	r3, #1
 800233c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800233e:	429a      	cmp	r2, r3
 8002340:	d109      	bne.n	8002356 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	085b      	lsrs	r3, r3, #1
 800234e:	3b01      	subs	r3, #1
 8002350:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002352:	429a      	cmp	r2, r3
 8002354:	d06e      	beq.n	8002434 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	2b0c      	cmp	r3, #12
 800235a:	d069      	beq.n	8002430 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800235c:	4b53      	ldr	r3, [pc, #332]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002364:	2b00      	cmp	r3, #0
 8002366:	d105      	bne.n	8002374 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002368:	4b50      	ldr	r3, [pc, #320]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e0ad      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002378:	4b4c      	ldr	r3, [pc, #304]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a4b      	ldr	r2, [pc, #300]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800237e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002382:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002384:	f7ff f952 	bl	800162c <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800238c:	f7ff f94e 	bl	800162c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e09a      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800239e:	4b43      	ldr	r3, [pc, #268]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023aa:	4b40      	ldr	r3, [pc, #256]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80023ac:	68da      	ldr	r2, [r3, #12]
 80023ae:	4b40      	ldr	r3, [pc, #256]	@ (80024b0 <HAL_RCC_OscConfig+0x784>)
 80023b0:	4013      	ands	r3, r2
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80023b6:	687a      	ldr	r2, [r7, #4]
 80023b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80023ba:	3a01      	subs	r2, #1
 80023bc:	0112      	lsls	r2, r2, #4
 80023be:	4311      	orrs	r1, r2
 80023c0:	687a      	ldr	r2, [r7, #4]
 80023c2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023c4:	0212      	lsls	r2, r2, #8
 80023c6:	4311      	orrs	r1, r2
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80023cc:	0852      	lsrs	r2, r2, #1
 80023ce:	3a01      	subs	r2, #1
 80023d0:	0552      	lsls	r2, r2, #21
 80023d2:	4311      	orrs	r1, r2
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80023d8:	0852      	lsrs	r2, r2, #1
 80023da:	3a01      	subs	r2, #1
 80023dc:	0652      	lsls	r2, r2, #25
 80023de:	4311      	orrs	r1, r2
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80023e4:	0912      	lsrs	r2, r2, #4
 80023e6:	0452      	lsls	r2, r2, #17
 80023e8:	430a      	orrs	r2, r1
 80023ea:	4930      	ldr	r1, [pc, #192]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80023f0:	4b2e      	ldr	r3, [pc, #184]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a2d      	ldr	r2, [pc, #180]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80023f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023fc:	4b2b      	ldr	r3, [pc, #172]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	4a2a      	ldr	r2, [pc, #168]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002406:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002408:	f7ff f910 	bl	800162c <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002410:	f7ff f90c 	bl	800162c <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e058      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002422:	4b22      	ldr	r3, [pc, #136]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800242e:	e050      	b.n	80024d2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e04f      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002434:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d148      	bne.n	80024d2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002440:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a19      	ldr	r2, [pc, #100]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002446:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800244a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800244c:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	4a16      	ldr	r2, [pc, #88]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002452:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002456:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002458:	f7ff f8e8 	bl	800162c <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002460:	f7ff f8e4 	bl	800162c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e030      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d0f0      	beq.n	8002460 <HAL_RCC_OscConfig+0x734>
 800247e:	e028      	b.n	80024d2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	2b0c      	cmp	r3, #12
 8002484:	d023      	beq.n	80024ce <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a08      	ldr	r2, [pc, #32]	@ (80024ac <HAL_RCC_OscConfig+0x780>)
 800248c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002492:	f7ff f8cb 	bl	800162c <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002498:	e00c      	b.n	80024b4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249a:	f7ff f8c7 	bl	800162c <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d905      	bls.n	80024b4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e013      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
 80024ac:	40021000 	.word	0x40021000
 80024b0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024b4:	4b09      	ldr	r3, [pc, #36]	@ (80024dc <HAL_RCC_OscConfig+0x7b0>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1ec      	bne.n	800249a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80024c0:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <HAL_RCC_OscConfig+0x7b0>)
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	4905      	ldr	r1, [pc, #20]	@ (80024dc <HAL_RCC_OscConfig+0x7b0>)
 80024c6:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <HAL_RCC_OscConfig+0x7b4>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	60cb      	str	r3, [r1, #12]
 80024cc:	e001      	b.n	80024d2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3720      	adds	r7, #32
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	40021000 	.word	0x40021000
 80024e0:	feeefffc 	.word	0xfeeefffc

080024e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0e7      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024f8:	4b75      	ldr	r3, [pc, #468]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	429a      	cmp	r2, r3
 8002504:	d910      	bls.n	8002528 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002506:	4b72      	ldr	r3, [pc, #456]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f023 0207 	bic.w	r2, r3, #7
 800250e:	4970      	ldr	r1, [pc, #448]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	4313      	orrs	r3, r2
 8002514:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002516:	4b6e      	ldr	r3, [pc, #440]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0307 	and.w	r3, r3, #7
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	429a      	cmp	r2, r3
 8002522:	d001      	beq.n	8002528 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e0cf      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0302 	and.w	r3, r3, #2
 8002530:	2b00      	cmp	r3, #0
 8002532:	d010      	beq.n	8002556 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	4b66      	ldr	r3, [pc, #408]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002540:	429a      	cmp	r2, r3
 8002542:	d908      	bls.n	8002556 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002544:	4b63      	ldr	r3, [pc, #396]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	4960      	ldr	r1, [pc, #384]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002552:	4313      	orrs	r3, r2
 8002554:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d04c      	beq.n	80025fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2b03      	cmp	r3, #3
 8002568:	d107      	bne.n	800257a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800256a:	4b5a      	ldr	r3, [pc, #360]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d121      	bne.n	80025ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e0a6      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	2b02      	cmp	r3, #2
 8002580:	d107      	bne.n	8002592 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002582:	4b54      	ldr	r3, [pc, #336]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d115      	bne.n	80025ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e09a      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d107      	bne.n	80025aa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800259a:	4b4e      	ldr	r3, [pc, #312]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d109      	bne.n	80025ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e08e      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025aa:	4b4a      	ldr	r3, [pc, #296]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e086      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025ba:	4b46      	ldr	r3, [pc, #280]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f023 0203 	bic.w	r2, r3, #3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	4943      	ldr	r1, [pc, #268]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025cc:	f7ff f82e 	bl	800162c <HAL_GetTick>
 80025d0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d2:	e00a      	b.n	80025ea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025d4:	f7ff f82a 	bl	800162c <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e06e      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ea:	4b3a      	ldr	r3, [pc, #232]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 020c 	and.w	r2, r3, #12
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d1eb      	bne.n	80025d4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d010      	beq.n	800262a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689a      	ldr	r2, [r3, #8]
 800260c:	4b31      	ldr	r3, [pc, #196]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002614:	429a      	cmp	r2, r3
 8002616:	d208      	bcs.n	800262a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002618:	4b2e      	ldr	r3, [pc, #184]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	492b      	ldr	r1, [pc, #172]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002626:	4313      	orrs	r3, r2
 8002628:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800262a:	4b29      	ldr	r3, [pc, #164]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0307 	and.w	r3, r3, #7
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d210      	bcs.n	800265a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002638:	4b25      	ldr	r3, [pc, #148]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f023 0207 	bic.w	r2, r3, #7
 8002640:	4923      	ldr	r1, [pc, #140]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	4313      	orrs	r3, r2
 8002646:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002648:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <HAL_RCC_ClockConfig+0x1ec>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	683a      	ldr	r2, [r7, #0]
 8002652:	429a      	cmp	r2, r3
 8002654:	d001      	beq.n	800265a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e036      	b.n	80026c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0304 	and.w	r3, r3, #4
 8002662:	2b00      	cmp	r3, #0
 8002664:	d008      	beq.n	8002678 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002666:	4b1b      	ldr	r3, [pc, #108]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	4918      	ldr	r1, [pc, #96]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002674:	4313      	orrs	r3, r2
 8002676:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	2b00      	cmp	r3, #0
 8002682:	d009      	beq.n	8002698 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002684:	4b13      	ldr	r3, [pc, #76]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	691b      	ldr	r3, [r3, #16]
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4910      	ldr	r1, [pc, #64]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 8002694:	4313      	orrs	r3, r2
 8002696:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002698:	f000 f824 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 800269c:	4602      	mov	r2, r0
 800269e:	4b0d      	ldr	r3, [pc, #52]	@ (80026d4 <HAL_RCC_ClockConfig+0x1f0>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	091b      	lsrs	r3, r3, #4
 80026a4:	f003 030f 	and.w	r3, r3, #15
 80026a8:	490b      	ldr	r1, [pc, #44]	@ (80026d8 <HAL_RCC_ClockConfig+0x1f4>)
 80026aa:	5ccb      	ldrb	r3, [r1, r3]
 80026ac:	f003 031f 	and.w	r3, r3, #31
 80026b0:	fa22 f303 	lsr.w	r3, r2, r3
 80026b4:	4a09      	ldr	r2, [pc, #36]	@ (80026dc <HAL_RCC_ClockConfig+0x1f8>)
 80026b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80026b8:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <HAL_RCC_ClockConfig+0x1fc>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7fe ff65 	bl	800158c <HAL_InitTick>
 80026c2:	4603      	mov	r3, r0
 80026c4:	72fb      	strb	r3, [r7, #11]

  return status;
 80026c6:	7afb      	ldrb	r3, [r7, #11]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40022000 	.word	0x40022000
 80026d4:	40021000 	.word	0x40021000
 80026d8:	080062c0 	.word	0x080062c0
 80026dc:	20000000 	.word	0x20000000
 80026e0:	20000004 	.word	0x20000004

080026e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	@ 0x24
 80026e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	61fb      	str	r3, [r7, #28]
 80026ee:	2300      	movs	r3, #0
 80026f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026f2:	4b3e      	ldr	r3, [pc, #248]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026fc:	4b3b      	ldr	r3, [pc, #236]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d005      	beq.n	8002718 <HAL_RCC_GetSysClockFreq+0x34>
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	2b0c      	cmp	r3, #12
 8002710:	d121      	bne.n	8002756 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d11e      	bne.n	8002756 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002718:	4b34      	ldr	r3, [pc, #208]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	2b00      	cmp	r3, #0
 8002722:	d107      	bne.n	8002734 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002724:	4b31      	ldr	r3, [pc, #196]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800272a:	0a1b      	lsrs	r3, r3, #8
 800272c:	f003 030f 	and.w	r3, r3, #15
 8002730:	61fb      	str	r3, [r7, #28]
 8002732:	e005      	b.n	8002740 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002734:	4b2d      	ldr	r3, [pc, #180]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	091b      	lsrs	r3, r3, #4
 800273a:	f003 030f 	and.w	r3, r3, #15
 800273e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002740:	4a2b      	ldr	r2, [pc, #172]	@ (80027f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002748:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10d      	bne.n	800276c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002754:	e00a      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	2b04      	cmp	r3, #4
 800275a:	d102      	bne.n	8002762 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800275c:	4b25      	ldr	r3, [pc, #148]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800275e:	61bb      	str	r3, [r7, #24]
 8002760:	e004      	b.n	800276c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	2b08      	cmp	r3, #8
 8002766:	d101      	bne.n	800276c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002768:	4b23      	ldr	r3, [pc, #140]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800276a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	2b0c      	cmp	r3, #12
 8002770:	d134      	bne.n	80027dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002772:	4b1e      	ldr	r3, [pc, #120]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f003 0303 	and.w	r3, r3, #3
 800277a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	2b02      	cmp	r3, #2
 8002780:	d003      	beq.n	800278a <HAL_RCC_GetSysClockFreq+0xa6>
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	2b03      	cmp	r3, #3
 8002786:	d003      	beq.n	8002790 <HAL_RCC_GetSysClockFreq+0xac>
 8002788:	e005      	b.n	8002796 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800278a:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800278c:	617b      	str	r3, [r7, #20]
      break;
 800278e:	e005      	b.n	800279c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002790:	4b19      	ldr	r3, [pc, #100]	@ (80027f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002792:	617b      	str	r3, [r7, #20]
      break;
 8002794:	e002      	b.n	800279c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	617b      	str	r3, [r7, #20]
      break;
 800279a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800279c:	4b13      	ldr	r3, [pc, #76]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	091b      	lsrs	r3, r3, #4
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	3301      	adds	r3, #1
 80027a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80027aa:	4b10      	ldr	r3, [pc, #64]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	0a1b      	lsrs	r3, r3, #8
 80027b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80027b4:	697a      	ldr	r2, [r7, #20]
 80027b6:	fb03 f202 	mul.w	r2, r3, r2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027c2:	4b0a      	ldr	r3, [pc, #40]	@ (80027ec <HAL_RCC_GetSysClockFreq+0x108>)
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	0e5b      	lsrs	r3, r3, #25
 80027c8:	f003 0303 	and.w	r3, r3, #3
 80027cc:	3301      	adds	r3, #1
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027dc:	69bb      	ldr	r3, [r7, #24]
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3724      	adds	r7, #36	@ 0x24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	40021000 	.word	0x40021000
 80027f0:	080062d8 	.word	0x080062d8
 80027f4:	00f42400 	.word	0x00f42400
 80027f8:	007a1200 	.word	0x007a1200

080027fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002800:	4b03      	ldr	r3, [pc, #12]	@ (8002810 <HAL_RCC_GetHCLKFreq+0x14>)
 8002802:	681b      	ldr	r3, [r3, #0]
}
 8002804:	4618      	mov	r0, r3
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	20000000 	.word	0x20000000

08002814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002818:	f7ff fff0 	bl	80027fc <HAL_RCC_GetHCLKFreq>
 800281c:	4602      	mov	r2, r0
 800281e:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	0a1b      	lsrs	r3, r3, #8
 8002824:	f003 0307 	and.w	r3, r3, #7
 8002828:	4904      	ldr	r1, [pc, #16]	@ (800283c <HAL_RCC_GetPCLK1Freq+0x28>)
 800282a:	5ccb      	ldrb	r3, [r1, r3]
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40021000 	.word	0x40021000
 800283c:	080062d0 	.word	0x080062d0

08002840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002844:	f7ff ffda 	bl	80027fc <HAL_RCC_GetHCLKFreq>
 8002848:	4602      	mov	r2, r0
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_GetPCLK2Freq+0x24>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	0adb      	lsrs	r3, r3, #11
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	4904      	ldr	r1, [pc, #16]	@ (8002868 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002856:	5ccb      	ldrb	r3, [r1, r3]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002860:	4618      	mov	r0, r3
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40021000 	.word	0x40021000
 8002868:	080062d0 	.word	0x080062d0

0800286c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002874:	2300      	movs	r3, #0
 8002876:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002878:	4b2a      	ldr	r3, [pc, #168]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800287a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800287c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002884:	f7ff f9ee 	bl	8001c64 <HAL_PWREx_GetVoltageRange>
 8002888:	6178      	str	r0, [r7, #20]
 800288a:	e014      	b.n	80028b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800288c:	4b25      	ldr	r3, [pc, #148]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800288e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002890:	4a24      	ldr	r2, [pc, #144]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002896:	6593      	str	r3, [r2, #88]	@ 0x58
 8002898:	4b22      	ldr	r3, [pc, #136]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800289a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800289c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80028a4:	f7ff f9de 	bl	8001c64 <HAL_PWREx_GetVoltageRange>
 80028a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80028aa:	4b1e      	ldr	r3, [pc, #120]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ae:	4a1d      	ldr	r2, [pc, #116]	@ (8002924 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80028b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028bc:	d10b      	bne.n	80028d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b80      	cmp	r3, #128	@ 0x80
 80028c2:	d919      	bls.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80028c8:	d902      	bls.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028ca:	2302      	movs	r3, #2
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	e013      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028d0:	2301      	movs	r3, #1
 80028d2:	613b      	str	r3, [r7, #16]
 80028d4:	e010      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b80      	cmp	r3, #128	@ 0x80
 80028da:	d902      	bls.n	80028e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028dc:	2303      	movs	r3, #3
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	e00a      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2b80      	cmp	r3, #128	@ 0x80
 80028e6:	d102      	bne.n	80028ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028e8:	2302      	movs	r3, #2
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	e004      	b.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2b70      	cmp	r3, #112	@ 0x70
 80028f2:	d101      	bne.n	80028f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028f4:	2301      	movs	r3, #1
 80028f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002928 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f023 0207 	bic.w	r2, r3, #7
 8002900:	4909      	ldr	r1, [pc, #36]	@ (8002928 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002908:	4b07      	ldr	r3, [pc, #28]	@ (8002928 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	693a      	ldr	r2, [r7, #16]
 8002912:	429a      	cmp	r2, r3
 8002914:	d001      	beq.n	800291a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3718      	adds	r7, #24
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	40021000 	.word	0x40021000
 8002928:	40022000 	.word	0x40022000

0800292c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002934:	2300      	movs	r3, #0
 8002936:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002938:	2300      	movs	r3, #0
 800293a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002944:	2b00      	cmp	r3, #0
 8002946:	d041      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800294c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002950:	d02a      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002952:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002956:	d824      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002958:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800295c:	d008      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800295e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002962:	d81e      	bhi.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00a      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002968:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800296c:	d010      	beq.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800296e:	e018      	b.n	80029a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002970:	4b86      	ldr	r3, [pc, #536]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	4a85      	ldr	r2, [pc, #532]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800297a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800297c:	e015      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3304      	adds	r3, #4
 8002982:	2100      	movs	r1, #0
 8002984:	4618      	mov	r0, r3
 8002986:	f000 fabb 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 800298a:	4603      	mov	r3, r0
 800298c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800298e:	e00c      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3320      	adds	r3, #32
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f000 fba6 	bl	80030e8 <RCCEx_PLLSAI2_Config>
 800299c:	4603      	mov	r3, r0
 800299e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80029a0:	e003      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	74fb      	strb	r3, [r7, #19]
      break;
 80029a6:	e000      	b.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80029a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029aa:	7cfb      	ldrb	r3, [r7, #19]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10b      	bne.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029b0:	4b76      	ldr	r3, [pc, #472]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80029be:	4973      	ldr	r1, [pc, #460]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029c0:	4313      	orrs	r3, r2
 80029c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80029c6:	e001      	b.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029c8:	7cfb      	ldrb	r3, [r7, #19]
 80029ca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d041      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80029dc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029e0:	d02a      	beq.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80029e6:	d824      	bhi.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029e8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029ec:	d008      	beq.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029f2:	d81e      	bhi.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00a      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029fc:	d010      	beq.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029fe:	e018      	b.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a00:	4b62      	ldr	r3, [pc, #392]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	4a61      	ldr	r2, [pc, #388]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a0a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a0c:	e015      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	3304      	adds	r3, #4
 8002a12:	2100      	movs	r1, #0
 8002a14:	4618      	mov	r0, r3
 8002a16:	f000 fa73 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a1e:	e00c      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3320      	adds	r3, #32
 8002a24:	2100      	movs	r1, #0
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 fb5e 	bl	80030e8 <RCCEx_PLLSAI2_Config>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a30:	e003      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	74fb      	strb	r3, [r7, #19]
      break;
 8002a36:	e000      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a3a:	7cfb      	ldrb	r3, [r7, #19]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d10b      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a40:	4b52      	ldr	r3, [pc, #328]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a46:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a4e:	494f      	ldr	r1, [pc, #316]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a50:	4313      	orrs	r3, r2
 8002a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002a56:	e001      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a58:	7cfb      	ldrb	r3, [r7, #19]
 8002a5a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 80a0 	beq.w	8002baa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a6e:	4b47      	ldr	r3, [pc, #284]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00d      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a84:	4b41      	ldr	r3, [pc, #260]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a88:	4a40      	ldr	r2, [pc, #256]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a90:	4b3e      	ldr	r3, [pc, #248]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002aa0:	4b3b      	ldr	r3, [pc, #236]	@ (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a3a      	ldr	r2, [pc, #232]	@ (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aaa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002aac:	f7fe fdbe 	bl	800162c <HAL_GetTick>
 8002ab0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ab2:	e009      	b.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab4:	f7fe fdba 	bl	800162c <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d902      	bls.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	74fb      	strb	r3, [r7, #19]
        break;
 8002ac6:	e005      	b.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002ac8:	4b31      	ldr	r3, [pc, #196]	@ (8002b90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0ef      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002ad4:	7cfb      	ldrb	r3, [r7, #19]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d15c      	bne.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ada:	4b2c      	ldr	r3, [pc, #176]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ae4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d01f      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d019      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002af8:	4b24      	ldr	r3, [pc, #144]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b04:	4b21      	ldr	r3, [pc, #132]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b0a:	4a20      	ldr	r2, [pc, #128]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b14:	4b1d      	ldr	r3, [pc, #116]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002b24:	4a19      	ldr	r2, [pc, #100]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d016      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b36:	f7fe fd79 	bl	800162c <HAL_GetTick>
 8002b3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b3c:	e00b      	b.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3e:	f7fe fd75 	bl	800162c <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d902      	bls.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	74fb      	strb	r3, [r7, #19]
            break;
 8002b54:	e006      	b.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b56:	4b0d      	ldr	r3, [pc, #52]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b5c:	f003 0302 	and.w	r3, r3, #2
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d0ec      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b64:	7cfb      	ldrb	r3, [r7, #19]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d10c      	bne.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b6a:	4b08      	ldr	r3, [pc, #32]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b7a:	4904      	ldr	r1, [pc, #16]	@ (8002b8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002b82:	e009      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b84:	7cfb      	ldrb	r3, [r7, #19]
 8002b86:	74bb      	strb	r3, [r7, #18]
 8002b88:	e006      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b8a:	bf00      	nop
 8002b8c:	40021000 	.word	0x40021000
 8002b90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b94:	7cfb      	ldrb	r3, [r7, #19]
 8002b96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b98:	7c7b      	ldrb	r3, [r7, #17]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d105      	bne.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b9e:	4b9e      	ldr	r3, [pc, #632]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba2:	4a9d      	ldr	r2, [pc, #628]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00a      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bb6:	4b98      	ldr	r3, [pc, #608]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bbc:	f023 0203 	bic.w	r2, r3, #3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc4:	4994      	ldr	r1, [pc, #592]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0302 	and.w	r3, r3, #2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00a      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bd8:	4b8f      	ldr	r3, [pc, #572]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bde:	f023 020c 	bic.w	r2, r3, #12
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002be6:	498c      	ldr	r1, [pc, #560]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0304 	and.w	r3, r3, #4
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00a      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bfa:	4b87      	ldr	r3, [pc, #540]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	4983      	ldr	r1, [pc, #524]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0308 	and.w	r3, r3, #8
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00a      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c1c:	4b7e      	ldr	r3, [pc, #504]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	497b      	ldr	r1, [pc, #492]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0310 	and.w	r3, r3, #16
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c3e:	4b76      	ldr	r3, [pc, #472]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c4c:	4972      	ldr	r1, [pc, #456]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0320 	and.w	r3, r3, #32
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00a      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c60:	4b6d      	ldr	r3, [pc, #436]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c66:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c6e:	496a      	ldr	r1, [pc, #424]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00a      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c82:	4b65      	ldr	r3, [pc, #404]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c88:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c90:	4961      	ldr	r1, [pc, #388]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00a      	beq.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ca4:	4b5c      	ldr	r3, [pc, #368]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002caa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb2:	4959      	ldr	r1, [pc, #356]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00a      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cc6:	4b54      	ldr	r3, [pc, #336]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ccc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd4:	4950      	ldr	r1, [pc, #320]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00a      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ce8:	4b4b      	ldr	r3, [pc, #300]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf6:	4948      	ldr	r1, [pc, #288]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00a      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d0a:	4b43      	ldr	r3, [pc, #268]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d18:	493f      	ldr	r1, [pc, #252]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d028      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d3a:	4937      	ldr	r1, [pc, #220]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d4a:	d106      	bne.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d4c:	4b32      	ldr	r3, [pc, #200]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	4a31      	ldr	r2, [pc, #196]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d56:	60d3      	str	r3, [r2, #12]
 8002d58:	e011      	b.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d62:	d10c      	bne.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	3304      	adds	r3, #4
 8002d68:	2101      	movs	r1, #1
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f000 f8c8 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002d70:	4603      	mov	r3, r0
 8002d72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d74:	7cfb      	ldrb	r3, [r7, #19]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d7a:	7cfb      	ldrb	r3, [r7, #19]
 8002d7c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d028      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d8a:	4b23      	ldr	r3, [pc, #140]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d98:	491f      	ldr	r1, [pc, #124]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002da8:	d106      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002daa:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	4a1a      	ldr	r2, [pc, #104]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002db0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002db4:	60d3      	str	r3, [r2, #12]
 8002db6:	e011      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002dc0:	d10c      	bne.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	2101      	movs	r1, #1
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 f899 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002dd2:	7cfb      	ldrb	r3, [r7, #19]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002dd8:	7cfb      	ldrb	r3, [r7, #19]
 8002dda:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d02b      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002de8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002df6:	4908      	ldr	r1, [pc, #32]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e06:	d109      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e08:	4b03      	ldr	r3, [pc, #12]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	4a02      	ldr	r2, [pc, #8]	@ (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e12:	60d3      	str	r3, [r2, #12]
 8002e14:	e014      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002e16:	bf00      	nop
 8002e18:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e24:	d10c      	bne.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3304      	adds	r3, #4
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 f867 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002e32:	4603      	mov	r3, r0
 8002e34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e36:	7cfb      	ldrb	r3, [r7, #19]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e3c:	7cfb      	ldrb	r3, [r7, #19]
 8002e3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d02f      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e5a:	4928      	ldr	r1, [pc, #160]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e6a:	d10d      	bne.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3304      	adds	r3, #4
 8002e70:	2102      	movs	r1, #2
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 f844 	bl	8002f00 <RCCEx_PLLSAI1_Config>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e7c:	7cfb      	ldrb	r3, [r7, #19]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d014      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e82:	7cfb      	ldrb	r3, [r7, #19]
 8002e84:	74bb      	strb	r3, [r7, #18]
 8002e86:	e011      	b.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e90:	d10c      	bne.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	3320      	adds	r3, #32
 8002e96:	2102      	movs	r1, #2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 f925 	bl	80030e8 <RCCEx_PLLSAI2_Config>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002ea8:	7cfb      	ldrb	r3, [r7, #19]
 8002eaa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002eb8:	4b10      	ldr	r3, [pc, #64]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002ec6:	490d      	ldr	r1, [pc, #52]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00b      	beq.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002eda:	4b08      	ldr	r3, [pc, #32]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eea:	4904      	ldr	r1, [pc, #16]	@ (8002efc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002ef2:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40021000 	.word	0x40021000

08002f00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f0e:	4b75      	ldr	r3, [pc, #468]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d018      	beq.n	8002f4c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002f1a:	4b72      	ldr	r3, [pc, #456]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	f003 0203 	and.w	r2, r3, #3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d10d      	bne.n	8002f46 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
       ||
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d009      	beq.n	8002f46 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002f32:	4b6c      	ldr	r3, [pc, #432]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	091b      	lsrs	r3, r3, #4
 8002f38:	f003 0307 	and.w	r3, r3, #7
 8002f3c:	1c5a      	adds	r2, r3, #1
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
       ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d047      	beq.n	8002fd6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	73fb      	strb	r3, [r7, #15]
 8002f4a:	e044      	b.n	8002fd6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d018      	beq.n	8002f86 <RCCEx_PLLSAI1_Config+0x86>
 8002f54:	2b03      	cmp	r3, #3
 8002f56:	d825      	bhi.n	8002fa4 <RCCEx_PLLSAI1_Config+0xa4>
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d002      	beq.n	8002f62 <RCCEx_PLLSAI1_Config+0x62>
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d009      	beq.n	8002f74 <RCCEx_PLLSAI1_Config+0x74>
 8002f60:	e020      	b.n	8002fa4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002f62:	4b60      	ldr	r3, [pc, #384]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d11d      	bne.n	8002faa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f72:	e01a      	b.n	8002faa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002f74:	4b5b      	ldr	r3, [pc, #364]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d116      	bne.n	8002fae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f84:	e013      	b.n	8002fae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002f86:	4b57      	ldr	r3, [pc, #348]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10f      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002f92:	4b54      	ldr	r3, [pc, #336]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d109      	bne.n	8002fb2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002fa2:	e006      	b.n	8002fb2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fa8:	e004      	b.n	8002fb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002faa:	bf00      	nop
 8002fac:	e002      	b.n	8002fb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fae:	bf00      	nop
 8002fb0:	e000      	b.n	8002fb4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002fb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002fb4:	7bfb      	ldrb	r3, [r7, #15]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10d      	bne.n	8002fd6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fba:	4b4a      	ldr	r3, [pc, #296]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6819      	ldr	r1, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	011b      	lsls	r3, r3, #4
 8002fce:	430b      	orrs	r3, r1
 8002fd0:	4944      	ldr	r1, [pc, #272]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d17d      	bne.n	80030d8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002fdc:	4b41      	ldr	r3, [pc, #260]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a40      	ldr	r2, [pc, #256]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002fe2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002fe6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe8:	f7fe fb20 	bl	800162c <HAL_GetTick>
 8002fec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002fee:	e009      	b.n	8003004 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ff0:	f7fe fb1c 	bl	800162c <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d902      	bls.n	8003004 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	73fb      	strb	r3, [r7, #15]
        break;
 8003002:	e005      	b.n	8003010 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003004:	4b37      	ldr	r3, [pc, #220]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1ef      	bne.n	8002ff0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d160      	bne.n	80030d8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d111      	bne.n	8003040 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800301c:	4b31      	ldr	r3, [pc, #196]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6892      	ldr	r2, [r2, #8]
 800302c:	0211      	lsls	r1, r2, #8
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	68d2      	ldr	r2, [r2, #12]
 8003032:	0912      	lsrs	r2, r2, #4
 8003034:	0452      	lsls	r2, r2, #17
 8003036:	430a      	orrs	r2, r1
 8003038:	492a      	ldr	r1, [pc, #168]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800303a:	4313      	orrs	r3, r2
 800303c:	610b      	str	r3, [r1, #16]
 800303e:	e027      	b.n	8003090 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d112      	bne.n	800306c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003046:	4b27      	ldr	r3, [pc, #156]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800304e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6892      	ldr	r2, [r2, #8]
 8003056:	0211      	lsls	r1, r2, #8
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	6912      	ldr	r2, [r2, #16]
 800305c:	0852      	lsrs	r2, r2, #1
 800305e:	3a01      	subs	r2, #1
 8003060:	0552      	lsls	r2, r2, #21
 8003062:	430a      	orrs	r2, r1
 8003064:	491f      	ldr	r1, [pc, #124]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003066:	4313      	orrs	r3, r2
 8003068:	610b      	str	r3, [r1, #16]
 800306a:	e011      	b.n	8003090 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800306c:	4b1d      	ldr	r3, [pc, #116]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003074:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6892      	ldr	r2, [r2, #8]
 800307c:	0211      	lsls	r1, r2, #8
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6952      	ldr	r2, [r2, #20]
 8003082:	0852      	lsrs	r2, r2, #1
 8003084:	3a01      	subs	r2, #1
 8003086:	0652      	lsls	r2, r2, #25
 8003088:	430a      	orrs	r2, r1
 800308a:	4916      	ldr	r1, [pc, #88]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800308c:	4313      	orrs	r3, r2
 800308e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003090:	4b14      	ldr	r3, [pc, #80]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a13      	ldr	r2, [pc, #76]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003096:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800309a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800309c:	f7fe fac6 	bl	800162c <HAL_GetTick>
 80030a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030a2:	e009      	b.n	80030b8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80030a4:	f7fe fac2 	bl	800162c <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d902      	bls.n	80030b8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	73fb      	strb	r3, [r7, #15]
          break;
 80030b6:	e005      	b.n	80030c4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80030b8:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d0ef      	beq.n	80030a4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80030c4:	7bfb      	ldrb	r3, [r7, #15]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80030ca:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030cc:	691a      	ldr	r2, [r3, #16]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	4904      	ldr	r1, [pc, #16]	@ (80030e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40021000 	.word	0x40021000

080030e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030f2:	2300      	movs	r3, #0
 80030f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030f6:	4b6a      	ldr	r3, [pc, #424]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80030f8:	68db      	ldr	r3, [r3, #12]
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d018      	beq.n	8003134 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003102:	4b67      	ldr	r3, [pc, #412]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0203 	and.w	r2, r3, #3
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	429a      	cmp	r2, r3
 8003110:	d10d      	bne.n	800312e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
       ||
 8003116:	2b00      	cmp	r3, #0
 8003118:	d009      	beq.n	800312e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800311a:	4b61      	ldr	r3, [pc, #388]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	091b      	lsrs	r3, r3, #4
 8003120:	f003 0307 	and.w	r3, r3, #7
 8003124:	1c5a      	adds	r2, r3, #1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
       ||
 800312a:	429a      	cmp	r2, r3
 800312c:	d047      	beq.n	80031be <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	73fb      	strb	r3, [r7, #15]
 8003132:	e044      	b.n	80031be <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b03      	cmp	r3, #3
 800313a:	d018      	beq.n	800316e <RCCEx_PLLSAI2_Config+0x86>
 800313c:	2b03      	cmp	r3, #3
 800313e:	d825      	bhi.n	800318c <RCCEx_PLLSAI2_Config+0xa4>
 8003140:	2b01      	cmp	r3, #1
 8003142:	d002      	beq.n	800314a <RCCEx_PLLSAI2_Config+0x62>
 8003144:	2b02      	cmp	r3, #2
 8003146:	d009      	beq.n	800315c <RCCEx_PLLSAI2_Config+0x74>
 8003148:	e020      	b.n	800318c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800314a:	4b55      	ldr	r3, [pc, #340]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d11d      	bne.n	8003192 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800315a:	e01a      	b.n	8003192 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800315c:	4b50      	ldr	r3, [pc, #320]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003164:	2b00      	cmp	r3, #0
 8003166:	d116      	bne.n	8003196 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800316c:	e013      	b.n	8003196 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800316e:	4b4c      	ldr	r3, [pc, #304]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d10f      	bne.n	800319a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800317a:	4b49      	ldr	r3, [pc, #292]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d109      	bne.n	800319a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800318a:	e006      	b.n	800319a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
      break;
 8003190:	e004      	b.n	800319c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003192:	bf00      	nop
 8003194:	e002      	b.n	800319c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003196:	bf00      	nop
 8003198:	e000      	b.n	800319c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800319a:	bf00      	nop
    }

    if(status == HAL_OK)
 800319c:	7bfb      	ldrb	r3, [r7, #15]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d10d      	bne.n	80031be <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80031a2:	4b3f      	ldr	r3, [pc, #252]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6819      	ldr	r1, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	3b01      	subs	r3, #1
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	430b      	orrs	r3, r1
 80031b8:	4939      	ldr	r1, [pc, #228]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031be:	7bfb      	ldrb	r3, [r7, #15]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d167      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80031c4:	4b36      	ldr	r3, [pc, #216]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a35      	ldr	r2, [pc, #212]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031d0:	f7fe fa2c 	bl	800162c <HAL_GetTick>
 80031d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031d6:	e009      	b.n	80031ec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80031d8:	f7fe fa28 	bl	800162c <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	2b02      	cmp	r3, #2
 80031e4:	d902      	bls.n	80031ec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031e6:	2303      	movs	r3, #3
 80031e8:	73fb      	strb	r3, [r7, #15]
        break;
 80031ea:	e005      	b.n	80031f8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80031ec:	4b2c      	ldr	r3, [pc, #176]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d1ef      	bne.n	80031d8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031f8:	7bfb      	ldrb	r3, [r7, #15]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d14a      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d111      	bne.n	8003228 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003204:	4b26      	ldr	r3, [pc, #152]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800320c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6892      	ldr	r2, [r2, #8]
 8003214:	0211      	lsls	r1, r2, #8
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	68d2      	ldr	r2, [r2, #12]
 800321a:	0912      	lsrs	r2, r2, #4
 800321c:	0452      	lsls	r2, r2, #17
 800321e:	430a      	orrs	r2, r1
 8003220:	491f      	ldr	r1, [pc, #124]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003222:	4313      	orrs	r3, r2
 8003224:	614b      	str	r3, [r1, #20]
 8003226:	e011      	b.n	800324c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003228:	4b1d      	ldr	r3, [pc, #116]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003230:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6892      	ldr	r2, [r2, #8]
 8003238:	0211      	lsls	r1, r2, #8
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6912      	ldr	r2, [r2, #16]
 800323e:	0852      	lsrs	r2, r2, #1
 8003240:	3a01      	subs	r2, #1
 8003242:	0652      	lsls	r2, r2, #25
 8003244:	430a      	orrs	r2, r1
 8003246:	4916      	ldr	r1, [pc, #88]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003248:	4313      	orrs	r3, r2
 800324a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800324c:	4b14      	ldr	r3, [pc, #80]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a13      	ldr	r2, [pc, #76]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003252:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003256:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003258:	f7fe f9e8 	bl	800162c <HAL_GetTick>
 800325c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800325e:	e009      	b.n	8003274 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003260:	f7fe f9e4 	bl	800162c <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b02      	cmp	r3, #2
 800326c:	d902      	bls.n	8003274 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	73fb      	strb	r3, [r7, #15]
          break;
 8003272:	e005      	b.n	8003280 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003274:	4b0a      	ldr	r3, [pc, #40]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0ef      	beq.n	8003260 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003280:	7bfb      	ldrb	r3, [r7, #15]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003286:	4b06      	ldr	r3, [pc, #24]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003288:	695a      	ldr	r2, [r3, #20]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	4904      	ldr	r1, [pc, #16]	@ (80032a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003290:	4313      	orrs	r3, r2
 8003292:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003294:	7bfb      	ldrb	r3, [r7, #15]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3710      	adds	r7, #16
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40021000 	.word	0x40021000

080032a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e095      	b.n	80033e2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d108      	bne.n	80032d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032c6:	d009      	beq.n	80032dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	61da      	str	r2, [r3, #28]
 80032ce:	e005      	b.n	80032dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d106      	bne.n	80032fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f7fd fd0a 	bl	8000d10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2202      	movs	r2, #2
 8003300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003312:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800331c:	d902      	bls.n	8003324 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
 8003322:	e002      	b.n	800332a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003328:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003332:	d007      	beq.n	8003344 <HAL_SPI_Init+0xa0>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800333c:	d002      	beq.n	8003344 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003354:	431a      	orrs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	431a      	orrs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	695b      	ldr	r3, [r3, #20]
 8003364:	f003 0301 	and.w	r3, r3, #1
 8003368:	431a      	orrs	r2, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003372:	431a      	orrs	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800337c:	431a      	orrs	r2, r3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003386:	ea42 0103 	orr.w	r1, r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	0c1b      	lsrs	r3, r3, #16
 80033a0:	f003 0204 	and.w	r2, r3, #4
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a8:	f003 0310 	and.w	r3, r3, #16
 80033ac:	431a      	orrs	r2, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80033c0:	ea42 0103 	orr.w	r1, r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	430a      	orrs	r2, r1
 80033d0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b088      	sub	sp, #32
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	4613      	mov	r3, r2
 80033f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80033fa:	f7fe f917 	bl	800162c <HAL_GetTick>
 80033fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003400:	88fb      	ldrh	r3, [r7, #6]
 8003402:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800340a:	b2db      	uxtb	r3, r3
 800340c:	2b01      	cmp	r3, #1
 800340e:	d001      	beq.n	8003414 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003410:	2302      	movs	r3, #2
 8003412:	e15c      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d002      	beq.n	8003420 <HAL_SPI_Transmit+0x36>
 800341a:	88fb      	ldrh	r3, [r7, #6]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	e154      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_SPI_Transmit+0x48>
 800342e:	2302      	movs	r3, #2
 8003430:	e14d      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2203      	movs	r2, #3
 800343e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2200      	movs	r2, #0
 8003446:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	88fa      	ldrh	r2, [r7, #6]
 8003452:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	88fa      	ldrh	r2, [r7, #6]
 8003458:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2200      	movs	r2, #0
 800346c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2200      	movs	r2, #0
 800347a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003484:	d10f      	bne.n	80034a6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003494:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80034a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034b0:	2b40      	cmp	r3, #64	@ 0x40
 80034b2:	d007      	beq.n	80034c4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	68db      	ldr	r3, [r3, #12]
 80034c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034cc:	d952      	bls.n	8003574 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <HAL_SPI_Transmit+0xf2>
 80034d6:	8b7b      	ldrh	r3, [r7, #26]
 80034d8:	2b01      	cmp	r3, #1
 80034da:	d145      	bne.n	8003568 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e0:	881a      	ldrh	r2, [r3, #0]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ec:	1c9a      	adds	r2, r3, #2
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	3b01      	subs	r3, #1
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003500:	e032      	b.n	8003568 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b02      	cmp	r3, #2
 800350e:	d112      	bne.n	8003536 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003514:	881a      	ldrh	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003520:	1c9a      	adds	r2, r3, #2
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003534:	e018      	b.n	8003568 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003536:	f7fe f879 	bl	800162c <HAL_GetTick>
 800353a:	4602      	mov	r2, r0
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d803      	bhi.n	800354e <HAL_SPI_Transmit+0x164>
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354c:	d102      	bne.n	8003554 <HAL_SPI_Transmit+0x16a>
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e0b2      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1c7      	bne.n	8003502 <HAL_SPI_Transmit+0x118>
 8003572:	e083      	b.n	800367c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_SPI_Transmit+0x198>
 800357c:	8b7b      	ldrh	r3, [r7, #26]
 800357e:	2b01      	cmp	r3, #1
 8003580:	d177      	bne.n	8003672 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003586:	b29b      	uxth	r3, r3
 8003588:	2b01      	cmp	r3, #1
 800358a:	d912      	bls.n	80035b2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003590:	881a      	ldrh	r2, [r3, #0]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800359c:	1c9a      	adds	r2, r3, #2
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	3b02      	subs	r3, #2
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035b0:	e05f      	b.n	8003672 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	330c      	adds	r3, #12
 80035bc:	7812      	ldrb	r2, [r2, #0]
 80035be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	1c5a      	adds	r2, r3, #1
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80035d8:	e04b      	b.n	8003672 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d12b      	bne.n	8003640 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d912      	bls.n	8003618 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f6:	881a      	ldrh	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003602:	1c9a      	adds	r2, r3, #2
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b02      	subs	r3, #2
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003616:	e02c      	b.n	8003672 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	330c      	adds	r3, #12
 8003622:	7812      	ldrb	r2, [r2, #0]
 8003624:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800362a:	1c5a      	adds	r2, r3, #1
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003634:	b29b      	uxth	r3, r3
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800363e:	e018      	b.n	8003672 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003640:	f7fd fff4 	bl	800162c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	683a      	ldr	r2, [r7, #0]
 800364c:	429a      	cmp	r2, r3
 800364e:	d803      	bhi.n	8003658 <HAL_SPI_Transmit+0x26e>
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003656:	d102      	bne.n	800365e <HAL_SPI_Transmit+0x274>
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d109      	bne.n	8003672 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e02d      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003676:	b29b      	uxth	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d1ae      	bne.n	80035da <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800367c:	69fa      	ldr	r2, [r7, #28]
 800367e:	6839      	ldr	r1, [r7, #0]
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 fcf5 	bl	8004070 <SPI_EndRxTxTransaction>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10a      	bne.n	80036b0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800369a:	2300      	movs	r3, #0
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	617b      	str	r3, [r7, #20]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2201      	movs	r2, #1
 80036b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d001      	beq.n	80036cc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e000      	b.n	80036ce <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80036cc:	2300      	movs	r3, #0
  }
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3720      	adds	r7, #32
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b088      	sub	sp, #32
 80036da:	af02      	add	r7, sp, #8
 80036dc:	60f8      	str	r0, [r7, #12]
 80036de:	60b9      	str	r1, [r7, #8]
 80036e0:	603b      	str	r3, [r7, #0]
 80036e2:	4613      	mov	r3, r2
 80036e4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d001      	beq.n	80036f6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80036f2:	2302      	movs	r3, #2
 80036f4:	e123      	b.n	800393e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036fe:	d112      	bne.n	8003726 <HAL_SPI_Receive+0x50>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10e      	bne.n	8003726 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2204      	movs	r2, #4
 800370c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003710:	88fa      	ldrh	r2, [r7, #6]
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	4613      	mov	r3, r2
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	68b9      	ldr	r1, [r7, #8]
 800371c:	68f8      	ldr	r0, [r7, #12]
 800371e:	f000 f912 	bl	8003946 <HAL_SPI_TransmitReceive>
 8003722:	4603      	mov	r3, r0
 8003724:	e10b      	b.n	800393e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003726:	f7fd ff81 	bl	800162c <HAL_GetTick>
 800372a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d002      	beq.n	8003738 <HAL_SPI_Receive+0x62>
 8003732:	88fb      	ldrh	r3, [r7, #6]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e100      	b.n	800393e <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003742:	2b01      	cmp	r3, #1
 8003744:	d101      	bne.n	800374a <HAL_SPI_Receive+0x74>
 8003746:	2302      	movs	r3, #2
 8003748:	e0f9      	b.n	800393e <HAL_SPI_Receive+0x268>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2204      	movs	r2, #4
 8003756:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2200      	movs	r2, #0
 800375e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	88fa      	ldrh	r2, [r7, #6]
 800376a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	88fa      	ldrh	r2, [r7, #6]
 8003772:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800379c:	d908      	bls.n	80037b0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80037ac:	605a      	str	r2, [r3, #4]
 80037ae:	e007      	b.n	80037c0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80037be:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037c8:	d10f      	bne.n	80037ea <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037d8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80037e8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037f4:	2b40      	cmp	r3, #64	@ 0x40
 80037f6:	d007      	beq.n	8003808 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003806:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003810:	d875      	bhi.n	80038fe <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003812:	e037      	b.n	8003884 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b01      	cmp	r3, #1
 8003820:	d117      	bne.n	8003852 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f103 020c 	add.w	r2, r3, #12
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	7812      	ldrb	r2, [r2, #0]
 8003830:	b2d2      	uxtb	r2, r2
 8003832:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003838:	1c5a      	adds	r2, r3, #1
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003844:	b29b      	uxth	r3, r3
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003850:	e018      	b.n	8003884 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003852:	f7fd feeb 	bl	800162c <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d803      	bhi.n	800386a <HAL_SPI_Receive+0x194>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003868:	d102      	bne.n	8003870 <HAL_SPI_Receive+0x19a>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d109      	bne.n	8003884 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e05c      	b.n	800393e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800388a:	b29b      	uxth	r3, r3
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1c1      	bne.n	8003814 <HAL_SPI_Receive+0x13e>
 8003890:	e03b      	b.n	800390a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b01      	cmp	r3, #1
 800389e:	d115      	bne.n	80038cc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	68da      	ldr	r2, [r3, #12]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	b292      	uxth	r2, r2
 80038ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	1c9a      	adds	r2, r3, #2
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80038be:	b29b      	uxth	r3, r3
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80038ca:	e018      	b.n	80038fe <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038cc:	f7fd feae 	bl	800162c <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d803      	bhi.n	80038e4 <HAL_SPI_Receive+0x20e>
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e2:	d102      	bne.n	80038ea <HAL_SPI_Receive+0x214>
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d109      	bne.n	80038fe <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2201      	movs	r2, #1
 80038ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2200      	movs	r2, #0
 80038f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e01f      	b.n	800393e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003904:	b29b      	uxth	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d1c3      	bne.n	8003892 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	6839      	ldr	r1, [r7, #0]
 800390e:	68f8      	ldr	r0, [r7, #12]
 8003910:	f000 fb56 	bl	8003fc0 <SPI_EndRxTransaction>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d002      	beq.n	8003920 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2220      	movs	r2, #32
 800391e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e000      	b.n	800393e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800393c:	2300      	movs	r3, #0
  }
}
 800393e:	4618      	mov	r0, r3
 8003940:	3718      	adds	r7, #24
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}

08003946 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003946:	b580      	push	{r7, lr}
 8003948:	b08a      	sub	sp, #40	@ 0x28
 800394a:	af00      	add	r7, sp, #0
 800394c:	60f8      	str	r0, [r7, #12]
 800394e:	60b9      	str	r1, [r7, #8]
 8003950:	607a      	str	r2, [r7, #4]
 8003952:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003954:	2301      	movs	r3, #1
 8003956:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003958:	f7fd fe68 	bl	800162c <HAL_GetTick>
 800395c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003964:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800396c:	887b      	ldrh	r3, [r7, #2]
 800396e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003970:	887b      	ldrh	r3, [r7, #2]
 8003972:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003974:	7ffb      	ldrb	r3, [r7, #31]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d00c      	beq.n	8003994 <HAL_SPI_TransmitReceive+0x4e>
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003980:	d106      	bne.n	8003990 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d102      	bne.n	8003990 <HAL_SPI_TransmitReceive+0x4a>
 800398a:	7ffb      	ldrb	r3, [r7, #31]
 800398c:	2b04      	cmp	r3, #4
 800398e:	d001      	beq.n	8003994 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003990:	2302      	movs	r3, #2
 8003992:	e1f3      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d005      	beq.n	80039a6 <HAL_SPI_TransmitReceive+0x60>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <HAL_SPI_TransmitReceive+0x60>
 80039a0:	887b      	ldrh	r3, [r7, #2]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e1e8      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_SPI_TransmitReceive+0x72>
 80039b4:	2302      	movs	r3, #2
 80039b6:	e1e1      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039c6:	b2db      	uxtb	r3, r3
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d003      	beq.n	80039d4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2205      	movs	r2, #5
 80039d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2200      	movs	r2, #0
 80039d8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	887a      	ldrh	r2, [r7, #2]
 80039e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	887a      	ldrh	r2, [r7, #2]
 80039ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	887a      	ldrh	r2, [r7, #2]
 80039fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	887a      	ldrh	r2, [r7, #2]
 8003a00:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2200      	movs	r2, #0
 8003a06:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a16:	d802      	bhi.n	8003a1e <HAL_SPI_TransmitReceive+0xd8>
 8003a18:	8abb      	ldrh	r3, [r7, #20]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d908      	bls.n	8003a30 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a2c:	605a      	str	r2, [r3, #4]
 8003a2e:	e007      	b.n	8003a40 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685a      	ldr	r2, [r3, #4]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a3e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a4a:	2b40      	cmp	r3, #64	@ 0x40
 8003a4c:	d007      	beq.n	8003a5e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a66:	f240 8083 	bls.w	8003b70 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x132>
 8003a72:	8afb      	ldrh	r3, [r7, #22]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d16f      	bne.n	8003b58 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7c:	881a      	ldrh	r2, [r3, #0]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a88:	1c9a      	adds	r2, r3, #2
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a92:	b29b      	uxth	r3, r3
 8003a94:	3b01      	subs	r3, #1
 8003a96:	b29a      	uxth	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a9c:	e05c      	b.n	8003b58 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d11b      	bne.n	8003ae4 <HAL_SPI_TransmitReceive+0x19e>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d016      	beq.n	8003ae4 <HAL_SPI_TransmitReceive+0x19e>
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d113      	bne.n	8003ae4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac0:	881a      	ldrh	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003acc:	1c9a      	adds	r2, r3, #2
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d11c      	bne.n	8003b2c <HAL_SPI_TransmitReceive+0x1e6>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d016      	beq.n	8003b2c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	68da      	ldr	r2, [r3, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b08:	b292      	uxth	r2, r2
 8003b0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	1c9a      	adds	r2, r3, #2
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b1c:	b29b      	uxth	r3, r3
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b2c:	f7fd fd7e 	bl	800162c <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	6a3b      	ldr	r3, [r7, #32]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d80d      	bhi.n	8003b58 <HAL_SPI_TransmitReceive+0x212>
 8003b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b42:	d009      	beq.n	8003b58 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e111      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d19d      	bne.n	8003a9e <HAL_SPI_TransmitReceive+0x158>
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d197      	bne.n	8003a9e <HAL_SPI_TransmitReceive+0x158>
 8003b6e:	e0e5      	b.n	8003d3c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d003      	beq.n	8003b80 <HAL_SPI_TransmitReceive+0x23a>
 8003b78:	8afb      	ldrh	r3, [r7, #22]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	f040 80d1 	bne.w	8003d22 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d912      	bls.n	8003bb0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8e:	881a      	ldrh	r2, [r3, #0]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9a:	1c9a      	adds	r2, r3, #2
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	3b02      	subs	r3, #2
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003bae:	e0b8      	b.n	8003d22 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	330c      	adds	r3, #12
 8003bba:	7812      	ldrb	r2, [r2, #0]
 8003bbc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	3b01      	subs	r3, #1
 8003bd0:	b29a      	uxth	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bd6:	e0a4      	b.n	8003d22 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d134      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x30a>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d02f      	beq.n	8003c50 <HAL_SPI_TransmitReceive+0x30a>
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d12c      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d912      	bls.n	8003c26 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c04:	881a      	ldrh	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c10:	1c9a      	adds	r2, r3, #2
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	3b02      	subs	r3, #2
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c24:	e012      	b.n	8003c4c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	330c      	adds	r3, #12
 8003c30:	7812      	ldrb	r2, [r2, #0]
 8003c32:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c38:	1c5a      	adds	r2, r3, #1
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3b01      	subs	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 0301 	and.w	r3, r3, #1
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d148      	bne.n	8003cf0 <HAL_SPI_TransmitReceive+0x3aa>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c64:	b29b      	uxth	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d042      	beq.n	8003cf0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d923      	bls.n	8003cbe <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68da      	ldr	r2, [r3, #12]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c80:	b292      	uxth	r2, r2
 8003c82:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c88:	1c9a      	adds	r2, r3, #2
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	3b02      	subs	r3, #2
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d81f      	bhi.n	8003cec <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cba:	605a      	str	r2, [r3, #4]
 8003cbc:	e016      	b.n	8003cec <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f103 020c 	add.w	r2, r3, #12
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	7812      	ldrb	r2, [r2, #0]
 8003ccc:	b2d2      	uxtb	r2, r2
 8003cce:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd4:	1c5a      	adds	r2, r3, #1
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003cec:	2301      	movs	r3, #1
 8003cee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003cf0:	f7fd fc9c 	bl	800162c <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	6a3b      	ldr	r3, [r7, #32]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d803      	bhi.n	8003d08 <HAL_SPI_TransmitReceive+0x3c2>
 8003d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d06:	d102      	bne.n	8003d0e <HAL_SPI_TransmitReceive+0x3c8>
 8003d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d109      	bne.n	8003d22 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e02c      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f47f af55 	bne.w	8003bd8 <HAL_SPI_TransmitReceive+0x292>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f47f af4e 	bne.w	8003bd8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d3c:	6a3a      	ldr	r2, [r7, #32]
 8003d3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d40:	68f8      	ldr	r0, [r7, #12]
 8003d42:	f000 f995 	bl	8004070 <SPI_EndRxTxTransaction>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d008      	beq.n	8003d5e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2220      	movs	r2, #32
 8003d50:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e00e      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e000      	b.n	8003d7c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
  }
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3728      	adds	r7, #40	@ 0x28
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	603b      	str	r3, [r7, #0]
 8003d90:	4613      	mov	r3, r2
 8003d92:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d94:	f7fd fc4a 	bl	800162c <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d9c:	1a9b      	subs	r3, r3, r2
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	4413      	add	r3, r2
 8003da2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003da4:	f7fd fc42 	bl	800162c <HAL_GetTick>
 8003da8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003daa:	4b39      	ldr	r3, [pc, #228]	@ (8003e90 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	015b      	lsls	r3, r3, #5
 8003db0:	0d1b      	lsrs	r3, r3, #20
 8003db2:	69fa      	ldr	r2, [r7, #28]
 8003db4:	fb02 f303 	mul.w	r3, r2, r3
 8003db8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dba:	e054      	b.n	8003e66 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc2:	d050      	beq.n	8003e66 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003dc4:	f7fd fc32 	bl	800162c <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	69fa      	ldr	r2, [r7, #28]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d902      	bls.n	8003dda <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d13d      	bne.n	8003e56 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003de8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003df2:	d111      	bne.n	8003e18 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dfc:	d004      	beq.n	8003e08 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e06:	d107      	bne.n	8003e18 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e16:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e20:	d10f      	bne.n	8003e42 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e40:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e017      	b.n	8003e86 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	bf0c      	ite	eq
 8003e76:	2301      	moveq	r3, #1
 8003e78:	2300      	movne	r3, #0
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d19b      	bne.n	8003dbc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3720      	adds	r7, #32
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	20000000 	.word	0x20000000

08003e94 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b08a      	sub	sp, #40	@ 0x28
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	60f8      	str	r0, [r7, #12]
 8003e9c:	60b9      	str	r1, [r7, #8]
 8003e9e:	607a      	str	r2, [r7, #4]
 8003ea0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003ea6:	f7fd fbc1 	bl	800162c <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eae:	1a9b      	subs	r3, r3, r2
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003eb6:	f7fd fbb9 	bl	800162c <HAL_GetTick>
 8003eba:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	330c      	adds	r3, #12
 8003ec2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003ec4:	4b3d      	ldr	r3, [pc, #244]	@ (8003fbc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4413      	add	r3, r2
 8003ece:	00da      	lsls	r2, r3, #3
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	0d1b      	lsrs	r3, r3, #20
 8003ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed6:	fb02 f303 	mul.w	r3, r2, r3
 8003eda:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003edc:	e060      	b.n	8003fa0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ee4:	d107      	bne.n	8003ef6 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d104      	bne.n	8003ef6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ef4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efc:	d050      	beq.n	8003fa0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003efe:	f7fd fb95 	bl	800162c <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d902      	bls.n	8003f14 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d13d      	bne.n	8003f90 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f22:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f2c:	d111      	bne.n	8003f52 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f36:	d004      	beq.n	8003f42 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f40:	d107      	bne.n	8003f52 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f50:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f5a:	d10f      	bne.n	8003f7c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f7a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e010      	b.n	8003fb2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d101      	bne.n	8003f9a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d196      	bne.n	8003ede <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3728      	adds	r7, #40	@ 0x28
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	20000000 	.word	0x20000000

08003fc0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b086      	sub	sp, #24
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd4:	d111      	bne.n	8003ffa <SPI_EndRxTransaction+0x3a>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fde:	d004      	beq.n	8003fea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe8:	d107      	bne.n	8003ffa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ff8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	2200      	movs	r2, #0
 8004002:	2180      	movs	r1, #128	@ 0x80
 8004004:	68f8      	ldr	r0, [r7, #12]
 8004006:	f7ff febd 	bl	8003d84 <SPI_WaitFlagStateUntilTimeout>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d007      	beq.n	8004020 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004014:	f043 0220 	orr.w	r2, r3, #32
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e023      	b.n	8004068 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004028:	d11d      	bne.n	8004066 <SPI_EndRxTransaction+0xa6>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004032:	d004      	beq.n	800403e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800403c:	d113      	bne.n	8004066 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	9300      	str	r3, [sp, #0]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2200      	movs	r2, #0
 8004046:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f7ff ff22 	bl	8003e94 <SPI_WaitFifoStateUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800405a:	f043 0220 	orr.w	r2, r3, #32
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e000      	b.n	8004068 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004066:	2300      	movs	r3, #0
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b086      	sub	sp, #24
 8004074:	af02      	add	r7, sp, #8
 8004076:	60f8      	str	r0, [r7, #12]
 8004078:	60b9      	str	r1, [r7, #8]
 800407a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2200      	movs	r2, #0
 8004084:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f7ff ff03 	bl	8003e94 <SPI_WaitFifoStateUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d007      	beq.n	80040a4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004098:	f043 0220 	orr.w	r2, r3, #32
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e027      	b.n	80040f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	2200      	movs	r2, #0
 80040ac:	2180      	movs	r1, #128	@ 0x80
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f7ff fe68 	bl	8003d84 <SPI_WaitFlagStateUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d007      	beq.n	80040ca <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040be:	f043 0220 	orr.w	r2, r3, #32
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e014      	b.n	80040f4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	9300      	str	r3, [sp, #0]
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	2200      	movs	r2, #0
 80040d2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80040d6:	68f8      	ldr	r0, [r7, #12]
 80040d8:	f7ff fedc 	bl	8003e94 <SPI_WaitFifoStateUntilTimeout>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d007      	beq.n	80040f2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e6:	f043 0220 	orr.w	r2, r3, #32
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e000      	b.n	80040f4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3710      	adds	r7, #16
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e049      	b.n	80041a2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fc fe56 	bl	8000dd4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2202      	movs	r2, #2
 800412c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681a      	ldr	r2, [r3, #0]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	3304      	adds	r3, #4
 8004138:	4619      	mov	r1, r3
 800413a:	4610      	mov	r0, r2
 800413c:	f000 fb90 	bl	8004860 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
	...

080041ac <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041b6:	2300      	movs	r3, #0
 80041b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d104      	bne.n	80041ca <HAL_TIM_IC_Start_IT+0x1e>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	e023      	b.n	8004212 <HAL_TIM_IC_Start_IT+0x66>
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	d104      	bne.n	80041da <HAL_TIM_IC_Start_IT+0x2e>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	e01b      	b.n	8004212 <HAL_TIM_IC_Start_IT+0x66>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d104      	bne.n	80041ea <HAL_TIM_IC_Start_IT+0x3e>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	e013      	b.n	8004212 <HAL_TIM_IC_Start_IT+0x66>
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b0c      	cmp	r3, #12
 80041ee:	d104      	bne.n	80041fa <HAL_TIM_IC_Start_IT+0x4e>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	e00b      	b.n	8004212 <HAL_TIM_IC_Start_IT+0x66>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d104      	bne.n	800420a <HAL_TIM_IC_Start_IT+0x5e>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004206:	b2db      	uxtb	r3, r3
 8004208:	e003      	b.n	8004212 <HAL_TIM_IC_Start_IT+0x66>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004210:	b2db      	uxtb	r3, r3
 8004212:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d104      	bne.n	8004224 <HAL_TIM_IC_Start_IT+0x78>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004220:	b2db      	uxtb	r3, r3
 8004222:	e013      	b.n	800424c <HAL_TIM_IC_Start_IT+0xa0>
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	2b04      	cmp	r3, #4
 8004228:	d104      	bne.n	8004234 <HAL_TIM_IC_Start_IT+0x88>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004230:	b2db      	uxtb	r3, r3
 8004232:	e00b      	b.n	800424c <HAL_TIM_IC_Start_IT+0xa0>
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	2b08      	cmp	r3, #8
 8004238:	d104      	bne.n	8004244 <HAL_TIM_IC_Start_IT+0x98>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004240:	b2db      	uxtb	r3, r3
 8004242:	e003      	b.n	800424c <HAL_TIM_IC_Start_IT+0xa0>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800424a:	b2db      	uxtb	r3, r3
 800424c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800424e:	7bbb      	ldrb	r3, [r7, #14]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d102      	bne.n	800425a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004254:	7b7b      	ldrb	r3, [r7, #13]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d001      	beq.n	800425e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e0dd      	b.n	800441a <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d104      	bne.n	800426e <HAL_TIM_IC_Start_IT+0xc2>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800426c:	e023      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x10a>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	2b04      	cmp	r3, #4
 8004272:	d104      	bne.n	800427e <HAL_TIM_IC_Start_IT+0xd2>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800427c:	e01b      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x10a>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b08      	cmp	r3, #8
 8004282:	d104      	bne.n	800428e <HAL_TIM_IC_Start_IT+0xe2>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2202      	movs	r2, #2
 8004288:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800428c:	e013      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x10a>
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b0c      	cmp	r3, #12
 8004292:	d104      	bne.n	800429e <HAL_TIM_IC_Start_IT+0xf2>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800429c:	e00b      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x10a>
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b10      	cmp	r3, #16
 80042a2:	d104      	bne.n	80042ae <HAL_TIM_IC_Start_IT+0x102>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042ac:	e003      	b.n	80042b6 <HAL_TIM_IC_Start_IT+0x10a>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2202      	movs	r2, #2
 80042b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d104      	bne.n	80042c6 <HAL_TIM_IC_Start_IT+0x11a>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2202      	movs	r2, #2
 80042c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042c4:	e013      	b.n	80042ee <HAL_TIM_IC_Start_IT+0x142>
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	2b04      	cmp	r3, #4
 80042ca:	d104      	bne.n	80042d6 <HAL_TIM_IC_Start_IT+0x12a>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042d4:	e00b      	b.n	80042ee <HAL_TIM_IC_Start_IT+0x142>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	2b08      	cmp	r3, #8
 80042da:	d104      	bne.n	80042e6 <HAL_TIM_IC_Start_IT+0x13a>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2202      	movs	r2, #2
 80042e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042e4:	e003      	b.n	80042ee <HAL_TIM_IC_Start_IT+0x142>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2202      	movs	r2, #2
 80042ea:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b0c      	cmp	r3, #12
 80042f2:	d841      	bhi.n	8004378 <HAL_TIM_IC_Start_IT+0x1cc>
 80042f4:	a201      	add	r2, pc, #4	@ (adr r2, 80042fc <HAL_TIM_IC_Start_IT+0x150>)
 80042f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fa:	bf00      	nop
 80042fc:	08004331 	.word	0x08004331
 8004300:	08004379 	.word	0x08004379
 8004304:	08004379 	.word	0x08004379
 8004308:	08004379 	.word	0x08004379
 800430c:	08004343 	.word	0x08004343
 8004310:	08004379 	.word	0x08004379
 8004314:	08004379 	.word	0x08004379
 8004318:	08004379 	.word	0x08004379
 800431c:	08004355 	.word	0x08004355
 8004320:	08004379 	.word	0x08004379
 8004324:	08004379 	.word	0x08004379
 8004328:	08004379 	.word	0x08004379
 800432c:	08004367 	.word	0x08004367
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0202 	orr.w	r2, r2, #2
 800433e:	60da      	str	r2, [r3, #12]
      break;
 8004340:	e01d      	b.n	800437e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68da      	ldr	r2, [r3, #12]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f042 0204 	orr.w	r2, r2, #4
 8004350:	60da      	str	r2, [r3, #12]
      break;
 8004352:	e014      	b.n	800437e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68da      	ldr	r2, [r3, #12]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0208 	orr.w	r2, r2, #8
 8004362:	60da      	str	r2, [r3, #12]
      break;
 8004364:	e00b      	b.n	800437e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68da      	ldr	r2, [r3, #12]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f042 0210 	orr.w	r2, r2, #16
 8004374:	60da      	str	r2, [r3, #12]
      break;
 8004376:	e002      	b.n	800437e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	73fb      	strb	r3, [r7, #15]
      break;
 800437c:	bf00      	nop
  }

  if (status == HAL_OK)
 800437e:	7bfb      	ldrb	r3, [r7, #15]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d149      	bne.n	8004418 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2201      	movs	r2, #1
 800438a:	6839      	ldr	r1, [r7, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f000 fc31 	bl	8004bf4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a23      	ldr	r2, [pc, #140]	@ (8004424 <HAL_TIM_IC_Start_IT+0x278>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d01d      	beq.n	80043d8 <HAL_TIM_IC_Start_IT+0x22c>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a4:	d018      	beq.n	80043d8 <HAL_TIM_IC_Start_IT+0x22c>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a1f      	ldr	r2, [pc, #124]	@ (8004428 <HAL_TIM_IC_Start_IT+0x27c>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d013      	beq.n	80043d8 <HAL_TIM_IC_Start_IT+0x22c>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a1d      	ldr	r2, [pc, #116]	@ (800442c <HAL_TIM_IC_Start_IT+0x280>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d00e      	beq.n	80043d8 <HAL_TIM_IC_Start_IT+0x22c>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a1c      	ldr	r2, [pc, #112]	@ (8004430 <HAL_TIM_IC_Start_IT+0x284>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d009      	beq.n	80043d8 <HAL_TIM_IC_Start_IT+0x22c>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a1a      	ldr	r2, [pc, #104]	@ (8004434 <HAL_TIM_IC_Start_IT+0x288>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d004      	beq.n	80043d8 <HAL_TIM_IC_Start_IT+0x22c>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a19      	ldr	r2, [pc, #100]	@ (8004438 <HAL_TIM_IC_Start_IT+0x28c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d115      	bne.n	8004404 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	689a      	ldr	r2, [r3, #8]
 80043de:	4b17      	ldr	r3, [pc, #92]	@ (800443c <HAL_TIM_IC_Start_IT+0x290>)
 80043e0:	4013      	ands	r3, r2
 80043e2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b06      	cmp	r3, #6
 80043e8:	d015      	beq.n	8004416 <HAL_TIM_IC_Start_IT+0x26a>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f0:	d011      	beq.n	8004416 <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f042 0201 	orr.w	r2, r2, #1
 8004400:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004402:	e008      	b.n	8004416 <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0201 	orr.w	r2, r2, #1
 8004412:	601a      	str	r2, [r3, #0]
 8004414:	e000      	b.n	8004418 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004416:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004418:	7bfb      	ldrb	r3, [r7, #15]
}
 800441a:	4618      	mov	r0, r3
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40000400 	.word	0x40000400
 800442c:	40000800 	.word	0x40000800
 8004430:	40000c00 	.word	0x40000c00
 8004434:	40013400 	.word	0x40013400
 8004438:	40014000 	.word	0x40014000
 800443c:	00010007 	.word	0x00010007

08004440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d020      	beq.n	80044a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d01b      	beq.n	80044a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f06f 0202 	mvn.w	r2, #2
 8004474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	699b      	ldr	r3, [r3, #24]
 8004482:	f003 0303 	and.w	r3, r3, #3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d003      	beq.n	8004492 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fc f88e 	bl	80005ac <HAL_TIM_IC_CaptureCallback>
 8004490:	e005      	b.n	800449e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f000 f9c6 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 f9cd 	bl	8004838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	f003 0304 	and.w	r3, r3, #4
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d020      	beq.n	80044f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f003 0304 	and.w	r3, r3, #4
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d01b      	beq.n	80044f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f06f 0204 	mvn.w	r2, #4
 80044c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2202      	movs	r2, #2
 80044c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d003      	beq.n	80044de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f7fc f868 	bl	80005ac <HAL_TIM_IC_CaptureCallback>
 80044dc:	e005      	b.n	80044ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f000 f9a0 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f9a7 	bl	8004838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d020      	beq.n	800453c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0308 	and.w	r3, r3, #8
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01b      	beq.n	800453c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0208 	mvn.w	r2, #8
 800450c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2204      	movs	r2, #4
 8004512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	69db      	ldr	r3, [r3, #28]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f7fc f842 	bl	80005ac <HAL_TIM_IC_CaptureCallback>
 8004528:	e005      	b.n	8004536 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f97a 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f981 	bl	8004838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f003 0310 	and.w	r3, r3, #16
 8004542:	2b00      	cmp	r3, #0
 8004544:	d020      	beq.n	8004588 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f003 0310 	and.w	r3, r3, #16
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01b      	beq.n	8004588 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0210 	mvn.w	r2, #16
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2208      	movs	r2, #8
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	69db      	ldr	r3, [r3, #28]
 8004566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fc f81c 	bl	80005ac <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f954 	bl	8004824 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f95b 	bl	8004838 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00c      	beq.n	80045ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b00      	cmp	r3, #0
 800459a:	d007      	beq.n	80045ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f06f 0201 	mvn.w	r2, #1
 80045a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f932 	bl	8004810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d104      	bne.n	80045c0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00c      	beq.n	80045da <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80045d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 fbc5 	bl	8004d64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d00c      	beq.n	80045fe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d007      	beq.n	80045fe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80045f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fbbd 	bl	8004d78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00c      	beq.n	8004622 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800460e:	2b00      	cmp	r3, #0
 8004610:	d007      	beq.n	8004622 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800461a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f000 f915 	bl	800484c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f003 0320 	and.w	r3, r3, #32
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00c      	beq.n	8004646 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f003 0320 	and.w	r3, r3, #32
 8004632:	2b00      	cmp	r3, #0
 8004634:	d007      	beq.n	8004646 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f06f 0220 	mvn.w	r2, #32
 800463e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 fb85 	bl	8004d50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004646:	bf00      	nop
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b086      	sub	sp, #24
 8004652:	af00      	add	r7, sp, #0
 8004654:	60f8      	str	r0, [r7, #12]
 8004656:	60b9      	str	r1, [r7, #8]
 8004658:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800465a:	2300      	movs	r3, #0
 800465c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004664:	2b01      	cmp	r3, #1
 8004666:	d101      	bne.n	800466c <HAL_TIM_IC_ConfigChannel+0x1e>
 8004668:	2302      	movs	r3, #2
 800466a:	e088      	b.n	800477e <HAL_TIM_IC_ConfigChannel+0x130>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d11b      	bne.n	80046b2 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800468a:	f000 f98f 	bl	80049ac <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	699a      	ldr	r2, [r3, #24]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 020c 	bic.w	r2, r2, #12
 800469c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6999      	ldr	r1, [r3, #24]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	619a      	str	r2, [r3, #24]
 80046b0:	e060      	b.n	8004774 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2b04      	cmp	r3, #4
 80046b6:	d11c      	bne.n	80046f2 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80046c8:	f000 f9de 	bl	8004a88 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699a      	ldr	r2, [r3, #24]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80046da:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6999      	ldr	r1, [r3, #24]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	021a      	lsls	r2, r3, #8
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	430a      	orrs	r2, r1
 80046ee:	619a      	str	r2, [r3, #24]
 80046f0:	e040      	b.n	8004774 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d11b      	bne.n	8004730 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004708:	f000 f9fb 	bl	8004b02 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	69da      	ldr	r2, [r3, #28]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 020c 	bic.w	r2, r2, #12
 800471a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	69d9      	ldr	r1, [r3, #28]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	689a      	ldr	r2, [r3, #8]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	61da      	str	r2, [r3, #28]
 800472e:	e021      	b.n	8004774 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b0c      	cmp	r3, #12
 8004734:	d11c      	bne.n	8004770 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004746:	f000 fa18 	bl	8004b7a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	69da      	ldr	r2, [r3, #28]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004758:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69d9      	ldr	r1, [r3, #28]
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	021a      	lsls	r2, r3, #8
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	61da      	str	r2, [r3, #28]
 800476e:	e001      	b.n	8004774 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800477c:	7dfb      	ldrb	r3, [r7, #23]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3718      	adds	r7, #24
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004788:	b480      	push	{r7}
 800478a:	b085      	sub	sp, #20
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004792:	2300      	movs	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	2b0c      	cmp	r3, #12
 800479a:	d831      	bhi.n	8004800 <HAL_TIM_ReadCapturedValue+0x78>
 800479c:	a201      	add	r2, pc, #4	@ (adr r2, 80047a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800479e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a2:	bf00      	nop
 80047a4:	080047d9 	.word	0x080047d9
 80047a8:	08004801 	.word	0x08004801
 80047ac:	08004801 	.word	0x08004801
 80047b0:	08004801 	.word	0x08004801
 80047b4:	080047e3 	.word	0x080047e3
 80047b8:	08004801 	.word	0x08004801
 80047bc:	08004801 	.word	0x08004801
 80047c0:	08004801 	.word	0x08004801
 80047c4:	080047ed 	.word	0x080047ed
 80047c8:	08004801 	.word	0x08004801
 80047cc:	08004801 	.word	0x08004801
 80047d0:	08004801 	.word	0x08004801
 80047d4:	080047f7 	.word	0x080047f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047de:	60fb      	str	r3, [r7, #12]

      break;
 80047e0:	e00f      	b.n	8004802 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e8:	60fb      	str	r3, [r7, #12]

      break;
 80047ea:	e00a      	b.n	8004802 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047f2:	60fb      	str	r3, [r7, #12]

      break;
 80047f4:	e005      	b.n	8004802 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fc:	60fb      	str	r3, [r7, #12]

      break;
 80047fe:	e000      	b.n	8004802 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004800:	bf00      	nop
  }

  return tmpreg;
 8004802:	68fb      	ldr	r3, [r7, #12]
}
 8004804:	4618      	mov	r0, r3
 8004806:	3714      	adds	r7, #20
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800482c:	bf00      	nop
 800482e:	370c      	adds	r7, #12
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004838:	b480      	push	{r7}
 800483a:	b083      	sub	sp, #12
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800484c:	b480      	push	{r7}
 800484e:	b083      	sub	sp, #12
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a46      	ldr	r2, [pc, #280]	@ (800498c <TIM_Base_SetConfig+0x12c>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d013      	beq.n	80048a0 <TIM_Base_SetConfig+0x40>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800487e:	d00f      	beq.n	80048a0 <TIM_Base_SetConfig+0x40>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a43      	ldr	r2, [pc, #268]	@ (8004990 <TIM_Base_SetConfig+0x130>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d00b      	beq.n	80048a0 <TIM_Base_SetConfig+0x40>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a42      	ldr	r2, [pc, #264]	@ (8004994 <TIM_Base_SetConfig+0x134>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d007      	beq.n	80048a0 <TIM_Base_SetConfig+0x40>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a41      	ldr	r2, [pc, #260]	@ (8004998 <TIM_Base_SetConfig+0x138>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d003      	beq.n	80048a0 <TIM_Base_SetConfig+0x40>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a40      	ldr	r2, [pc, #256]	@ (800499c <TIM_Base_SetConfig+0x13c>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d108      	bne.n	80048b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a35      	ldr	r2, [pc, #212]	@ (800498c <TIM_Base_SetConfig+0x12c>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d01f      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c0:	d01b      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a32      	ldr	r2, [pc, #200]	@ (8004990 <TIM_Base_SetConfig+0x130>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d017      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a31      	ldr	r2, [pc, #196]	@ (8004994 <TIM_Base_SetConfig+0x134>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a30      	ldr	r2, [pc, #192]	@ (8004998 <TIM_Base_SetConfig+0x138>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d00f      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a2f      	ldr	r2, [pc, #188]	@ (800499c <TIM_Base_SetConfig+0x13c>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d00b      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a2e      	ldr	r2, [pc, #184]	@ (80049a0 <TIM_Base_SetConfig+0x140>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d007      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a2d      	ldr	r2, [pc, #180]	@ (80049a4 <TIM_Base_SetConfig+0x144>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d003      	beq.n	80048fa <TIM_Base_SetConfig+0x9a>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a2c      	ldr	r2, [pc, #176]	@ (80049a8 <TIM_Base_SetConfig+0x148>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d108      	bne.n	800490c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	4313      	orrs	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	695b      	ldr	r3, [r3, #20]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	689a      	ldr	r2, [r3, #8]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a16      	ldr	r2, [pc, #88]	@ (800498c <TIM_Base_SetConfig+0x12c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00f      	beq.n	8004958 <TIM_Base_SetConfig+0xf8>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a18      	ldr	r2, [pc, #96]	@ (800499c <TIM_Base_SetConfig+0x13c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00b      	beq.n	8004958 <TIM_Base_SetConfig+0xf8>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a17      	ldr	r2, [pc, #92]	@ (80049a0 <TIM_Base_SetConfig+0x140>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d007      	beq.n	8004958 <TIM_Base_SetConfig+0xf8>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a16      	ldr	r2, [pc, #88]	@ (80049a4 <TIM_Base_SetConfig+0x144>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d003      	beq.n	8004958 <TIM_Base_SetConfig+0xf8>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	4a15      	ldr	r2, [pc, #84]	@ (80049a8 <TIM_Base_SetConfig+0x148>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d103      	bne.n	8004960 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	691a      	ldr	r2, [r3, #16]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	f003 0301 	and.w	r3, r3, #1
 800496e:	2b01      	cmp	r3, #1
 8004970:	d105      	bne.n	800497e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	f023 0201 	bic.w	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	611a      	str	r2, [r3, #16]
  }
}
 800497e:	bf00      	nop
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40012c00 	.word	0x40012c00
 8004990:	40000400 	.word	0x40000400
 8004994:	40000800 	.word	0x40000800
 8004998:	40000c00 	.word	0x40000c00
 800499c:	40013400 	.word	0x40013400
 80049a0:	40014000 	.word	0x40014000
 80049a4:	40014400 	.word	0x40014400
 80049a8:	40014800 	.word	0x40014800

080049ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
 80049b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f023 0201 	bic.w	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	4a26      	ldr	r2, [pc, #152]	@ (8004a70 <TIM_TI1_SetConfig+0xc4>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d017      	beq.n	8004a0a <TIM_TI1_SetConfig+0x5e>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e0:	d013      	beq.n	8004a0a <TIM_TI1_SetConfig+0x5e>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4a23      	ldr	r2, [pc, #140]	@ (8004a74 <TIM_TI1_SetConfig+0xc8>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d00f      	beq.n	8004a0a <TIM_TI1_SetConfig+0x5e>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	4a22      	ldr	r2, [pc, #136]	@ (8004a78 <TIM_TI1_SetConfig+0xcc>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d00b      	beq.n	8004a0a <TIM_TI1_SetConfig+0x5e>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	4a21      	ldr	r2, [pc, #132]	@ (8004a7c <TIM_TI1_SetConfig+0xd0>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d007      	beq.n	8004a0a <TIM_TI1_SetConfig+0x5e>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4a20      	ldr	r2, [pc, #128]	@ (8004a80 <TIM_TI1_SetConfig+0xd4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d003      	beq.n	8004a0a <TIM_TI1_SetConfig+0x5e>
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	4a1f      	ldr	r2, [pc, #124]	@ (8004a84 <TIM_TI1_SetConfig+0xd8>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d101      	bne.n	8004a0e <TIM_TI1_SetConfig+0x62>
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e000      	b.n	8004a10 <TIM_TI1_SetConfig+0x64>
 8004a0e:	2300      	movs	r3, #0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	f023 0303 	bic.w	r3, r3, #3
 8004a1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004a1c:	697a      	ldr	r2, [r7, #20]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]
 8004a24:	e003      	b.n	8004a2e <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f043 0301 	orr.w	r3, r3, #1
 8004a2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	697a      	ldr	r2, [r7, #20]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	f023 030a 	bic.w	r3, r3, #10
 8004a48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f003 030a 	and.w	r3, r3, #10
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	621a      	str	r2, [r3, #32]
}
 8004a62:	bf00      	nop
 8004a64:	371c      	adds	r7, #28
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40012c00 	.word	0x40012c00
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40000800 	.word	0x40000800
 8004a7c:	40000c00 	.word	0x40000c00
 8004a80:	40013400 	.word	0x40013400
 8004a84:	40014000 	.word	0x40014000

08004a88 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b087      	sub	sp, #28
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f023 0210 	bic.w	r2, r3, #16
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	699b      	ldr	r3, [r3, #24]
 8004aac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ab4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	021b      	lsls	r3, r3, #8
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	031b      	lsls	r3, r3, #12
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	693a      	ldr	r2, [r7, #16]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ada:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	011b      	lsls	r3, r3, #4
 8004ae0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	621a      	str	r2, [r3, #32]
}
 8004af6:	bf00      	nop
 8004af8:	371c      	adds	r7, #28
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b02:	b480      	push	{r7}
 8004b04:	b087      	sub	sp, #28
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	60f8      	str	r0, [r7, #12]
 8004b0a:	60b9      	str	r1, [r7, #8]
 8004b0c:	607a      	str	r2, [r7, #4]
 8004b0e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	f023 0303 	bic.w	r3, r3, #3
 8004b2e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b3e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	011b      	lsls	r3, r3, #4
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004b52:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	021b      	lsls	r3, r3, #8
 8004b58:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	621a      	str	r2, [r3, #32]
}
 8004b6e:	bf00      	nop
 8004b70:	371c      	adds	r7, #28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr

08004b7a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004b7a:	b480      	push	{r7}
 8004b7c:	b087      	sub	sp, #28
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	60f8      	str	r0, [r7, #12]
 8004b82:	60b9      	str	r1, [r7, #8]
 8004b84:	607a      	str	r2, [r7, #4]
 8004b86:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6a1b      	ldr	r3, [r3, #32]
 8004b92:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ba6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	021b      	lsls	r3, r3, #8
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bb8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	031b      	lsls	r3, r3, #12
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004bcc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	031b      	lsls	r3, r3, #12
 8004bd2:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004bd6:	697a      	ldr	r2, [r7, #20]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	697a      	ldr	r2, [r7, #20]
 8004be6:	621a      	str	r2, [r3, #32]
}
 8004be8:	bf00      	nop
 8004bea:	371c      	adds	r7, #28
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f003 031f 	and.w	r3, r3, #31
 8004c06:	2201      	movs	r2, #1
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6a1a      	ldr	r2, [r3, #32]
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	43db      	mvns	r3, r3
 8004c16:	401a      	ands	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a1a      	ldr	r2, [r3, #32]
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 031f 	and.w	r3, r3, #31
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	fa01 f303 	lsl.w	r3, r1, r3
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
	...

08004c40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c50:	2b01      	cmp	r3, #1
 8004c52:	d101      	bne.n	8004c58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c54:	2302      	movs	r3, #2
 8004c56:	e068      	b.n	8004d2a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a2e      	ldr	r2, [pc, #184]	@ (8004d38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d004      	beq.n	8004c8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a2d      	ldr	r2, [pc, #180]	@ (8004d3c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d108      	bne.n	8004c9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004c92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a1e      	ldr	r2, [pc, #120]	@ (8004d38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d01d      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cca:	d018      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a1b      	ldr	r2, [pc, #108]	@ (8004d40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d013      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a1a      	ldr	r2, [pc, #104]	@ (8004d44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00e      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a18      	ldr	r2, [pc, #96]	@ (8004d48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d009      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a13      	ldr	r2, [pc, #76]	@ (8004d3c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d004      	beq.n	8004cfe <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a14      	ldr	r2, [pc, #80]	@ (8004d4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d10c      	bne.n	8004d18 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	689b      	ldr	r3, [r3, #8]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	40012c00 	.word	0x40012c00
 8004d3c:	40013400 	.word	0x40013400
 8004d40:	40000400 	.word	0x40000400
 8004d44:	40000800 	.word	0x40000800
 8004d48:	40000c00 	.word	0x40000c00
 8004d4c:	40014000 	.word	0x40014000

08004d50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b082      	sub	sp, #8
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d101      	bne.n	8004d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e040      	b.n	8004e20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d106      	bne.n	8004db4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7fc f85c 	bl	8000e6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2224      	movs	r2, #36	@ 0x24
 8004db8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0201 	bic.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fb6a 	bl	80054ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f000 f8af 	bl	8004f3c <UART_SetConfig>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e01b      	b.n	8004e20 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685a      	ldr	r2, [r3, #4]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004df6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	689a      	ldr	r2, [r3, #8]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f042 0201 	orr.w	r2, r2, #1
 8004e16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fbe9 	bl	80055f0 <UART_CheckIdleState>
 8004e1e:	4603      	mov	r3, r0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3708      	adds	r7, #8
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}

08004e28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b08a      	sub	sp, #40	@ 0x28
 8004e2c:	af02      	add	r7, sp, #8
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	603b      	str	r3, [r7, #0]
 8004e34:	4613      	mov	r3, r2
 8004e36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	d177      	bne.n	8004f30 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d002      	beq.n	8004e4c <HAL_UART_Transmit+0x24>
 8004e46:	88fb      	ldrh	r3, [r7, #6]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d101      	bne.n	8004e50 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e070      	b.n	8004f32 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2221      	movs	r2, #33	@ 0x21
 8004e5c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e5e:	f7fc fbe5 	bl	800162c <HAL_GetTick>
 8004e62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	88fa      	ldrh	r2, [r7, #6]
 8004e68:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	88fa      	ldrh	r2, [r7, #6]
 8004e70:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e7c:	d108      	bne.n	8004e90 <HAL_UART_Transmit+0x68>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d104      	bne.n	8004e90 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004e86:	2300      	movs	r3, #0
 8004e88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	61bb      	str	r3, [r7, #24]
 8004e8e:	e003      	b.n	8004e98 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e94:	2300      	movs	r3, #0
 8004e96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e98:	e02f      	b.n	8004efa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	2180      	movs	r1, #128	@ 0x80
 8004ea4:	68f8      	ldr	r0, [r7, #12]
 8004ea6:	f000 fc4b 	bl	8005740 <UART_WaitOnFlagUntilTimeout>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d004      	beq.n	8004eba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2220      	movs	r2, #32
 8004eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e03b      	b.n	8004f32 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d10b      	bne.n	8004ed8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	881a      	ldrh	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ecc:	b292      	uxth	r2, r2
 8004ece:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	3302      	adds	r3, #2
 8004ed4:	61bb      	str	r3, [r7, #24]
 8004ed6:	e007      	b.n	8004ee8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ed8:	69fb      	ldr	r3, [r7, #28]
 8004eda:	781a      	ldrb	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	b29a      	uxth	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1c9      	bne.n	8004e9a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2140      	movs	r1, #64	@ 0x40
 8004f10:	68f8      	ldr	r0, [r7, #12]
 8004f12:	f000 fc15 	bl	8005740 <UART_WaitOnFlagUntilTimeout>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d004      	beq.n	8004f26 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2220      	movs	r2, #32
 8004f20:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004f22:	2303      	movs	r3, #3
 8004f24:	e005      	b.n	8004f32 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2220      	movs	r2, #32
 8004f2a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	e000      	b.n	8004f32 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004f30:	2302      	movs	r3, #2
  }
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3720      	adds	r7, #32
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
	...

08004f3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f40:	b08a      	sub	sp, #40	@ 0x28
 8004f42:	af00      	add	r7, sp, #0
 8004f44:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	689a      	ldr	r2, [r3, #8]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	691b      	ldr	r3, [r3, #16]
 8004f54:	431a      	orrs	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	4ba4      	ldr	r3, [pc, #656]	@ (80051fc <UART_SetConfig+0x2c0>)
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	6812      	ldr	r2, [r2, #0]
 8004f72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f74:	430b      	orrs	r3, r1
 8004f76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	699b      	ldr	r3, [r3, #24]
 8004f92:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a99      	ldr	r2, [pc, #612]	@ (8005200 <UART_SetConfig+0x2c4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d004      	beq.n	8004fa8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fb8:	430a      	orrs	r2, r1
 8004fba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a90      	ldr	r2, [pc, #576]	@ (8005204 <UART_SetConfig+0x2c8>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d126      	bne.n	8005014 <UART_SetConfig+0xd8>
 8004fc6:	4b90      	ldr	r3, [pc, #576]	@ (8005208 <UART_SetConfig+0x2cc>)
 8004fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fcc:	f003 0303 	and.w	r3, r3, #3
 8004fd0:	2b03      	cmp	r3, #3
 8004fd2:	d81b      	bhi.n	800500c <UART_SetConfig+0xd0>
 8004fd4:	a201      	add	r2, pc, #4	@ (adr r2, 8004fdc <UART_SetConfig+0xa0>)
 8004fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fda:	bf00      	nop
 8004fdc:	08004fed 	.word	0x08004fed
 8004fe0:	08004ffd 	.word	0x08004ffd
 8004fe4:	08004ff5 	.word	0x08004ff5
 8004fe8:	08005005 	.word	0x08005005
 8004fec:	2301      	movs	r3, #1
 8004fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff2:	e116      	b.n	8005222 <UART_SetConfig+0x2e6>
 8004ff4:	2302      	movs	r3, #2
 8004ff6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ffa:	e112      	b.n	8005222 <UART_SetConfig+0x2e6>
 8004ffc:	2304      	movs	r3, #4
 8004ffe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005002:	e10e      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005004:	2308      	movs	r3, #8
 8005006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500a:	e10a      	b.n	8005222 <UART_SetConfig+0x2e6>
 800500c:	2310      	movs	r3, #16
 800500e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005012:	e106      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a7c      	ldr	r2, [pc, #496]	@ (800520c <UART_SetConfig+0x2d0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d138      	bne.n	8005090 <UART_SetConfig+0x154>
 800501e:	4b7a      	ldr	r3, [pc, #488]	@ (8005208 <UART_SetConfig+0x2cc>)
 8005020:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005024:	f003 030c 	and.w	r3, r3, #12
 8005028:	2b0c      	cmp	r3, #12
 800502a:	d82d      	bhi.n	8005088 <UART_SetConfig+0x14c>
 800502c:	a201      	add	r2, pc, #4	@ (adr r2, 8005034 <UART_SetConfig+0xf8>)
 800502e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005032:	bf00      	nop
 8005034:	08005069 	.word	0x08005069
 8005038:	08005089 	.word	0x08005089
 800503c:	08005089 	.word	0x08005089
 8005040:	08005089 	.word	0x08005089
 8005044:	08005079 	.word	0x08005079
 8005048:	08005089 	.word	0x08005089
 800504c:	08005089 	.word	0x08005089
 8005050:	08005089 	.word	0x08005089
 8005054:	08005071 	.word	0x08005071
 8005058:	08005089 	.word	0x08005089
 800505c:	08005089 	.word	0x08005089
 8005060:	08005089 	.word	0x08005089
 8005064:	08005081 	.word	0x08005081
 8005068:	2300      	movs	r3, #0
 800506a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800506e:	e0d8      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005070:	2302      	movs	r3, #2
 8005072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005076:	e0d4      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005078:	2304      	movs	r3, #4
 800507a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800507e:	e0d0      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005080:	2308      	movs	r3, #8
 8005082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005086:	e0cc      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005088:	2310      	movs	r3, #16
 800508a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800508e:	e0c8      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a5e      	ldr	r2, [pc, #376]	@ (8005210 <UART_SetConfig+0x2d4>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d125      	bne.n	80050e6 <UART_SetConfig+0x1aa>
 800509a:	4b5b      	ldr	r3, [pc, #364]	@ (8005208 <UART_SetConfig+0x2cc>)
 800509c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80050a4:	2b30      	cmp	r3, #48	@ 0x30
 80050a6:	d016      	beq.n	80050d6 <UART_SetConfig+0x19a>
 80050a8:	2b30      	cmp	r3, #48	@ 0x30
 80050aa:	d818      	bhi.n	80050de <UART_SetConfig+0x1a2>
 80050ac:	2b20      	cmp	r3, #32
 80050ae:	d00a      	beq.n	80050c6 <UART_SetConfig+0x18a>
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d814      	bhi.n	80050de <UART_SetConfig+0x1a2>
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d002      	beq.n	80050be <UART_SetConfig+0x182>
 80050b8:	2b10      	cmp	r3, #16
 80050ba:	d008      	beq.n	80050ce <UART_SetConfig+0x192>
 80050bc:	e00f      	b.n	80050de <UART_SetConfig+0x1a2>
 80050be:	2300      	movs	r3, #0
 80050c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c4:	e0ad      	b.n	8005222 <UART_SetConfig+0x2e6>
 80050c6:	2302      	movs	r3, #2
 80050c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050cc:	e0a9      	b.n	8005222 <UART_SetConfig+0x2e6>
 80050ce:	2304      	movs	r3, #4
 80050d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d4:	e0a5      	b.n	8005222 <UART_SetConfig+0x2e6>
 80050d6:	2308      	movs	r3, #8
 80050d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050dc:	e0a1      	b.n	8005222 <UART_SetConfig+0x2e6>
 80050de:	2310      	movs	r3, #16
 80050e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e4:	e09d      	b.n	8005222 <UART_SetConfig+0x2e6>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a4a      	ldr	r2, [pc, #296]	@ (8005214 <UART_SetConfig+0x2d8>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d125      	bne.n	800513c <UART_SetConfig+0x200>
 80050f0:	4b45      	ldr	r3, [pc, #276]	@ (8005208 <UART_SetConfig+0x2cc>)
 80050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80050fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80050fc:	d016      	beq.n	800512c <UART_SetConfig+0x1f0>
 80050fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8005100:	d818      	bhi.n	8005134 <UART_SetConfig+0x1f8>
 8005102:	2b80      	cmp	r3, #128	@ 0x80
 8005104:	d00a      	beq.n	800511c <UART_SetConfig+0x1e0>
 8005106:	2b80      	cmp	r3, #128	@ 0x80
 8005108:	d814      	bhi.n	8005134 <UART_SetConfig+0x1f8>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <UART_SetConfig+0x1d8>
 800510e:	2b40      	cmp	r3, #64	@ 0x40
 8005110:	d008      	beq.n	8005124 <UART_SetConfig+0x1e8>
 8005112:	e00f      	b.n	8005134 <UART_SetConfig+0x1f8>
 8005114:	2300      	movs	r3, #0
 8005116:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511a:	e082      	b.n	8005222 <UART_SetConfig+0x2e6>
 800511c:	2302      	movs	r3, #2
 800511e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005122:	e07e      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005124:	2304      	movs	r3, #4
 8005126:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512a:	e07a      	b.n	8005222 <UART_SetConfig+0x2e6>
 800512c:	2308      	movs	r3, #8
 800512e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005132:	e076      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005134:	2310      	movs	r3, #16
 8005136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513a:	e072      	b.n	8005222 <UART_SetConfig+0x2e6>
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a35      	ldr	r2, [pc, #212]	@ (8005218 <UART_SetConfig+0x2dc>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d12a      	bne.n	800519c <UART_SetConfig+0x260>
 8005146:	4b30      	ldr	r3, [pc, #192]	@ (8005208 <UART_SetConfig+0x2cc>)
 8005148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005150:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005154:	d01a      	beq.n	800518c <UART_SetConfig+0x250>
 8005156:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800515a:	d81b      	bhi.n	8005194 <UART_SetConfig+0x258>
 800515c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005160:	d00c      	beq.n	800517c <UART_SetConfig+0x240>
 8005162:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005166:	d815      	bhi.n	8005194 <UART_SetConfig+0x258>
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <UART_SetConfig+0x238>
 800516c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005170:	d008      	beq.n	8005184 <UART_SetConfig+0x248>
 8005172:	e00f      	b.n	8005194 <UART_SetConfig+0x258>
 8005174:	2300      	movs	r3, #0
 8005176:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517a:	e052      	b.n	8005222 <UART_SetConfig+0x2e6>
 800517c:	2302      	movs	r3, #2
 800517e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005182:	e04e      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005184:	2304      	movs	r3, #4
 8005186:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518a:	e04a      	b.n	8005222 <UART_SetConfig+0x2e6>
 800518c:	2308      	movs	r3, #8
 800518e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005192:	e046      	b.n	8005222 <UART_SetConfig+0x2e6>
 8005194:	2310      	movs	r3, #16
 8005196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519a:	e042      	b.n	8005222 <UART_SetConfig+0x2e6>
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a17      	ldr	r2, [pc, #92]	@ (8005200 <UART_SetConfig+0x2c4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d13a      	bne.n	800521c <UART_SetConfig+0x2e0>
 80051a6:	4b18      	ldr	r3, [pc, #96]	@ (8005208 <UART_SetConfig+0x2cc>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80051b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051b4:	d01a      	beq.n	80051ec <UART_SetConfig+0x2b0>
 80051b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80051ba:	d81b      	bhi.n	80051f4 <UART_SetConfig+0x2b8>
 80051bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051c0:	d00c      	beq.n	80051dc <UART_SetConfig+0x2a0>
 80051c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80051c6:	d815      	bhi.n	80051f4 <UART_SetConfig+0x2b8>
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d003      	beq.n	80051d4 <UART_SetConfig+0x298>
 80051cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051d0:	d008      	beq.n	80051e4 <UART_SetConfig+0x2a8>
 80051d2:	e00f      	b.n	80051f4 <UART_SetConfig+0x2b8>
 80051d4:	2300      	movs	r3, #0
 80051d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051da:	e022      	b.n	8005222 <UART_SetConfig+0x2e6>
 80051dc:	2302      	movs	r3, #2
 80051de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051e2:	e01e      	b.n	8005222 <UART_SetConfig+0x2e6>
 80051e4:	2304      	movs	r3, #4
 80051e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ea:	e01a      	b.n	8005222 <UART_SetConfig+0x2e6>
 80051ec:	2308      	movs	r3, #8
 80051ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f2:	e016      	b.n	8005222 <UART_SetConfig+0x2e6>
 80051f4:	2310      	movs	r3, #16
 80051f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051fa:	e012      	b.n	8005222 <UART_SetConfig+0x2e6>
 80051fc:	efff69f3 	.word	0xefff69f3
 8005200:	40008000 	.word	0x40008000
 8005204:	40013800 	.word	0x40013800
 8005208:	40021000 	.word	0x40021000
 800520c:	40004400 	.word	0x40004400
 8005210:	40004800 	.word	0x40004800
 8005214:	40004c00 	.word	0x40004c00
 8005218:	40005000 	.word	0x40005000
 800521c:	2310      	movs	r3, #16
 800521e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a9f      	ldr	r2, [pc, #636]	@ (80054a4 <UART_SetConfig+0x568>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d17a      	bne.n	8005322 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800522c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005230:	2b08      	cmp	r3, #8
 8005232:	d824      	bhi.n	800527e <UART_SetConfig+0x342>
 8005234:	a201      	add	r2, pc, #4	@ (adr r2, 800523c <UART_SetConfig+0x300>)
 8005236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523a:	bf00      	nop
 800523c:	08005261 	.word	0x08005261
 8005240:	0800527f 	.word	0x0800527f
 8005244:	08005269 	.word	0x08005269
 8005248:	0800527f 	.word	0x0800527f
 800524c:	0800526f 	.word	0x0800526f
 8005250:	0800527f 	.word	0x0800527f
 8005254:	0800527f 	.word	0x0800527f
 8005258:	0800527f 	.word	0x0800527f
 800525c:	08005277 	.word	0x08005277
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005260:	f7fd fad8 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 8005264:	61f8      	str	r0, [r7, #28]
        break;
 8005266:	e010      	b.n	800528a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005268:	4b8f      	ldr	r3, [pc, #572]	@ (80054a8 <UART_SetConfig+0x56c>)
 800526a:	61fb      	str	r3, [r7, #28]
        break;
 800526c:	e00d      	b.n	800528a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800526e:	f7fd fa39 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 8005272:	61f8      	str	r0, [r7, #28]
        break;
 8005274:	e009      	b.n	800528a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005276:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800527a:	61fb      	str	r3, [r7, #28]
        break;
 800527c:	e005      	b.n	800528a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005288:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	2b00      	cmp	r3, #0
 800528e:	f000 80fb 	beq.w	8005488 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	4613      	mov	r3, r2
 8005298:	005b      	lsls	r3, r3, #1
 800529a:	4413      	add	r3, r2
 800529c:	69fa      	ldr	r2, [r7, #28]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d305      	bcc.n	80052ae <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052a8:	69fa      	ldr	r2, [r7, #28]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d903      	bls.n	80052b6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052b4:	e0e8      	b.n	8005488 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2200      	movs	r2, #0
 80052ba:	461c      	mov	r4, r3
 80052bc:	4615      	mov	r5, r2
 80052be:	f04f 0200 	mov.w	r2, #0
 80052c2:	f04f 0300 	mov.w	r3, #0
 80052c6:	022b      	lsls	r3, r5, #8
 80052c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80052cc:	0222      	lsls	r2, r4, #8
 80052ce:	68f9      	ldr	r1, [r7, #12]
 80052d0:	6849      	ldr	r1, [r1, #4]
 80052d2:	0849      	lsrs	r1, r1, #1
 80052d4:	2000      	movs	r0, #0
 80052d6:	4688      	mov	r8, r1
 80052d8:	4681      	mov	r9, r0
 80052da:	eb12 0a08 	adds.w	sl, r2, r8
 80052de:	eb43 0b09 	adc.w	fp, r3, r9
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	2200      	movs	r2, #0
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	607a      	str	r2, [r7, #4]
 80052ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052f0:	4650      	mov	r0, sl
 80052f2:	4659      	mov	r1, fp
 80052f4:	f7fa ffc4 	bl	8000280 <__aeabi_uldivmod>
 80052f8:	4602      	mov	r2, r0
 80052fa:	460b      	mov	r3, r1
 80052fc:	4613      	mov	r3, r2
 80052fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005306:	d308      	bcc.n	800531a <UART_SetConfig+0x3de>
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800530e:	d204      	bcs.n	800531a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	60da      	str	r2, [r3, #12]
 8005318:	e0b6      	b.n	8005488 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005320:	e0b2      	b.n	8005488 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800532a:	d15e      	bne.n	80053ea <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800532c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005330:	2b08      	cmp	r3, #8
 8005332:	d828      	bhi.n	8005386 <UART_SetConfig+0x44a>
 8005334:	a201      	add	r2, pc, #4	@ (adr r2, 800533c <UART_SetConfig+0x400>)
 8005336:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533a:	bf00      	nop
 800533c:	08005361 	.word	0x08005361
 8005340:	08005369 	.word	0x08005369
 8005344:	08005371 	.word	0x08005371
 8005348:	08005387 	.word	0x08005387
 800534c:	08005377 	.word	0x08005377
 8005350:	08005387 	.word	0x08005387
 8005354:	08005387 	.word	0x08005387
 8005358:	08005387 	.word	0x08005387
 800535c:	0800537f 	.word	0x0800537f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005360:	f7fd fa58 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 8005364:	61f8      	str	r0, [r7, #28]
        break;
 8005366:	e014      	b.n	8005392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005368:	f7fd fa6a 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 800536c:	61f8      	str	r0, [r7, #28]
        break;
 800536e:	e010      	b.n	8005392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005370:	4b4d      	ldr	r3, [pc, #308]	@ (80054a8 <UART_SetConfig+0x56c>)
 8005372:	61fb      	str	r3, [r7, #28]
        break;
 8005374:	e00d      	b.n	8005392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005376:	f7fd f9b5 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 800537a:	61f8      	str	r0, [r7, #28]
        break;
 800537c:	e009      	b.n	8005392 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800537e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005382:	61fb      	str	r3, [r7, #28]
        break;
 8005384:	e005      	b.n	8005392 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005386:	2300      	movs	r3, #0
 8005388:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005390:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d077      	beq.n	8005488 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	005a      	lsls	r2, r3, #1
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	085b      	lsrs	r3, r3, #1
 80053a2:	441a      	add	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	2b0f      	cmp	r3, #15
 80053b2:	d916      	bls.n	80053e2 <UART_SetConfig+0x4a6>
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053ba:	d212      	bcs.n	80053e2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	b29b      	uxth	r3, r3
 80053c0:	f023 030f 	bic.w	r3, r3, #15
 80053c4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	085b      	lsrs	r3, r3, #1
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	8afb      	ldrh	r3, [r7, #22]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	8afa      	ldrh	r2, [r7, #22]
 80053de:	60da      	str	r2, [r3, #12]
 80053e0:	e052      	b.n	8005488 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80053e8:	e04e      	b.n	8005488 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053ee:	2b08      	cmp	r3, #8
 80053f0:	d827      	bhi.n	8005442 <UART_SetConfig+0x506>
 80053f2:	a201      	add	r2, pc, #4	@ (adr r2, 80053f8 <UART_SetConfig+0x4bc>)
 80053f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f8:	0800541d 	.word	0x0800541d
 80053fc:	08005425 	.word	0x08005425
 8005400:	0800542d 	.word	0x0800542d
 8005404:	08005443 	.word	0x08005443
 8005408:	08005433 	.word	0x08005433
 800540c:	08005443 	.word	0x08005443
 8005410:	08005443 	.word	0x08005443
 8005414:	08005443 	.word	0x08005443
 8005418:	0800543b 	.word	0x0800543b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800541c:	f7fd f9fa 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 8005420:	61f8      	str	r0, [r7, #28]
        break;
 8005422:	e014      	b.n	800544e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005424:	f7fd fa0c 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
 8005428:	61f8      	str	r0, [r7, #28]
        break;
 800542a:	e010      	b.n	800544e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800542c:	4b1e      	ldr	r3, [pc, #120]	@ (80054a8 <UART_SetConfig+0x56c>)
 800542e:	61fb      	str	r3, [r7, #28]
        break;
 8005430:	e00d      	b.n	800544e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005432:	f7fd f957 	bl	80026e4 <HAL_RCC_GetSysClockFreq>
 8005436:	61f8      	str	r0, [r7, #28]
        break;
 8005438:	e009      	b.n	800544e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800543a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800543e:	61fb      	str	r3, [r7, #28]
        break;
 8005440:	e005      	b.n	800544e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005442:	2300      	movs	r3, #0
 8005444:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005446:	2301      	movs	r3, #1
 8005448:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800544c:	bf00      	nop
    }

    if (pclk != 0U)
 800544e:	69fb      	ldr	r3, [r7, #28]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d019      	beq.n	8005488 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	085a      	lsrs	r2, r3, #1
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	441a      	add	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	fbb2 f3f3 	udiv	r3, r2, r3
 8005466:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	2b0f      	cmp	r3, #15
 800546c:	d909      	bls.n	8005482 <UART_SetConfig+0x546>
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005474:	d205      	bcs.n	8005482 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	b29a      	uxth	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	60da      	str	r2, [r3, #12]
 8005480:	e002      	b.n	8005488 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2200      	movs	r2, #0
 8005492:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005494:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005498:	4618      	mov	r0, r3
 800549a:	3728      	adds	r7, #40	@ 0x28
 800549c:	46bd      	mov	sp, r7
 800549e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054a2:	bf00      	nop
 80054a4:	40008000 	.word	0x40008000
 80054a8:	00f42400 	.word	0x00f42400

080054ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b8:	f003 0308 	and.w	r3, r3, #8
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00a      	beq.n	80054d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	430a      	orrs	r2, r1
 80054d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00a      	beq.n	80054f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	430a      	orrs	r2, r1
 80054f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005540:	f003 0310 	and.w	r3, r3, #16
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00a      	beq.n	800555e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005562:	f003 0320 	and.w	r3, r3, #32
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00a      	beq.n	8005580 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	430a      	orrs	r2, r1
 800557e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005588:	2b00      	cmp	r3, #0
 800558a:	d01a      	beq.n	80055c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	430a      	orrs	r2, r1
 80055a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055aa:	d10a      	bne.n	80055c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00a      	beq.n	80055e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	605a      	str	r2, [r3, #4]
  }
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b098      	sub	sp, #96	@ 0x60
 80055f4:	af02      	add	r7, sp, #8
 80055f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005600:	f7fc f814 	bl	800162c <HAL_GetTick>
 8005604:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0308 	and.w	r3, r3, #8
 8005610:	2b08      	cmp	r3, #8
 8005612:	d12e      	bne.n	8005672 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005614:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005618:	9300      	str	r3, [sp, #0]
 800561a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800561c:	2200      	movs	r2, #0
 800561e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f88c 	bl	8005740 <UART_WaitOnFlagUntilTimeout>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d021      	beq.n	8005672 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005636:	e853 3f00 	ldrex	r3, [r3]
 800563a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800563c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800563e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005642:	653b      	str	r3, [r7, #80]	@ 0x50
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	461a      	mov	r2, r3
 800564a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800564c:	647b      	str	r3, [r7, #68]	@ 0x44
 800564e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005650:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005652:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005654:	e841 2300 	strex	r3, r2, [r1]
 8005658:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800565a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e6      	bne.n	800562e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2220      	movs	r2, #32
 8005664:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e062      	b.n	8005738 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	2b04      	cmp	r3, #4
 800567e:	d149      	bne.n	8005714 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005680:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005688:	2200      	movs	r2, #0
 800568a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f856 	bl	8005740 <UART_WaitOnFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d03c      	beq.n	8005714 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a2:	e853 3f00 	ldrex	r3, [r3]
 80056a6:	623b      	str	r3, [r7, #32]
   return(result);
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80056ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e6      	bne.n	800569a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3308      	adds	r3, #8
 80056d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	e853 3f00 	ldrex	r3, [r3]
 80056da:	60fb      	str	r3, [r7, #12]
   return(result);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f023 0301 	bic.w	r3, r3, #1
 80056e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	3308      	adds	r3, #8
 80056ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056ec:	61fa      	str	r2, [r7, #28]
 80056ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	69b9      	ldr	r1, [r7, #24]
 80056f2:	69fa      	ldr	r2, [r7, #28]
 80056f4:	e841 2300 	strex	r3, r2, [r1]
 80056f8:	617b      	str	r3, [r7, #20]
   return(result);
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e5      	bne.n	80056cc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2220      	movs	r2, #32
 8005704:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e011      	b.n	8005738 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2220      	movs	r2, #32
 8005718:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2220      	movs	r2, #32
 800571e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005736:	2300      	movs	r3, #0
}
 8005738:	4618      	mov	r0, r3
 800573a:	3758      	adds	r7, #88	@ 0x58
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	603b      	str	r3, [r7, #0]
 800574c:	4613      	mov	r3, r2
 800574e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005750:	e04f      	b.n	80057f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005758:	d04b      	beq.n	80057f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800575a:	f7fb ff67 	bl	800162c <HAL_GetTick>
 800575e:	4602      	mov	r2, r0
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	429a      	cmp	r2, r3
 8005768:	d302      	bcc.n	8005770 <UART_WaitOnFlagUntilTimeout+0x30>
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d101      	bne.n	8005774 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e04e      	b.n	8005812 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0304 	and.w	r3, r3, #4
 800577e:	2b00      	cmp	r3, #0
 8005780:	d037      	beq.n	80057f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005782:	68bb      	ldr	r3, [r7, #8]
 8005784:	2b80      	cmp	r3, #128	@ 0x80
 8005786:	d034      	beq.n	80057f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	2b40      	cmp	r3, #64	@ 0x40
 800578c:	d031      	beq.n	80057f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69db      	ldr	r3, [r3, #28]
 8005794:	f003 0308 	and.w	r3, r3, #8
 8005798:	2b08      	cmp	r3, #8
 800579a:	d110      	bne.n	80057be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2208      	movs	r2, #8
 80057a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057a4:	68f8      	ldr	r0, [r7, #12]
 80057a6:	f000 f838 	bl	800581a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2208      	movs	r2, #8
 80057ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e029      	b.n	8005812 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	69db      	ldr	r3, [r3, #28]
 80057c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057cc:	d111      	bne.n	80057f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80057d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f000 f81e 	bl	800581a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e00f      	b.n	8005812 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69da      	ldr	r2, [r3, #28]
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	4013      	ands	r3, r2
 80057fc:	68ba      	ldr	r2, [r7, #8]
 80057fe:	429a      	cmp	r2, r3
 8005800:	bf0c      	ite	eq
 8005802:	2301      	moveq	r3, #1
 8005804:	2300      	movne	r3, #0
 8005806:	b2db      	uxtb	r3, r3
 8005808:	461a      	mov	r2, r3
 800580a:	79fb      	ldrb	r3, [r7, #7]
 800580c:	429a      	cmp	r2, r3
 800580e:	d0a0      	beq.n	8005752 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}

0800581a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800581a:	b480      	push	{r7}
 800581c:	b095      	sub	sp, #84	@ 0x54
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800582a:	e853 3f00 	ldrex	r3, [r3]
 800582e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005832:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005836:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	461a      	mov	r2, r3
 800583e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005840:	643b      	str	r3, [r7, #64]	@ 0x40
 8005842:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005844:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005846:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005848:	e841 2300 	strex	r3, r2, [r1]
 800584c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800584e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1e6      	bne.n	8005822 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	3308      	adds	r3, #8
 800585a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	e853 3f00 	ldrex	r3, [r3]
 8005862:	61fb      	str	r3, [r7, #28]
   return(result);
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	f023 0301 	bic.w	r3, r3, #1
 800586a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	3308      	adds	r3, #8
 8005872:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005874:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005876:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005878:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800587a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800587c:	e841 2300 	strex	r3, r2, [r1]
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e5      	bne.n	8005854 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800588c:	2b01      	cmp	r3, #1
 800588e:	d118      	bne.n	80058c2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	60bb      	str	r3, [r7, #8]
   return(result);
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	f023 0310 	bic.w	r3, r3, #16
 80058a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058ae:	61bb      	str	r3, [r7, #24]
 80058b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b2:	6979      	ldr	r1, [r7, #20]
 80058b4:	69ba      	ldr	r2, [r7, #24]
 80058b6:	e841 2300 	strex	r3, r2, [r1]
 80058ba:	613b      	str	r3, [r7, #16]
   return(result);
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1e6      	bne.n	8005890 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80058d6:	bf00      	nop
 80058d8:	3754      	adds	r7, #84	@ 0x54
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
	...

080058e4 <sniprintf>:
 80058e4:	b40c      	push	{r2, r3}
 80058e6:	b530      	push	{r4, r5, lr}
 80058e8:	4b18      	ldr	r3, [pc, #96]	@ (800594c <sniprintf+0x68>)
 80058ea:	1e0c      	subs	r4, r1, #0
 80058ec:	681d      	ldr	r5, [r3, #0]
 80058ee:	b09d      	sub	sp, #116	@ 0x74
 80058f0:	da08      	bge.n	8005904 <sniprintf+0x20>
 80058f2:	238b      	movs	r3, #139	@ 0x8b
 80058f4:	602b      	str	r3, [r5, #0]
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295
 80058fa:	b01d      	add	sp, #116	@ 0x74
 80058fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005900:	b002      	add	sp, #8
 8005902:	4770      	bx	lr
 8005904:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005908:	f8ad 3014 	strh.w	r3, [sp, #20]
 800590c:	f04f 0300 	mov.w	r3, #0
 8005910:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005912:	bf14      	ite	ne
 8005914:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005918:	4623      	moveq	r3, r4
 800591a:	9304      	str	r3, [sp, #16]
 800591c:	9307      	str	r3, [sp, #28]
 800591e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005922:	9002      	str	r0, [sp, #8]
 8005924:	9006      	str	r0, [sp, #24]
 8005926:	f8ad 3016 	strh.w	r3, [sp, #22]
 800592a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800592c:	ab21      	add	r3, sp, #132	@ 0x84
 800592e:	a902      	add	r1, sp, #8
 8005930:	4628      	mov	r0, r5
 8005932:	9301      	str	r3, [sp, #4]
 8005934:	f000 f994 	bl	8005c60 <_svfiprintf_r>
 8005938:	1c43      	adds	r3, r0, #1
 800593a:	bfbc      	itt	lt
 800593c:	238b      	movlt	r3, #139	@ 0x8b
 800593e:	602b      	strlt	r3, [r5, #0]
 8005940:	2c00      	cmp	r4, #0
 8005942:	d0da      	beq.n	80058fa <sniprintf+0x16>
 8005944:	9b02      	ldr	r3, [sp, #8]
 8005946:	2200      	movs	r2, #0
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	e7d6      	b.n	80058fa <sniprintf+0x16>
 800594c:	2000000c 	.word	0x2000000c

08005950 <memset>:
 8005950:	4402      	add	r2, r0
 8005952:	4603      	mov	r3, r0
 8005954:	4293      	cmp	r3, r2
 8005956:	d100      	bne.n	800595a <memset+0xa>
 8005958:	4770      	bx	lr
 800595a:	f803 1b01 	strb.w	r1, [r3], #1
 800595e:	e7f9      	b.n	8005954 <memset+0x4>

08005960 <__errno>:
 8005960:	4b01      	ldr	r3, [pc, #4]	@ (8005968 <__errno+0x8>)
 8005962:	6818      	ldr	r0, [r3, #0]
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	2000000c 	.word	0x2000000c

0800596c <__libc_init_array>:
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	4d0d      	ldr	r5, [pc, #52]	@ (80059a4 <__libc_init_array+0x38>)
 8005970:	4c0d      	ldr	r4, [pc, #52]	@ (80059a8 <__libc_init_array+0x3c>)
 8005972:	1b64      	subs	r4, r4, r5
 8005974:	10a4      	asrs	r4, r4, #2
 8005976:	2600      	movs	r6, #0
 8005978:	42a6      	cmp	r6, r4
 800597a:	d109      	bne.n	8005990 <__libc_init_array+0x24>
 800597c:	4d0b      	ldr	r5, [pc, #44]	@ (80059ac <__libc_init_array+0x40>)
 800597e:	4c0c      	ldr	r4, [pc, #48]	@ (80059b0 <__libc_init_array+0x44>)
 8005980:	f000 fc64 	bl	800624c <_init>
 8005984:	1b64      	subs	r4, r4, r5
 8005986:	10a4      	asrs	r4, r4, #2
 8005988:	2600      	movs	r6, #0
 800598a:	42a6      	cmp	r6, r4
 800598c:	d105      	bne.n	800599a <__libc_init_array+0x2e>
 800598e:	bd70      	pop	{r4, r5, r6, pc}
 8005990:	f855 3b04 	ldr.w	r3, [r5], #4
 8005994:	4798      	blx	r3
 8005996:	3601      	adds	r6, #1
 8005998:	e7ee      	b.n	8005978 <__libc_init_array+0xc>
 800599a:	f855 3b04 	ldr.w	r3, [r5], #4
 800599e:	4798      	blx	r3
 80059a0:	3601      	adds	r6, #1
 80059a2:	e7f2      	b.n	800598a <__libc_init_array+0x1e>
 80059a4:	08006344 	.word	0x08006344
 80059a8:	08006344 	.word	0x08006344
 80059ac:	08006344 	.word	0x08006344
 80059b0:	08006348 	.word	0x08006348

080059b4 <__retarget_lock_acquire_recursive>:
 80059b4:	4770      	bx	lr

080059b6 <__retarget_lock_release_recursive>:
 80059b6:	4770      	bx	lr

080059b8 <_free_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	4605      	mov	r5, r0
 80059bc:	2900      	cmp	r1, #0
 80059be:	d041      	beq.n	8005a44 <_free_r+0x8c>
 80059c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059c4:	1f0c      	subs	r4, r1, #4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	bfb8      	it	lt
 80059ca:	18e4      	addlt	r4, r4, r3
 80059cc:	f000 f8e0 	bl	8005b90 <__malloc_lock>
 80059d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005a48 <_free_r+0x90>)
 80059d2:	6813      	ldr	r3, [r2, #0]
 80059d4:	b933      	cbnz	r3, 80059e4 <_free_r+0x2c>
 80059d6:	6063      	str	r3, [r4, #4]
 80059d8:	6014      	str	r4, [r2, #0]
 80059da:	4628      	mov	r0, r5
 80059dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80059e0:	f000 b8dc 	b.w	8005b9c <__malloc_unlock>
 80059e4:	42a3      	cmp	r3, r4
 80059e6:	d908      	bls.n	80059fa <_free_r+0x42>
 80059e8:	6820      	ldr	r0, [r4, #0]
 80059ea:	1821      	adds	r1, r4, r0
 80059ec:	428b      	cmp	r3, r1
 80059ee:	bf01      	itttt	eq
 80059f0:	6819      	ldreq	r1, [r3, #0]
 80059f2:	685b      	ldreq	r3, [r3, #4]
 80059f4:	1809      	addeq	r1, r1, r0
 80059f6:	6021      	streq	r1, [r4, #0]
 80059f8:	e7ed      	b.n	80059d6 <_free_r+0x1e>
 80059fa:	461a      	mov	r2, r3
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	b10b      	cbz	r3, 8005a04 <_free_r+0x4c>
 8005a00:	42a3      	cmp	r3, r4
 8005a02:	d9fa      	bls.n	80059fa <_free_r+0x42>
 8005a04:	6811      	ldr	r1, [r2, #0]
 8005a06:	1850      	adds	r0, r2, r1
 8005a08:	42a0      	cmp	r0, r4
 8005a0a:	d10b      	bne.n	8005a24 <_free_r+0x6c>
 8005a0c:	6820      	ldr	r0, [r4, #0]
 8005a0e:	4401      	add	r1, r0
 8005a10:	1850      	adds	r0, r2, r1
 8005a12:	4283      	cmp	r3, r0
 8005a14:	6011      	str	r1, [r2, #0]
 8005a16:	d1e0      	bne.n	80059da <_free_r+0x22>
 8005a18:	6818      	ldr	r0, [r3, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	6053      	str	r3, [r2, #4]
 8005a1e:	4408      	add	r0, r1
 8005a20:	6010      	str	r0, [r2, #0]
 8005a22:	e7da      	b.n	80059da <_free_r+0x22>
 8005a24:	d902      	bls.n	8005a2c <_free_r+0x74>
 8005a26:	230c      	movs	r3, #12
 8005a28:	602b      	str	r3, [r5, #0]
 8005a2a:	e7d6      	b.n	80059da <_free_r+0x22>
 8005a2c:	6820      	ldr	r0, [r4, #0]
 8005a2e:	1821      	adds	r1, r4, r0
 8005a30:	428b      	cmp	r3, r1
 8005a32:	bf04      	itt	eq
 8005a34:	6819      	ldreq	r1, [r3, #0]
 8005a36:	685b      	ldreq	r3, [r3, #4]
 8005a38:	6063      	str	r3, [r4, #4]
 8005a3a:	bf04      	itt	eq
 8005a3c:	1809      	addeq	r1, r1, r0
 8005a3e:	6021      	streq	r1, [r4, #0]
 8005a40:	6054      	str	r4, [r2, #4]
 8005a42:	e7ca      	b.n	80059da <_free_r+0x22>
 8005a44:	bd38      	pop	{r3, r4, r5, pc}
 8005a46:	bf00      	nop
 8005a48:	20000414 	.word	0x20000414

08005a4c <sbrk_aligned>:
 8005a4c:	b570      	push	{r4, r5, r6, lr}
 8005a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8005a8c <sbrk_aligned+0x40>)
 8005a50:	460c      	mov	r4, r1
 8005a52:	6831      	ldr	r1, [r6, #0]
 8005a54:	4605      	mov	r5, r0
 8005a56:	b911      	cbnz	r1, 8005a5e <sbrk_aligned+0x12>
 8005a58:	f000 fba4 	bl	80061a4 <_sbrk_r>
 8005a5c:	6030      	str	r0, [r6, #0]
 8005a5e:	4621      	mov	r1, r4
 8005a60:	4628      	mov	r0, r5
 8005a62:	f000 fb9f 	bl	80061a4 <_sbrk_r>
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	d103      	bne.n	8005a72 <sbrk_aligned+0x26>
 8005a6a:	f04f 34ff 	mov.w	r4, #4294967295
 8005a6e:	4620      	mov	r0, r4
 8005a70:	bd70      	pop	{r4, r5, r6, pc}
 8005a72:	1cc4      	adds	r4, r0, #3
 8005a74:	f024 0403 	bic.w	r4, r4, #3
 8005a78:	42a0      	cmp	r0, r4
 8005a7a:	d0f8      	beq.n	8005a6e <sbrk_aligned+0x22>
 8005a7c:	1a21      	subs	r1, r4, r0
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f000 fb90 	bl	80061a4 <_sbrk_r>
 8005a84:	3001      	adds	r0, #1
 8005a86:	d1f2      	bne.n	8005a6e <sbrk_aligned+0x22>
 8005a88:	e7ef      	b.n	8005a6a <sbrk_aligned+0x1e>
 8005a8a:	bf00      	nop
 8005a8c:	20000410 	.word	0x20000410

08005a90 <_malloc_r>:
 8005a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005a94:	1ccd      	adds	r5, r1, #3
 8005a96:	f025 0503 	bic.w	r5, r5, #3
 8005a9a:	3508      	adds	r5, #8
 8005a9c:	2d0c      	cmp	r5, #12
 8005a9e:	bf38      	it	cc
 8005aa0:	250c      	movcc	r5, #12
 8005aa2:	2d00      	cmp	r5, #0
 8005aa4:	4606      	mov	r6, r0
 8005aa6:	db01      	blt.n	8005aac <_malloc_r+0x1c>
 8005aa8:	42a9      	cmp	r1, r5
 8005aaa:	d904      	bls.n	8005ab6 <_malloc_r+0x26>
 8005aac:	230c      	movs	r3, #12
 8005aae:	6033      	str	r3, [r6, #0]
 8005ab0:	2000      	movs	r0, #0
 8005ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005b8c <_malloc_r+0xfc>
 8005aba:	f000 f869 	bl	8005b90 <__malloc_lock>
 8005abe:	f8d8 3000 	ldr.w	r3, [r8]
 8005ac2:	461c      	mov	r4, r3
 8005ac4:	bb44      	cbnz	r4, 8005b18 <_malloc_r+0x88>
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	4630      	mov	r0, r6
 8005aca:	f7ff ffbf 	bl	8005a4c <sbrk_aligned>
 8005ace:	1c43      	adds	r3, r0, #1
 8005ad0:	4604      	mov	r4, r0
 8005ad2:	d158      	bne.n	8005b86 <_malloc_r+0xf6>
 8005ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8005ad8:	4627      	mov	r7, r4
 8005ada:	2f00      	cmp	r7, #0
 8005adc:	d143      	bne.n	8005b66 <_malloc_r+0xd6>
 8005ade:	2c00      	cmp	r4, #0
 8005ae0:	d04b      	beq.n	8005b7a <_malloc_r+0xea>
 8005ae2:	6823      	ldr	r3, [r4, #0]
 8005ae4:	4639      	mov	r1, r7
 8005ae6:	4630      	mov	r0, r6
 8005ae8:	eb04 0903 	add.w	r9, r4, r3
 8005aec:	f000 fb5a 	bl	80061a4 <_sbrk_r>
 8005af0:	4581      	cmp	r9, r0
 8005af2:	d142      	bne.n	8005b7a <_malloc_r+0xea>
 8005af4:	6821      	ldr	r1, [r4, #0]
 8005af6:	1a6d      	subs	r5, r5, r1
 8005af8:	4629      	mov	r1, r5
 8005afa:	4630      	mov	r0, r6
 8005afc:	f7ff ffa6 	bl	8005a4c <sbrk_aligned>
 8005b00:	3001      	adds	r0, #1
 8005b02:	d03a      	beq.n	8005b7a <_malloc_r+0xea>
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	442b      	add	r3, r5
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	bb62      	cbnz	r2, 8005b6c <_malloc_r+0xdc>
 8005b12:	f8c8 7000 	str.w	r7, [r8]
 8005b16:	e00f      	b.n	8005b38 <_malloc_r+0xa8>
 8005b18:	6822      	ldr	r2, [r4, #0]
 8005b1a:	1b52      	subs	r2, r2, r5
 8005b1c:	d420      	bmi.n	8005b60 <_malloc_r+0xd0>
 8005b1e:	2a0b      	cmp	r2, #11
 8005b20:	d917      	bls.n	8005b52 <_malloc_r+0xc2>
 8005b22:	1961      	adds	r1, r4, r5
 8005b24:	42a3      	cmp	r3, r4
 8005b26:	6025      	str	r5, [r4, #0]
 8005b28:	bf18      	it	ne
 8005b2a:	6059      	strne	r1, [r3, #4]
 8005b2c:	6863      	ldr	r3, [r4, #4]
 8005b2e:	bf08      	it	eq
 8005b30:	f8c8 1000 	streq.w	r1, [r8]
 8005b34:	5162      	str	r2, [r4, r5]
 8005b36:	604b      	str	r3, [r1, #4]
 8005b38:	4630      	mov	r0, r6
 8005b3a:	f000 f82f 	bl	8005b9c <__malloc_unlock>
 8005b3e:	f104 000b 	add.w	r0, r4, #11
 8005b42:	1d23      	adds	r3, r4, #4
 8005b44:	f020 0007 	bic.w	r0, r0, #7
 8005b48:	1ac2      	subs	r2, r0, r3
 8005b4a:	bf1c      	itt	ne
 8005b4c:	1a1b      	subne	r3, r3, r0
 8005b4e:	50a3      	strne	r3, [r4, r2]
 8005b50:	e7af      	b.n	8005ab2 <_malloc_r+0x22>
 8005b52:	6862      	ldr	r2, [r4, #4]
 8005b54:	42a3      	cmp	r3, r4
 8005b56:	bf0c      	ite	eq
 8005b58:	f8c8 2000 	streq.w	r2, [r8]
 8005b5c:	605a      	strne	r2, [r3, #4]
 8005b5e:	e7eb      	b.n	8005b38 <_malloc_r+0xa8>
 8005b60:	4623      	mov	r3, r4
 8005b62:	6864      	ldr	r4, [r4, #4]
 8005b64:	e7ae      	b.n	8005ac4 <_malloc_r+0x34>
 8005b66:	463c      	mov	r4, r7
 8005b68:	687f      	ldr	r7, [r7, #4]
 8005b6a:	e7b6      	b.n	8005ada <_malloc_r+0x4a>
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	42a3      	cmp	r3, r4
 8005b72:	d1fb      	bne.n	8005b6c <_malloc_r+0xdc>
 8005b74:	2300      	movs	r3, #0
 8005b76:	6053      	str	r3, [r2, #4]
 8005b78:	e7de      	b.n	8005b38 <_malloc_r+0xa8>
 8005b7a:	230c      	movs	r3, #12
 8005b7c:	6033      	str	r3, [r6, #0]
 8005b7e:	4630      	mov	r0, r6
 8005b80:	f000 f80c 	bl	8005b9c <__malloc_unlock>
 8005b84:	e794      	b.n	8005ab0 <_malloc_r+0x20>
 8005b86:	6005      	str	r5, [r0, #0]
 8005b88:	e7d6      	b.n	8005b38 <_malloc_r+0xa8>
 8005b8a:	bf00      	nop
 8005b8c:	20000414 	.word	0x20000414

08005b90 <__malloc_lock>:
 8005b90:	4801      	ldr	r0, [pc, #4]	@ (8005b98 <__malloc_lock+0x8>)
 8005b92:	f7ff bf0f 	b.w	80059b4 <__retarget_lock_acquire_recursive>
 8005b96:	bf00      	nop
 8005b98:	2000040c 	.word	0x2000040c

08005b9c <__malloc_unlock>:
 8005b9c:	4801      	ldr	r0, [pc, #4]	@ (8005ba4 <__malloc_unlock+0x8>)
 8005b9e:	f7ff bf0a 	b.w	80059b6 <__retarget_lock_release_recursive>
 8005ba2:	bf00      	nop
 8005ba4:	2000040c 	.word	0x2000040c

08005ba8 <__ssputs_r>:
 8005ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bac:	688e      	ldr	r6, [r1, #8]
 8005bae:	461f      	mov	r7, r3
 8005bb0:	42be      	cmp	r6, r7
 8005bb2:	680b      	ldr	r3, [r1, #0]
 8005bb4:	4682      	mov	sl, r0
 8005bb6:	460c      	mov	r4, r1
 8005bb8:	4690      	mov	r8, r2
 8005bba:	d82d      	bhi.n	8005c18 <__ssputs_r+0x70>
 8005bbc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005bc0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005bc4:	d026      	beq.n	8005c14 <__ssputs_r+0x6c>
 8005bc6:	6965      	ldr	r5, [r4, #20]
 8005bc8:	6909      	ldr	r1, [r1, #16]
 8005bca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005bce:	eba3 0901 	sub.w	r9, r3, r1
 8005bd2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005bd6:	1c7b      	adds	r3, r7, #1
 8005bd8:	444b      	add	r3, r9
 8005bda:	106d      	asrs	r5, r5, #1
 8005bdc:	429d      	cmp	r5, r3
 8005bde:	bf38      	it	cc
 8005be0:	461d      	movcc	r5, r3
 8005be2:	0553      	lsls	r3, r2, #21
 8005be4:	d527      	bpl.n	8005c36 <__ssputs_r+0x8e>
 8005be6:	4629      	mov	r1, r5
 8005be8:	f7ff ff52 	bl	8005a90 <_malloc_r>
 8005bec:	4606      	mov	r6, r0
 8005bee:	b360      	cbz	r0, 8005c4a <__ssputs_r+0xa2>
 8005bf0:	6921      	ldr	r1, [r4, #16]
 8005bf2:	464a      	mov	r2, r9
 8005bf4:	f000 fae6 	bl	80061c4 <memcpy>
 8005bf8:	89a3      	ldrh	r3, [r4, #12]
 8005bfa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005bfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c02:	81a3      	strh	r3, [r4, #12]
 8005c04:	6126      	str	r6, [r4, #16]
 8005c06:	6165      	str	r5, [r4, #20]
 8005c08:	444e      	add	r6, r9
 8005c0a:	eba5 0509 	sub.w	r5, r5, r9
 8005c0e:	6026      	str	r6, [r4, #0]
 8005c10:	60a5      	str	r5, [r4, #8]
 8005c12:	463e      	mov	r6, r7
 8005c14:	42be      	cmp	r6, r7
 8005c16:	d900      	bls.n	8005c1a <__ssputs_r+0x72>
 8005c18:	463e      	mov	r6, r7
 8005c1a:	6820      	ldr	r0, [r4, #0]
 8005c1c:	4632      	mov	r2, r6
 8005c1e:	4641      	mov	r1, r8
 8005c20:	f000 faa6 	bl	8006170 <memmove>
 8005c24:	68a3      	ldr	r3, [r4, #8]
 8005c26:	1b9b      	subs	r3, r3, r6
 8005c28:	60a3      	str	r3, [r4, #8]
 8005c2a:	6823      	ldr	r3, [r4, #0]
 8005c2c:	4433      	add	r3, r6
 8005c2e:	6023      	str	r3, [r4, #0]
 8005c30:	2000      	movs	r0, #0
 8005c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c36:	462a      	mov	r2, r5
 8005c38:	f000 fad2 	bl	80061e0 <_realloc_r>
 8005c3c:	4606      	mov	r6, r0
 8005c3e:	2800      	cmp	r0, #0
 8005c40:	d1e0      	bne.n	8005c04 <__ssputs_r+0x5c>
 8005c42:	6921      	ldr	r1, [r4, #16]
 8005c44:	4650      	mov	r0, sl
 8005c46:	f7ff feb7 	bl	80059b8 <_free_r>
 8005c4a:	230c      	movs	r3, #12
 8005c4c:	f8ca 3000 	str.w	r3, [sl]
 8005c50:	89a3      	ldrh	r3, [r4, #12]
 8005c52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c56:	81a3      	strh	r3, [r4, #12]
 8005c58:	f04f 30ff 	mov.w	r0, #4294967295
 8005c5c:	e7e9      	b.n	8005c32 <__ssputs_r+0x8a>
	...

08005c60 <_svfiprintf_r>:
 8005c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c64:	4698      	mov	r8, r3
 8005c66:	898b      	ldrh	r3, [r1, #12]
 8005c68:	061b      	lsls	r3, r3, #24
 8005c6a:	b09d      	sub	sp, #116	@ 0x74
 8005c6c:	4607      	mov	r7, r0
 8005c6e:	460d      	mov	r5, r1
 8005c70:	4614      	mov	r4, r2
 8005c72:	d510      	bpl.n	8005c96 <_svfiprintf_r+0x36>
 8005c74:	690b      	ldr	r3, [r1, #16]
 8005c76:	b973      	cbnz	r3, 8005c96 <_svfiprintf_r+0x36>
 8005c78:	2140      	movs	r1, #64	@ 0x40
 8005c7a:	f7ff ff09 	bl	8005a90 <_malloc_r>
 8005c7e:	6028      	str	r0, [r5, #0]
 8005c80:	6128      	str	r0, [r5, #16]
 8005c82:	b930      	cbnz	r0, 8005c92 <_svfiprintf_r+0x32>
 8005c84:	230c      	movs	r3, #12
 8005c86:	603b      	str	r3, [r7, #0]
 8005c88:	f04f 30ff 	mov.w	r0, #4294967295
 8005c8c:	b01d      	add	sp, #116	@ 0x74
 8005c8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c92:	2340      	movs	r3, #64	@ 0x40
 8005c94:	616b      	str	r3, [r5, #20]
 8005c96:	2300      	movs	r3, #0
 8005c98:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c9a:	2320      	movs	r3, #32
 8005c9c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ca0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ca4:	2330      	movs	r3, #48	@ 0x30
 8005ca6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005e44 <_svfiprintf_r+0x1e4>
 8005caa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005cae:	f04f 0901 	mov.w	r9, #1
 8005cb2:	4623      	mov	r3, r4
 8005cb4:	469a      	mov	sl, r3
 8005cb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cba:	b10a      	cbz	r2, 8005cc0 <_svfiprintf_r+0x60>
 8005cbc:	2a25      	cmp	r2, #37	@ 0x25
 8005cbe:	d1f9      	bne.n	8005cb4 <_svfiprintf_r+0x54>
 8005cc0:	ebba 0b04 	subs.w	fp, sl, r4
 8005cc4:	d00b      	beq.n	8005cde <_svfiprintf_r+0x7e>
 8005cc6:	465b      	mov	r3, fp
 8005cc8:	4622      	mov	r2, r4
 8005cca:	4629      	mov	r1, r5
 8005ccc:	4638      	mov	r0, r7
 8005cce:	f7ff ff6b 	bl	8005ba8 <__ssputs_r>
 8005cd2:	3001      	adds	r0, #1
 8005cd4:	f000 80a7 	beq.w	8005e26 <_svfiprintf_r+0x1c6>
 8005cd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cda:	445a      	add	r2, fp
 8005cdc:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cde:	f89a 3000 	ldrb.w	r3, [sl]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f000 809f 	beq.w	8005e26 <_svfiprintf_r+0x1c6>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	f04f 32ff 	mov.w	r2, #4294967295
 8005cee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cf2:	f10a 0a01 	add.w	sl, sl, #1
 8005cf6:	9304      	str	r3, [sp, #16]
 8005cf8:	9307      	str	r3, [sp, #28]
 8005cfa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005cfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d00:	4654      	mov	r4, sl
 8005d02:	2205      	movs	r2, #5
 8005d04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d08:	484e      	ldr	r0, [pc, #312]	@ (8005e44 <_svfiprintf_r+0x1e4>)
 8005d0a:	f7fa fa69 	bl	80001e0 <memchr>
 8005d0e:	9a04      	ldr	r2, [sp, #16]
 8005d10:	b9d8      	cbnz	r0, 8005d4a <_svfiprintf_r+0xea>
 8005d12:	06d0      	lsls	r0, r2, #27
 8005d14:	bf44      	itt	mi
 8005d16:	2320      	movmi	r3, #32
 8005d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d1c:	0711      	lsls	r1, r2, #28
 8005d1e:	bf44      	itt	mi
 8005d20:	232b      	movmi	r3, #43	@ 0x2b
 8005d22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d26:	f89a 3000 	ldrb.w	r3, [sl]
 8005d2a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d2c:	d015      	beq.n	8005d5a <_svfiprintf_r+0xfa>
 8005d2e:	9a07      	ldr	r2, [sp, #28]
 8005d30:	4654      	mov	r4, sl
 8005d32:	2000      	movs	r0, #0
 8005d34:	f04f 0c0a 	mov.w	ip, #10
 8005d38:	4621      	mov	r1, r4
 8005d3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d3e:	3b30      	subs	r3, #48	@ 0x30
 8005d40:	2b09      	cmp	r3, #9
 8005d42:	d94b      	bls.n	8005ddc <_svfiprintf_r+0x17c>
 8005d44:	b1b0      	cbz	r0, 8005d74 <_svfiprintf_r+0x114>
 8005d46:	9207      	str	r2, [sp, #28]
 8005d48:	e014      	b.n	8005d74 <_svfiprintf_r+0x114>
 8005d4a:	eba0 0308 	sub.w	r3, r0, r8
 8005d4e:	fa09 f303 	lsl.w	r3, r9, r3
 8005d52:	4313      	orrs	r3, r2
 8005d54:	9304      	str	r3, [sp, #16]
 8005d56:	46a2      	mov	sl, r4
 8005d58:	e7d2      	b.n	8005d00 <_svfiprintf_r+0xa0>
 8005d5a:	9b03      	ldr	r3, [sp, #12]
 8005d5c:	1d19      	adds	r1, r3, #4
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	9103      	str	r1, [sp, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	bfbb      	ittet	lt
 8005d66:	425b      	neglt	r3, r3
 8005d68:	f042 0202 	orrlt.w	r2, r2, #2
 8005d6c:	9307      	strge	r3, [sp, #28]
 8005d6e:	9307      	strlt	r3, [sp, #28]
 8005d70:	bfb8      	it	lt
 8005d72:	9204      	strlt	r2, [sp, #16]
 8005d74:	7823      	ldrb	r3, [r4, #0]
 8005d76:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d78:	d10a      	bne.n	8005d90 <_svfiprintf_r+0x130>
 8005d7a:	7863      	ldrb	r3, [r4, #1]
 8005d7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d7e:	d132      	bne.n	8005de6 <_svfiprintf_r+0x186>
 8005d80:	9b03      	ldr	r3, [sp, #12]
 8005d82:	1d1a      	adds	r2, r3, #4
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	9203      	str	r2, [sp, #12]
 8005d88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005d8c:	3402      	adds	r4, #2
 8005d8e:	9305      	str	r3, [sp, #20]
 8005d90:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005e54 <_svfiprintf_r+0x1f4>
 8005d94:	7821      	ldrb	r1, [r4, #0]
 8005d96:	2203      	movs	r2, #3
 8005d98:	4650      	mov	r0, sl
 8005d9a:	f7fa fa21 	bl	80001e0 <memchr>
 8005d9e:	b138      	cbz	r0, 8005db0 <_svfiprintf_r+0x150>
 8005da0:	9b04      	ldr	r3, [sp, #16]
 8005da2:	eba0 000a 	sub.w	r0, r0, sl
 8005da6:	2240      	movs	r2, #64	@ 0x40
 8005da8:	4082      	lsls	r2, r0
 8005daa:	4313      	orrs	r3, r2
 8005dac:	3401      	adds	r4, #1
 8005dae:	9304      	str	r3, [sp, #16]
 8005db0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005db4:	4824      	ldr	r0, [pc, #144]	@ (8005e48 <_svfiprintf_r+0x1e8>)
 8005db6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005dba:	2206      	movs	r2, #6
 8005dbc:	f7fa fa10 	bl	80001e0 <memchr>
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	d036      	beq.n	8005e32 <_svfiprintf_r+0x1d2>
 8005dc4:	4b21      	ldr	r3, [pc, #132]	@ (8005e4c <_svfiprintf_r+0x1ec>)
 8005dc6:	bb1b      	cbnz	r3, 8005e10 <_svfiprintf_r+0x1b0>
 8005dc8:	9b03      	ldr	r3, [sp, #12]
 8005dca:	3307      	adds	r3, #7
 8005dcc:	f023 0307 	bic.w	r3, r3, #7
 8005dd0:	3308      	adds	r3, #8
 8005dd2:	9303      	str	r3, [sp, #12]
 8005dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dd6:	4433      	add	r3, r6
 8005dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dda:	e76a      	b.n	8005cb2 <_svfiprintf_r+0x52>
 8005ddc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005de0:	460c      	mov	r4, r1
 8005de2:	2001      	movs	r0, #1
 8005de4:	e7a8      	b.n	8005d38 <_svfiprintf_r+0xd8>
 8005de6:	2300      	movs	r3, #0
 8005de8:	3401      	adds	r4, #1
 8005dea:	9305      	str	r3, [sp, #20]
 8005dec:	4619      	mov	r1, r3
 8005dee:	f04f 0c0a 	mov.w	ip, #10
 8005df2:	4620      	mov	r0, r4
 8005df4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005df8:	3a30      	subs	r2, #48	@ 0x30
 8005dfa:	2a09      	cmp	r2, #9
 8005dfc:	d903      	bls.n	8005e06 <_svfiprintf_r+0x1a6>
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d0c6      	beq.n	8005d90 <_svfiprintf_r+0x130>
 8005e02:	9105      	str	r1, [sp, #20]
 8005e04:	e7c4      	b.n	8005d90 <_svfiprintf_r+0x130>
 8005e06:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e0a:	4604      	mov	r4, r0
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e7f0      	b.n	8005df2 <_svfiprintf_r+0x192>
 8005e10:	ab03      	add	r3, sp, #12
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	462a      	mov	r2, r5
 8005e16:	4b0e      	ldr	r3, [pc, #56]	@ (8005e50 <_svfiprintf_r+0x1f0>)
 8005e18:	a904      	add	r1, sp, #16
 8005e1a:	4638      	mov	r0, r7
 8005e1c:	f3af 8000 	nop.w
 8005e20:	1c42      	adds	r2, r0, #1
 8005e22:	4606      	mov	r6, r0
 8005e24:	d1d6      	bne.n	8005dd4 <_svfiprintf_r+0x174>
 8005e26:	89ab      	ldrh	r3, [r5, #12]
 8005e28:	065b      	lsls	r3, r3, #25
 8005e2a:	f53f af2d 	bmi.w	8005c88 <_svfiprintf_r+0x28>
 8005e2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e30:	e72c      	b.n	8005c8c <_svfiprintf_r+0x2c>
 8005e32:	ab03      	add	r3, sp, #12
 8005e34:	9300      	str	r3, [sp, #0]
 8005e36:	462a      	mov	r2, r5
 8005e38:	4b05      	ldr	r3, [pc, #20]	@ (8005e50 <_svfiprintf_r+0x1f0>)
 8005e3a:	a904      	add	r1, sp, #16
 8005e3c:	4638      	mov	r0, r7
 8005e3e:	f000 f879 	bl	8005f34 <_printf_i>
 8005e42:	e7ed      	b.n	8005e20 <_svfiprintf_r+0x1c0>
 8005e44:	08006308 	.word	0x08006308
 8005e48:	08006312 	.word	0x08006312
 8005e4c:	00000000 	.word	0x00000000
 8005e50:	08005ba9 	.word	0x08005ba9
 8005e54:	0800630e 	.word	0x0800630e

08005e58 <_printf_common>:
 8005e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e5c:	4616      	mov	r6, r2
 8005e5e:	4698      	mov	r8, r3
 8005e60:	688a      	ldr	r2, [r1, #8]
 8005e62:	690b      	ldr	r3, [r1, #16]
 8005e64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	bfb8      	it	lt
 8005e6c:	4613      	movlt	r3, r2
 8005e6e:	6033      	str	r3, [r6, #0]
 8005e70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e74:	4607      	mov	r7, r0
 8005e76:	460c      	mov	r4, r1
 8005e78:	b10a      	cbz	r2, 8005e7e <_printf_common+0x26>
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	6033      	str	r3, [r6, #0]
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	0699      	lsls	r1, r3, #26
 8005e82:	bf42      	ittt	mi
 8005e84:	6833      	ldrmi	r3, [r6, #0]
 8005e86:	3302      	addmi	r3, #2
 8005e88:	6033      	strmi	r3, [r6, #0]
 8005e8a:	6825      	ldr	r5, [r4, #0]
 8005e8c:	f015 0506 	ands.w	r5, r5, #6
 8005e90:	d106      	bne.n	8005ea0 <_printf_common+0x48>
 8005e92:	f104 0a19 	add.w	sl, r4, #25
 8005e96:	68e3      	ldr	r3, [r4, #12]
 8005e98:	6832      	ldr	r2, [r6, #0]
 8005e9a:	1a9b      	subs	r3, r3, r2
 8005e9c:	42ab      	cmp	r3, r5
 8005e9e:	dc26      	bgt.n	8005eee <_printf_common+0x96>
 8005ea0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ea4:	6822      	ldr	r2, [r4, #0]
 8005ea6:	3b00      	subs	r3, #0
 8005ea8:	bf18      	it	ne
 8005eaa:	2301      	movne	r3, #1
 8005eac:	0692      	lsls	r2, r2, #26
 8005eae:	d42b      	bmi.n	8005f08 <_printf_common+0xb0>
 8005eb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005eb4:	4641      	mov	r1, r8
 8005eb6:	4638      	mov	r0, r7
 8005eb8:	47c8      	blx	r9
 8005eba:	3001      	adds	r0, #1
 8005ebc:	d01e      	beq.n	8005efc <_printf_common+0xa4>
 8005ebe:	6823      	ldr	r3, [r4, #0]
 8005ec0:	6922      	ldr	r2, [r4, #16]
 8005ec2:	f003 0306 	and.w	r3, r3, #6
 8005ec6:	2b04      	cmp	r3, #4
 8005ec8:	bf02      	ittt	eq
 8005eca:	68e5      	ldreq	r5, [r4, #12]
 8005ecc:	6833      	ldreq	r3, [r6, #0]
 8005ece:	1aed      	subeq	r5, r5, r3
 8005ed0:	68a3      	ldr	r3, [r4, #8]
 8005ed2:	bf0c      	ite	eq
 8005ed4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ed8:	2500      	movne	r5, #0
 8005eda:	4293      	cmp	r3, r2
 8005edc:	bfc4      	itt	gt
 8005ede:	1a9b      	subgt	r3, r3, r2
 8005ee0:	18ed      	addgt	r5, r5, r3
 8005ee2:	2600      	movs	r6, #0
 8005ee4:	341a      	adds	r4, #26
 8005ee6:	42b5      	cmp	r5, r6
 8005ee8:	d11a      	bne.n	8005f20 <_printf_common+0xc8>
 8005eea:	2000      	movs	r0, #0
 8005eec:	e008      	b.n	8005f00 <_printf_common+0xa8>
 8005eee:	2301      	movs	r3, #1
 8005ef0:	4652      	mov	r2, sl
 8005ef2:	4641      	mov	r1, r8
 8005ef4:	4638      	mov	r0, r7
 8005ef6:	47c8      	blx	r9
 8005ef8:	3001      	adds	r0, #1
 8005efa:	d103      	bne.n	8005f04 <_printf_common+0xac>
 8005efc:	f04f 30ff 	mov.w	r0, #4294967295
 8005f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f04:	3501      	adds	r5, #1
 8005f06:	e7c6      	b.n	8005e96 <_printf_common+0x3e>
 8005f08:	18e1      	adds	r1, r4, r3
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	2030      	movs	r0, #48	@ 0x30
 8005f0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f12:	4422      	add	r2, r4
 8005f14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f1c:	3302      	adds	r3, #2
 8005f1e:	e7c7      	b.n	8005eb0 <_printf_common+0x58>
 8005f20:	2301      	movs	r3, #1
 8005f22:	4622      	mov	r2, r4
 8005f24:	4641      	mov	r1, r8
 8005f26:	4638      	mov	r0, r7
 8005f28:	47c8      	blx	r9
 8005f2a:	3001      	adds	r0, #1
 8005f2c:	d0e6      	beq.n	8005efc <_printf_common+0xa4>
 8005f2e:	3601      	adds	r6, #1
 8005f30:	e7d9      	b.n	8005ee6 <_printf_common+0x8e>
	...

08005f34 <_printf_i>:
 8005f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f38:	7e0f      	ldrb	r7, [r1, #24]
 8005f3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f3c:	2f78      	cmp	r7, #120	@ 0x78
 8005f3e:	4691      	mov	r9, r2
 8005f40:	4680      	mov	r8, r0
 8005f42:	460c      	mov	r4, r1
 8005f44:	469a      	mov	sl, r3
 8005f46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f4a:	d807      	bhi.n	8005f5c <_printf_i+0x28>
 8005f4c:	2f62      	cmp	r7, #98	@ 0x62
 8005f4e:	d80a      	bhi.n	8005f66 <_printf_i+0x32>
 8005f50:	2f00      	cmp	r7, #0
 8005f52:	f000 80d1 	beq.w	80060f8 <_printf_i+0x1c4>
 8005f56:	2f58      	cmp	r7, #88	@ 0x58
 8005f58:	f000 80b8 	beq.w	80060cc <_printf_i+0x198>
 8005f5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f64:	e03a      	b.n	8005fdc <_printf_i+0xa8>
 8005f66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f6a:	2b15      	cmp	r3, #21
 8005f6c:	d8f6      	bhi.n	8005f5c <_printf_i+0x28>
 8005f6e:	a101      	add	r1, pc, #4	@ (adr r1, 8005f74 <_printf_i+0x40>)
 8005f70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f74:	08005fcd 	.word	0x08005fcd
 8005f78:	08005fe1 	.word	0x08005fe1
 8005f7c:	08005f5d 	.word	0x08005f5d
 8005f80:	08005f5d 	.word	0x08005f5d
 8005f84:	08005f5d 	.word	0x08005f5d
 8005f88:	08005f5d 	.word	0x08005f5d
 8005f8c:	08005fe1 	.word	0x08005fe1
 8005f90:	08005f5d 	.word	0x08005f5d
 8005f94:	08005f5d 	.word	0x08005f5d
 8005f98:	08005f5d 	.word	0x08005f5d
 8005f9c:	08005f5d 	.word	0x08005f5d
 8005fa0:	080060df 	.word	0x080060df
 8005fa4:	0800600b 	.word	0x0800600b
 8005fa8:	08006099 	.word	0x08006099
 8005fac:	08005f5d 	.word	0x08005f5d
 8005fb0:	08005f5d 	.word	0x08005f5d
 8005fb4:	08006101 	.word	0x08006101
 8005fb8:	08005f5d 	.word	0x08005f5d
 8005fbc:	0800600b 	.word	0x0800600b
 8005fc0:	08005f5d 	.word	0x08005f5d
 8005fc4:	08005f5d 	.word	0x08005f5d
 8005fc8:	080060a1 	.word	0x080060a1
 8005fcc:	6833      	ldr	r3, [r6, #0]
 8005fce:	1d1a      	adds	r2, r3, #4
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	6032      	str	r2, [r6, #0]
 8005fd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e09c      	b.n	800611a <_printf_i+0x1e6>
 8005fe0:	6833      	ldr	r3, [r6, #0]
 8005fe2:	6820      	ldr	r0, [r4, #0]
 8005fe4:	1d19      	adds	r1, r3, #4
 8005fe6:	6031      	str	r1, [r6, #0]
 8005fe8:	0606      	lsls	r6, r0, #24
 8005fea:	d501      	bpl.n	8005ff0 <_printf_i+0xbc>
 8005fec:	681d      	ldr	r5, [r3, #0]
 8005fee:	e003      	b.n	8005ff8 <_printf_i+0xc4>
 8005ff0:	0645      	lsls	r5, r0, #25
 8005ff2:	d5fb      	bpl.n	8005fec <_printf_i+0xb8>
 8005ff4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ff8:	2d00      	cmp	r5, #0
 8005ffa:	da03      	bge.n	8006004 <_printf_i+0xd0>
 8005ffc:	232d      	movs	r3, #45	@ 0x2d
 8005ffe:	426d      	negs	r5, r5
 8006000:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006004:	4858      	ldr	r0, [pc, #352]	@ (8006168 <_printf_i+0x234>)
 8006006:	230a      	movs	r3, #10
 8006008:	e011      	b.n	800602e <_printf_i+0xfa>
 800600a:	6821      	ldr	r1, [r4, #0]
 800600c:	6833      	ldr	r3, [r6, #0]
 800600e:	0608      	lsls	r0, r1, #24
 8006010:	f853 5b04 	ldr.w	r5, [r3], #4
 8006014:	d402      	bmi.n	800601c <_printf_i+0xe8>
 8006016:	0649      	lsls	r1, r1, #25
 8006018:	bf48      	it	mi
 800601a:	b2ad      	uxthmi	r5, r5
 800601c:	2f6f      	cmp	r7, #111	@ 0x6f
 800601e:	4852      	ldr	r0, [pc, #328]	@ (8006168 <_printf_i+0x234>)
 8006020:	6033      	str	r3, [r6, #0]
 8006022:	bf14      	ite	ne
 8006024:	230a      	movne	r3, #10
 8006026:	2308      	moveq	r3, #8
 8006028:	2100      	movs	r1, #0
 800602a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800602e:	6866      	ldr	r6, [r4, #4]
 8006030:	60a6      	str	r6, [r4, #8]
 8006032:	2e00      	cmp	r6, #0
 8006034:	db05      	blt.n	8006042 <_printf_i+0x10e>
 8006036:	6821      	ldr	r1, [r4, #0]
 8006038:	432e      	orrs	r6, r5
 800603a:	f021 0104 	bic.w	r1, r1, #4
 800603e:	6021      	str	r1, [r4, #0]
 8006040:	d04b      	beq.n	80060da <_printf_i+0x1a6>
 8006042:	4616      	mov	r6, r2
 8006044:	fbb5 f1f3 	udiv	r1, r5, r3
 8006048:	fb03 5711 	mls	r7, r3, r1, r5
 800604c:	5dc7      	ldrb	r7, [r0, r7]
 800604e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006052:	462f      	mov	r7, r5
 8006054:	42bb      	cmp	r3, r7
 8006056:	460d      	mov	r5, r1
 8006058:	d9f4      	bls.n	8006044 <_printf_i+0x110>
 800605a:	2b08      	cmp	r3, #8
 800605c:	d10b      	bne.n	8006076 <_printf_i+0x142>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	07df      	lsls	r7, r3, #31
 8006062:	d508      	bpl.n	8006076 <_printf_i+0x142>
 8006064:	6923      	ldr	r3, [r4, #16]
 8006066:	6861      	ldr	r1, [r4, #4]
 8006068:	4299      	cmp	r1, r3
 800606a:	bfde      	ittt	le
 800606c:	2330      	movle	r3, #48	@ 0x30
 800606e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006072:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006076:	1b92      	subs	r2, r2, r6
 8006078:	6122      	str	r2, [r4, #16]
 800607a:	f8cd a000 	str.w	sl, [sp]
 800607e:	464b      	mov	r3, r9
 8006080:	aa03      	add	r2, sp, #12
 8006082:	4621      	mov	r1, r4
 8006084:	4640      	mov	r0, r8
 8006086:	f7ff fee7 	bl	8005e58 <_printf_common>
 800608a:	3001      	adds	r0, #1
 800608c:	d14a      	bne.n	8006124 <_printf_i+0x1f0>
 800608e:	f04f 30ff 	mov.w	r0, #4294967295
 8006092:	b004      	add	sp, #16
 8006094:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006098:	6823      	ldr	r3, [r4, #0]
 800609a:	f043 0320 	orr.w	r3, r3, #32
 800609e:	6023      	str	r3, [r4, #0]
 80060a0:	4832      	ldr	r0, [pc, #200]	@ (800616c <_printf_i+0x238>)
 80060a2:	2778      	movs	r7, #120	@ 0x78
 80060a4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	6831      	ldr	r1, [r6, #0]
 80060ac:	061f      	lsls	r7, r3, #24
 80060ae:	f851 5b04 	ldr.w	r5, [r1], #4
 80060b2:	d402      	bmi.n	80060ba <_printf_i+0x186>
 80060b4:	065f      	lsls	r7, r3, #25
 80060b6:	bf48      	it	mi
 80060b8:	b2ad      	uxthmi	r5, r5
 80060ba:	6031      	str	r1, [r6, #0]
 80060bc:	07d9      	lsls	r1, r3, #31
 80060be:	bf44      	itt	mi
 80060c0:	f043 0320 	orrmi.w	r3, r3, #32
 80060c4:	6023      	strmi	r3, [r4, #0]
 80060c6:	b11d      	cbz	r5, 80060d0 <_printf_i+0x19c>
 80060c8:	2310      	movs	r3, #16
 80060ca:	e7ad      	b.n	8006028 <_printf_i+0xf4>
 80060cc:	4826      	ldr	r0, [pc, #152]	@ (8006168 <_printf_i+0x234>)
 80060ce:	e7e9      	b.n	80060a4 <_printf_i+0x170>
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	f023 0320 	bic.w	r3, r3, #32
 80060d6:	6023      	str	r3, [r4, #0]
 80060d8:	e7f6      	b.n	80060c8 <_printf_i+0x194>
 80060da:	4616      	mov	r6, r2
 80060dc:	e7bd      	b.n	800605a <_printf_i+0x126>
 80060de:	6833      	ldr	r3, [r6, #0]
 80060e0:	6825      	ldr	r5, [r4, #0]
 80060e2:	6961      	ldr	r1, [r4, #20]
 80060e4:	1d18      	adds	r0, r3, #4
 80060e6:	6030      	str	r0, [r6, #0]
 80060e8:	062e      	lsls	r6, r5, #24
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	d501      	bpl.n	80060f2 <_printf_i+0x1be>
 80060ee:	6019      	str	r1, [r3, #0]
 80060f0:	e002      	b.n	80060f8 <_printf_i+0x1c4>
 80060f2:	0668      	lsls	r0, r5, #25
 80060f4:	d5fb      	bpl.n	80060ee <_printf_i+0x1ba>
 80060f6:	8019      	strh	r1, [r3, #0]
 80060f8:	2300      	movs	r3, #0
 80060fa:	6123      	str	r3, [r4, #16]
 80060fc:	4616      	mov	r6, r2
 80060fe:	e7bc      	b.n	800607a <_printf_i+0x146>
 8006100:	6833      	ldr	r3, [r6, #0]
 8006102:	1d1a      	adds	r2, r3, #4
 8006104:	6032      	str	r2, [r6, #0]
 8006106:	681e      	ldr	r6, [r3, #0]
 8006108:	6862      	ldr	r2, [r4, #4]
 800610a:	2100      	movs	r1, #0
 800610c:	4630      	mov	r0, r6
 800610e:	f7fa f867 	bl	80001e0 <memchr>
 8006112:	b108      	cbz	r0, 8006118 <_printf_i+0x1e4>
 8006114:	1b80      	subs	r0, r0, r6
 8006116:	6060      	str	r0, [r4, #4]
 8006118:	6863      	ldr	r3, [r4, #4]
 800611a:	6123      	str	r3, [r4, #16]
 800611c:	2300      	movs	r3, #0
 800611e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006122:	e7aa      	b.n	800607a <_printf_i+0x146>
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	4632      	mov	r2, r6
 8006128:	4649      	mov	r1, r9
 800612a:	4640      	mov	r0, r8
 800612c:	47d0      	blx	sl
 800612e:	3001      	adds	r0, #1
 8006130:	d0ad      	beq.n	800608e <_printf_i+0x15a>
 8006132:	6823      	ldr	r3, [r4, #0]
 8006134:	079b      	lsls	r3, r3, #30
 8006136:	d413      	bmi.n	8006160 <_printf_i+0x22c>
 8006138:	68e0      	ldr	r0, [r4, #12]
 800613a:	9b03      	ldr	r3, [sp, #12]
 800613c:	4298      	cmp	r0, r3
 800613e:	bfb8      	it	lt
 8006140:	4618      	movlt	r0, r3
 8006142:	e7a6      	b.n	8006092 <_printf_i+0x15e>
 8006144:	2301      	movs	r3, #1
 8006146:	4632      	mov	r2, r6
 8006148:	4649      	mov	r1, r9
 800614a:	4640      	mov	r0, r8
 800614c:	47d0      	blx	sl
 800614e:	3001      	adds	r0, #1
 8006150:	d09d      	beq.n	800608e <_printf_i+0x15a>
 8006152:	3501      	adds	r5, #1
 8006154:	68e3      	ldr	r3, [r4, #12]
 8006156:	9903      	ldr	r1, [sp, #12]
 8006158:	1a5b      	subs	r3, r3, r1
 800615a:	42ab      	cmp	r3, r5
 800615c:	dcf2      	bgt.n	8006144 <_printf_i+0x210>
 800615e:	e7eb      	b.n	8006138 <_printf_i+0x204>
 8006160:	2500      	movs	r5, #0
 8006162:	f104 0619 	add.w	r6, r4, #25
 8006166:	e7f5      	b.n	8006154 <_printf_i+0x220>
 8006168:	08006319 	.word	0x08006319
 800616c:	0800632a 	.word	0x0800632a

08006170 <memmove>:
 8006170:	4288      	cmp	r0, r1
 8006172:	b510      	push	{r4, lr}
 8006174:	eb01 0402 	add.w	r4, r1, r2
 8006178:	d902      	bls.n	8006180 <memmove+0x10>
 800617a:	4284      	cmp	r4, r0
 800617c:	4623      	mov	r3, r4
 800617e:	d807      	bhi.n	8006190 <memmove+0x20>
 8006180:	1e43      	subs	r3, r0, #1
 8006182:	42a1      	cmp	r1, r4
 8006184:	d008      	beq.n	8006198 <memmove+0x28>
 8006186:	f811 2b01 	ldrb.w	r2, [r1], #1
 800618a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800618e:	e7f8      	b.n	8006182 <memmove+0x12>
 8006190:	4402      	add	r2, r0
 8006192:	4601      	mov	r1, r0
 8006194:	428a      	cmp	r2, r1
 8006196:	d100      	bne.n	800619a <memmove+0x2a>
 8006198:	bd10      	pop	{r4, pc}
 800619a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800619e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80061a2:	e7f7      	b.n	8006194 <memmove+0x24>

080061a4 <_sbrk_r>:
 80061a4:	b538      	push	{r3, r4, r5, lr}
 80061a6:	4d06      	ldr	r5, [pc, #24]	@ (80061c0 <_sbrk_r+0x1c>)
 80061a8:	2300      	movs	r3, #0
 80061aa:	4604      	mov	r4, r0
 80061ac:	4608      	mov	r0, r1
 80061ae:	602b      	str	r3, [r5, #0]
 80061b0:	f7fa fefa 	bl	8000fa8 <_sbrk>
 80061b4:	1c43      	adds	r3, r0, #1
 80061b6:	d102      	bne.n	80061be <_sbrk_r+0x1a>
 80061b8:	682b      	ldr	r3, [r5, #0]
 80061ba:	b103      	cbz	r3, 80061be <_sbrk_r+0x1a>
 80061bc:	6023      	str	r3, [r4, #0]
 80061be:	bd38      	pop	{r3, r4, r5, pc}
 80061c0:	20000408 	.word	0x20000408

080061c4 <memcpy>:
 80061c4:	440a      	add	r2, r1
 80061c6:	4291      	cmp	r1, r2
 80061c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80061cc:	d100      	bne.n	80061d0 <memcpy+0xc>
 80061ce:	4770      	bx	lr
 80061d0:	b510      	push	{r4, lr}
 80061d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80061da:	4291      	cmp	r1, r2
 80061dc:	d1f9      	bne.n	80061d2 <memcpy+0xe>
 80061de:	bd10      	pop	{r4, pc}

080061e0 <_realloc_r>:
 80061e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061e4:	4607      	mov	r7, r0
 80061e6:	4614      	mov	r4, r2
 80061e8:	460d      	mov	r5, r1
 80061ea:	b921      	cbnz	r1, 80061f6 <_realloc_r+0x16>
 80061ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061f0:	4611      	mov	r1, r2
 80061f2:	f7ff bc4d 	b.w	8005a90 <_malloc_r>
 80061f6:	b92a      	cbnz	r2, 8006204 <_realloc_r+0x24>
 80061f8:	f7ff fbde 	bl	80059b8 <_free_r>
 80061fc:	4625      	mov	r5, r4
 80061fe:	4628      	mov	r0, r5
 8006200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006204:	f000 f81a 	bl	800623c <_malloc_usable_size_r>
 8006208:	4284      	cmp	r4, r0
 800620a:	4606      	mov	r6, r0
 800620c:	d802      	bhi.n	8006214 <_realloc_r+0x34>
 800620e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006212:	d8f4      	bhi.n	80061fe <_realloc_r+0x1e>
 8006214:	4621      	mov	r1, r4
 8006216:	4638      	mov	r0, r7
 8006218:	f7ff fc3a 	bl	8005a90 <_malloc_r>
 800621c:	4680      	mov	r8, r0
 800621e:	b908      	cbnz	r0, 8006224 <_realloc_r+0x44>
 8006220:	4645      	mov	r5, r8
 8006222:	e7ec      	b.n	80061fe <_realloc_r+0x1e>
 8006224:	42b4      	cmp	r4, r6
 8006226:	4622      	mov	r2, r4
 8006228:	4629      	mov	r1, r5
 800622a:	bf28      	it	cs
 800622c:	4632      	movcs	r2, r6
 800622e:	f7ff ffc9 	bl	80061c4 <memcpy>
 8006232:	4629      	mov	r1, r5
 8006234:	4638      	mov	r0, r7
 8006236:	f7ff fbbf 	bl	80059b8 <_free_r>
 800623a:	e7f1      	b.n	8006220 <_realloc_r+0x40>

0800623c <_malloc_usable_size_r>:
 800623c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006240:	1f18      	subs	r0, r3, #4
 8006242:	2b00      	cmp	r3, #0
 8006244:	bfbc      	itt	lt
 8006246:	580b      	ldrlt	r3, [r1, r0]
 8006248:	18c0      	addlt	r0, r0, r3
 800624a:	4770      	bx	lr

0800624c <_init>:
 800624c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800624e:	bf00      	nop
 8006250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006252:	bc08      	pop	{r3}
 8006254:	469e      	mov	lr, r3
 8006256:	4770      	bx	lr

08006258 <_fini>:
 8006258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800625a:	bf00      	nop
 800625c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800625e:	bc08      	pop	{r3}
 8006260:	469e      	mov	lr, r3
 8006262:	4770      	bx	lr
