{"Vicki H. Allan": [0, ["Efficient scheduling of fine grain parallelism in loops", ["M. Rajagopalan", "Vicki H. Allan"], "https://doi.org/10.1109/MICRO.1993.282736", "micro", 1993]], "Thomas Muller": [0, ["Employing finite automata for resource scheduling", ["Thomas Muller"], "https://doi.org/10.1109/MICRO.1993.282737", "micro", 1993]], "Stanley Habib": [0, ["GPMB - software pipelining branch-intensive loops", ["Zhizhong Tang", "Gang Chen", "Chihong Zhang", "Yingwei Zhang", "Bogong Su", "Stanley Habib"], "https://doi.org/10.1109/MICRO.1993.282738", "micro", 1993]], "Richard B. Brown": [0, ["A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus", ["Timothy J. Stanley", "Michael Upton", "Patrick Sherhart", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1109/MICRO.1993.282739", "micro", 1993]], "Rodney Boleyn": [0, ["Two-ported cache alternatives for superscalar processors", ["Andrew Wolfe", "Rodney Boleyn"], "https://doi.org/10.1109/MICRO.1993.282740", "micro", 1993]], "Kemal Ebcioglu": [0, ["A study on the number of memory ports in multiple instruction issue machines", ["Soo-Mook Moon", "Kemal Ebcioglu"], "https://doi.org/10.1109/MICRO.1993.282741", "micro", 1993]], "Alvin M. Despain": [0, ["The 16-fold way: a microparallel taxonomy", ["Barton Sano", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1993.282742", "micro", 1993], ["Prophetic branches: a branch architecture for code compaction and efficient execution", ["Apoorv Srivastava", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1993.282745", "micro", 1993], ["An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1109/MICRO.1993.282759", "micro", 1993]], "Yale N. Patt": [0, ["A comparative performance evaluation of various state maintenance mechanisms", ["Michael Butler", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1993.282743", "micro", 1993], ["Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar processors", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1993.282752", "micro", 1993]], "B. Ramakrishna Rau": [0, ["Dynamically scheduled VLIW processors", ["B. Ramakrishna Rau"], "https://doi.org/10.1109/MICRO.1993.282744", "micro", 1993]], "Phil Nico": [0, ["A comparision of superscalar and decoupled access/execute architectures", ["Matthew K. Farrens", "Pius Ng", "Phil Nico"], "https://doi.org/10.1109/MICRO.1993.282746", "micro", 1993]], "Ravi Nair": [0, ["Measuring limits of parallelism and characterizing its vulnerability to resource constraints", ["Lawrence Rauchwerger", "Pradeep K. Dubey", "Ravi Nair"], "https://doi.org/10.1109/MICRO.1993.282747", "micro", 1993]], "Lucas Roh": [2.327718226502462e-11, ["An evaluation of bottom-up and top-down thread generation techniques", ["A. P. Wim Bohm", "Walid A. Najjar", "Bhanu Shankar", "Lucas Roh"], "https://doi.org/10.1109/MICRO.1993.282748", "micro", 1993]], "Matthew K. Farrens": [0, ["Techniques for extracting instruction level parallelism on MIMD architectures", ["Gary S. Tyson", "Matthew K. Farrens"], "https://doi.org/10.1109/MICRO.1993.282749", "micro", 1993]], "Rajiv Gupta": [0, ["Predictability of load/store instruction latencies", ["Santosh G. Abraham", "Rabin A. Sugumar", "Daniel Windheiser", "B. Ramakrishna Rau", "Rajiv Gupta"], "https://doi.org/10.1109/MICRO.1993.282750", "micro", 1993]], "Gurindar S. Sohi": [0, ["Control flow prediction for dynamic ILP processors", ["Dionisios N. Pnevmatikatos", "Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1993.282751", "micro", 1993]], "Tienyo Pan": [0, ["Clocked and asynchronous instruction pipelines", ["Mark A. Franklin", "Tienyo Pan"], "https://doi.org/10.1109/MICRO.1993.282753", "micro", 1993]], "Mauro Olivieri": [0, ["An analysis of dynamic scheduling techniques for symbolic applications", ["Alessandra Costa", "Alessandro De Gloria", "Paolo Faraboschi", "Mauro Olivieri"], "https://doi.org/10.1109/MICRO.1993.282754", "micro", 1993]], "Andre Seznec": [0, ["MIDEE: smoothing branch and instruction cache miss penalties on deep pipelines", ["Nathalie Drach", "Andre Seznec"], "https://doi.org/10.1109/MICRO.1993.282755", "micro", 1993]], "Stamatis Vassiliadis": [0, ["Register renaming and dynamic speculation: an alternative approach", ["Mayan Moudgill", "Keshav Pingali", "Stamatis Vassiliadis"], "https://doi.org/10.1109/MICRO.1993.282756", "micro", 1993]], "Wen-mei W. Hwu": [0, ["Speculative execution exception recovery using write-back suppression", ["Roger A. Bringmann", "Scott A. Mahlke", "Richard E. Hank", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1993.282757", "micro", 1993], ["Superblock formation using static program analysis", ["Richard E. Hank", "Scott A. Mahlke", "Roger A. Bringmann", "John C. Gyllenhaal", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1993.282760", "micro", 1993]], "Mike Phillip": [0, ["EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors", ["Trung A. Diep", "John Paul Shen", "Mike Phillip"], "https://doi.org/10.1109/MICRO.1993.282758", "micro", 1993]], "Brian A. Malloy": [0, ["Instruction scheduling for the Motorola 88110", ["Mark Smotherman", "Shuchi Chawla", "Stan Cox", "Brian A. Malloy"], "https://doi.org/10.1109/MICRO.1993.282761", "micro", 1993]], "Christos A. Papachristou": [0, ["A VLIW architecture based on shifting register files", ["H. Fatih Ugurdag", "Christos A. Papachristou"], "https://doi.org/10.1109/MICRO.1993.282762", "micro", 1993]]}