
*** Running vivado
    with args -log BRAM_Write_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source BRAM_Write_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source BRAM_Write_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/ip_repo/myBram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/murakar/xup/vivado-library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/BRAM_ip/ip_repo/BRAM_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 399.980 ; gain = 92.602
Command: link_design -top BRAM_Write_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_GND_0/BRAM_Write_GND_0.dcp' for cell 'BRAM_Write_i/GND'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_ImageProcess_0_0/BRAM_Write_ImageProcess_0_0.dcp' for cell 'BRAM_Write_i/ImageProcess_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_VCC_0/BRAM_Write_VCC_0.dcp' for cell 'BRAM_Write_i/VCC'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_bram_ctrl_0_0/BRAM_Write_axi_bram_ctrl_0_0.dcp' for cell 'BRAM_Write_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_bram_ctrl_0_bram_0/BRAM_Write_axi_bram_ctrl_0_bram_0.dcp' for cell 'BRAM_Write_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_smc_0/BRAM_Write_axi_smc_0.dcp' for cell 'BRAM_Write_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0.dcp' for cell 'BRAM_Write_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/BRAM_Write_dvi2rgb_0_0.dcp' for cell 'BRAM_Write_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.dcp' for cell 'BRAM_Write_i/iobuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.dcp' for cell 'BRAM_Write_i/iobuf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_proc_sys_reset_0_0/BRAM_Write_proc_sys_reset_0_0.dcp' for cell 'BRAM_Write_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_processing_system7_0_0/BRAM_Write_processing_system7_0_0.dcp' for cell 'BRAM_Write_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_rgb2vga_0_0/BRAM_Write_rgb2vga_0_0.dcp' for cell 'BRAM_Write_i/rgb2vga_0'
INFO: [Netlist 29-17] Analyzing 699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_Write_i/iobuf_0/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf:130]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_Write_i/iobuf_0/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf:131]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'BRAM_Write_i/iobuf_0/O' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf:147]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_Write_i/iobuf_0/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf:154]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_Write_i/iobuf_0/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0/BRAM_Write_iobuf_0_0.edf:155]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_Write_i/iobuf_1/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf:130]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_Write_i/iobuf_1/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf:131]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'BRAM_Write_i/iobuf_1/O' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf:147]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_Write_i/iobuf_1/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf:154]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_Write_i/iobuf_1/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0/BRAM_Write_iobuf_1_0.edf:155]
INFO: [Chipscope 16-324] Core: BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx UUID: 234d018b-b3b5-5051-a427-26aefe924594 
INFO: [Chipscope 16-324] Core: BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx UUID: 36c7fd87-1655-5838-a59c-ebeaefc31fb6 
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0_board.xdc] for cell 'BRAM_Write_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0_board.xdc] for cell 'BRAM_Write_i/clk_wiz/inst'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0.xdc] for cell 'BRAM_Write_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1387.453 ; gain = 562.578
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_clk_wiz_0/BRAM_Write_clk_wiz_0.xdc] for cell 'BRAM_Write_i/clk_wiz/inst'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0'
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '120MHz', please type 'create_clock -help' for usage info. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc:2]
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_processing_system7_0_0/BRAM_Write_processing_system7_0_0.xdc] for cell 'BRAM_Write_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.249990 which will be rounded to 0.250 to ensure it is an integer multiple of 1 picosecond [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_processing_system7_0_0/BRAM_Write_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_processing_system7_0_0/BRAM_Write_processing_system7_0_0.xdc] for cell 'BRAM_Write_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_smc_0/bd_0/ip/ip_1/bd_3354_psr_aclk_0_board.xdc] for cell 'BRAM_Write_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_smc_0/bd_0/ip/ip_1/bd_3354_psr_aclk_0_board.xdc] for cell 'BRAM_Write_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_smc_0/bd_0/ip/ip_1/bd_3354_psr_aclk_0.xdc] for cell 'BRAM_Write_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_axi_smc_0/bd_0/ip/ip_1/bd_3354_psr_aclk_0.xdc] for cell 'BRAM_Write_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_proc_sys_reset_0_0/BRAM_Write_proc_sys_reset_0_0_board.xdc] for cell 'BRAM_Write_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_proc_sys_reset_0_0/BRAM_Write_proc_sys_reset_0_0_board.xdc] for cell 'BRAM_Write_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_proc_sys_reset_0_0/BRAM_Write_proc_sys_reset_0_0.xdc] for cell 'BRAM_Write_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_proc_sys_reset_0_0/BRAM_Write_proc_sys_reset_0_0.xdc] for cell 'BRAM_Write_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/constrs_1/imports/IMGProcess/dvi2vga.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '120MHz', please type 'create_clock -help' for usage info. [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/constrs_1/imports/IMGProcess/dvi2vga.xdc:29]
Finished Parsing XDC File [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/constrs_1/imports/IMGProcess/dvi2vga.xdc]
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.srcs/sources_1/bd/BRAM_Write/ip/BRAM_Write_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'BRAM_Write_i/dvi2rgb_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_Write_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BRAM_Write_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 278 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 86 instances

29 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1404.059 ; gain = 1004.078
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.972 . Memory (MB): peak = 1404.059 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 18459c45d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.834 . Memory (MB): peak = 1405.391 ; gain = 1.332

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "040f0598ab04df33".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1425.430 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 271075ce3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.430 ; gain = 20.039

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1aa8474a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1425.430 ; gain = 20.039
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1f99a9b2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1425.430 ; gain = 20.039
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 68 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 203447339

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1425.430 ; gain = 20.039
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1340 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 203447339

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1425.430 ; gain = 20.039
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 26079f5e0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1425.430 ; gain = 20.039
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 26079f5e0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1425.430 ; gain = 20.039
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1425.430 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 26079f5e0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1425.430 ; gain = 20.039

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.489 | TNS=-4.745 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 6 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: 21ce653dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1708.520 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21ce653dc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.520 ; gain = 283.090

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21ce653dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1708.520 ; gain = 304.461
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/BRAM_Write_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BRAM_Write_wrapper_drc_opted.rpt -pb BRAM_Write_wrapper_drc_opted.pb -rpx BRAM_Write_wrapper_drc_opted.rpx
Command: report_drc -file BRAM_Write_wrapper_drc_opted.rpt -pb BRAM_Write_wrapper_drc_opted.pb -rpx BRAM_Write_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/BRAM_Write_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[10] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[6]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[11] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[7]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[12] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[8]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[9]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[4] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[0]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[5] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[1]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[6] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[2]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[7] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[3]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[8] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[4]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[9] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[5]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[10] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[7]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[11] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[8]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[12] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[9]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[3] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[0]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[4] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[1]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[5] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[2]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[6] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[3]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[7] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[4]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[8] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[5]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[9] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[6]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e6450c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f152aed1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9ee61055

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9ee61055

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 9ee61055

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 138b69d36

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1708.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 112cfff0e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 149ff473c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149ff473c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 194a93cb4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a4825ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d6dd1fe8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d6dd1fe8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13acf46ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15c2d19b3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 13f27e5a5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 13f27e5a5

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b0feef08

Time (s): cpu = 00:00:39 ; elapsed = 00:00:28 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: b0feef08

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14a38ea47

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14a38ea47

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.173. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1645ad6d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1645ad6d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1645ad6d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1645ad6d9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12fc4f25b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12fc4f25b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000
Ending Placer Task | Checksum: 1130f1087

Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 54 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/BRAM_Write_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BRAM_Write_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BRAM_Write_wrapper_utilization_placed.rpt -pb BRAM_Write_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BRAM_Write_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1708.520 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ad9c83f1 ConstDB: 0 ShapeSum: 65728c96 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d8e184ac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.520 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1f2c0ff0 NumContArr: b9b574bc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d8e184ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d8e184ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d8e184ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1708.520 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 87de3aa8

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.256  | TNS=0.000  | WHS=-0.926 | THS=-444.891|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 127843217

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.256  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 122dc1363

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 5a6eb731

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16282ceea

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1580
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.289 | TNS=-0.611 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bb3ab31f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.083 | TNS=-0.083 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ba73544f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.083 | TNS=-0.083 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f50d6b45

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1f50d6b45

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cb8f10c8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.032  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bdba1b82

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bdba1b82

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1bdba1b82

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 196ad7aed

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.032  | TNS=0.000  | WHS=-2.131 | THS=-32.485|

Phase 6.1 Hold Fix Iter | Checksum: 2149c06e1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1708.520 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1fa0fc3d4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:39 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.08474 %
  Global Horizontal Routing Utilization  = 6.67119 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1def0a79f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1def0a79f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 146554ca8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:41 . Memory (MB): peak = 1708.520 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: debbb117

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.719 | TNS=-0.729 | WHS=-2.131 | THS=-32.485|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: debbb117

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1708.520 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 55 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/BRAM_Write_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BRAM_Write_wrapper_drc_routed.rpt -pb BRAM_Write_wrapper_drc_routed.pb -rpx BRAM_Write_wrapper_drc_routed.rpx
Command: report_drc -file BRAM_Write_wrapper_drc_routed.rpt -pb BRAM_Write_wrapper_drc_routed.pb -rpx BRAM_Write_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/BRAM_Write_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BRAM_Write_wrapper_methodology_drc_routed.rpt -pb BRAM_Write_wrapper_methodology_drc_routed.pb -rpx BRAM_Write_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BRAM_Write_wrapper_methodology_drc_routed.rpt -pb BRAM_Write_wrapper_methodology_drc_routed.pb -rpx BRAM_Write_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/BRAM_Write_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1708.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file BRAM_Write_wrapper_power_routed.rpt -pb BRAM_Write_wrapper_power_summary_routed.pb -rpx BRAM_Write_wrapper_power_routed.rpx
Command: report_power -file BRAM_Write_wrapper_power_routed.rpt -pb BRAM_Write_wrapper_power_summary_routed.pb -rpx BRAM_Write_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 55 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BRAM_Write_wrapper_route_status.rpt -pb BRAM_Write_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file BRAM_Write_wrapper_timing_summary_routed.rpt -pb BRAM_Write_wrapper_timing_summary_routed.pb -rpx BRAM_Write_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file BRAM_Write_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file BRAM_Write_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BRAM_Write_wrapper_bus_skew_routed.rpt -pb BRAM_Write_wrapper_bus_skew_routed.pb -rpx BRAM_Write_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block BRAM_Write_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BRAM_Write_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BRAM_Write_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BRAM_Write_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BRAM_Write_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BRAM_Write_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BRAM_Write_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BRAM_Write_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block BRAM_Write_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the BRAM_Write_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force BRAM_Write_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/ram_reg_1 is a gated clock net sourced by a combinational pin BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel3_reg_i_1/O, cell BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel3_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/ram_reg_1_0 is a gated clock net sourced by a combinational pin BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel1_reg_i_1/O, cell BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/ram_reg_1_1 is a gated clock net sourced by a combinational pin BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel0_reg_i_1/O, cell BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel0_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/ram_reg_1_2 is a gated clock net sourced by a combinational pin BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel2_reg_i_1/O, cell BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/RAMsel2_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[10] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[6]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[11] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[7]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[12] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[8]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[9]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[4] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[0]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[5] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[1]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[6] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[2]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[7] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[3]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[8] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[4]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[9] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[5]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[10] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[7]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[11] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[8]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[12] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[9]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[3] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[0]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[4] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[1]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[5] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[2]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[6] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[3]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[7] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[4]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[8] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[5]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[9] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[6]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_Write_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_Write_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 29 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], BRAM_Write_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 27 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BRAM_Write_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/ECE530_final_project/ECE530_final_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Feb  8 17:27:34 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 103 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2160.043 ; gain = 422.598
INFO: [Common 17-206] Exiting Vivado at Fri Feb  8 17:27:34 2019...
