xpm_cdc.sv,systemverilog,xpm,D:/Xilinx2021/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,D:/Xilinx2021/Vivado/2021.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx2021/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx2021/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
rx_dist_mem.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/rx_dist_mem/sim/rx_dist_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
