0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v,1584934065,verilog,,F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v,,CRC32_D64,,,,,,,,
C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v,1608861927,verilog,,F:/TowerSketch/WowerSketch.srcs/sim_1/new/TowerSketch_tb.v,,crc32_64bit_gen,,,,,,,,
F:/TowerSketch/WowerSketch.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/TowerSketch/WowerSketch.srcs/sim_1/new/TowerSketch_tb.v,1609902845,verilog,,,,TowerSketch_tb,,,,,,,,
F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/sim/ram_16_32k.v,1609898763,verilog,,F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/sim/ram_8_64k.v,,ram_16_32k,,,,,,,,
F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_32_16k/sim/ram_32_16k.v,1609898869,verilog,,F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_16_32k/sim/ram_16_32k.v,,ram_32_16k,,,,,,,,
F:/TowerSketch/WowerSketch.srcs/sources_1/ip/ram_8_64k/sim/ram_8_64k.v,1609898426,verilog,,C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/CRC32_D64.v,,ram_8_64k,,,,,,,,
F:/TowerSketch/WowerSketch.srcs/sources_1/new/TowerSketch.v,1609903905,verilog,,C:/Users/hanyh/Desktop/insert/insert.srcs/sources_1/new/crc32_64bit_gen.v,,TowerSketch,,,,,,,,
