<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001643A1-20030102-D00000.TIF SYSTEM "US20030001643A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001643A1-20030102-D00001.TIF SYSTEM "US20030001643A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001643A1-20030102-D00002.TIF SYSTEM "US20030001643A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001643A1-20030102-D00003.TIF SYSTEM "US20030001643A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001643A1-20030102-D00004.TIF SYSTEM "US20030001643A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001643A1-20030102-D00005.TIF SYSTEM "US20030001643A1-20030102-D00005.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001643</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09895998</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010630</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03K003/037</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>205000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Apparatus and method for communication link having parallel signal detect with hysteresis</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Robert</given-name>
<middle-name>C.</middle-name>
<family-name>Glenn</family-name>
</name>
<residence>
<residence-us>
<city>Bend</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Sumant</given-name>
<family-name>Ranganathan</family-name>
</name>
<residence>
<residence-us>
<city>San Jose</city>
<state>CA</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>Robert B. O&apos;Rourke</name-1>
<name-2>BLAKELY, SOKOLOFF, TAYLOR &amp; ZAFMAN LLP</name-2>
<address>
<address-1>Seventh Floor</address-1>
<address-2>12400 Wilshire Boulevard</address-2>
<city>Los Angeles</city>
<state>CA</state>
<postalcode>90025-1026</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A method is described that involves directing a signal through a hysteresis comparator. Then, determining if an output signal of the hysteresis comparator, in response to the signal, is an AC signal or a DC signal. Then, deactivating a signal reception unit that receives the signal if the hysteresis comparator output signal corresponds to a DC signal; or, activating the signal reception unit if the hysteresis comparator output signal corresponds to an AC signal. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">FIELD OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The field of invention relates to data signal processing generally; and more specifically, to compensating for the skew that exists between a clock signal and a data signal. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a pair of semiconductor chips <highlight><bold>101</bold></highlight>, <highlight><bold>102</bold></highlight> coupled together by a serial link <highlight><bold>110</bold></highlight> having a data signal line <highlight><bold>103</bold></highlight> and a clock signal line <highlight><bold>104</bold></highlight>. The transmitting unit <highlight><bold>101</bold></highlight> sends a data signal <highlight><bold>105</bold></highlight> to the receiving unit <highlight><bold>102</bold></highlight> along data signal line <highlight><bold>103</bold></highlight>. The receiving unit <highlight><bold>102</bold></highlight> uses a clock signal <highlight><bold>106</bold></highlight> that is sent along clock signal line <highlight><bold>104</bold></highlight> to receive the data <highlight><bold>105</bold></highlight>. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> That is, in the example of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the receiving unit <highlight><bold>102</bold></highlight> clocks the data signal <highlight><bold>105</bold></highlight> on the rising edge of the clock signal <highlight><bold>106</bold></highlight>. The clock signal <highlight><bold>106</bold></highlight> may be referred to as a quadrature clock because the phase of its rising edges are 90 degrees away from the rising edges of the data signal <highlight><bold>105</bold></highlight> (using the data signal <highlight><bold>105</bold></highlight> as a phase reference). A link that transmits a clock along with data may be referred to as a source synchronous interface. Various source synchronous interfaces exist such as, for example, Low Voltage Differential Signalling (LVDS) or Serial Gigabit Media Independent Interface (SGMII). </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> A problem with serial links, particularly as their frequency of operation rises, is the presence of skew <highlight><bold>109</bold></highlight> between a data signal <highlight><bold>107</bold></highlight> and a clock signal <highlight><bold>108</bold></highlight> when it is received at the receiving unit. Skew <highlight><bold>109</bold></highlight> is any phase relationship between the edges of the data signal <highlight><bold>107</bold></highlight> and clock signal <highlight><bold>108</bold></highlight> other than the nominal or &ldquo;designed for&rdquo; phase relationship (such as 90 degrees, using the data signal <highlight><bold>105</bold></highlight> as a phase reference). </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Skew may arise because the transfer function and/or trace length of the data signal line <highlight><bold>103</bold></highlight> is different than the transfer function and/or trace length of the clock signal line <highlight><bold>104</bold></highlight>. For example if the data signal line <highlight><bold>103</bold></highlight> is shorter or has less capacitance than the clock signal line <highlight><bold>103</bold></highlight>, the rising edges of the clock signal <highlight><bold>108</bold></highlight> can have more than 90 degrees of phase shift with respect to the rising edges of the data signal <highlight><bold>107</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> For a given difference in transfer function and/or trace length between the data and clock signal lines <highlight><bold>103</bold></highlight>, <highlight><bold>104</bold></highlight>, greater skew is observed between the data signal <highlight><bold>107</bold></highlight> and clock signal <highlight><bold>108</bold></highlight> as the frequency of operation of the serial link <highlight><bold>110</bold></highlight> increases. That is, the differences between the signal lines <highlight><bold>103</bold></highlight>, <highlight><bold>104</bold></highlight> have an effect on the delay of the signals as they propagate from the transmitting unit <highlight><bold>101</bold></highlight> to the receiving unit <highlight><bold>102</bold></highlight>. As the frequency of the serial link&apos;s operation rises, the delay represents a greater percentage of the data signal&apos;s pulse widths. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> As skew <highlight><bold>109</bold></highlight> increases the performance of the serial link degrades. That is, because the receiving unit <highlight><bold>102</bold></highlight> uses the clock signal to clock the reception of the data carried by the data signal <highlight><bold>107</bold></highlight>, the &ldquo;misposition&rdquo; of the clock signal <highlight><bold>108</bold></highlight> edges causes the receiving unit <highlight><bold>102</bold></highlight> to consistently clock incorrect data. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a serial data link; </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>a </italic></highlight>shows a hysteresis comparator; </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>b </italic></highlight>shows a hysteresis curve for the hysteresis comparator of <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>a; </italic></highlight></paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>c </italic></highlight>shows input and output signal waveforms for the hysteresis comparator of <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>a; </italic></highlight></paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows a serial link receiving front end having a parallel signal detect with hysteresis; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows an embodiment of the signal detect circuit of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows exemplary waveforms of the signal detect circuit embodiment of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION </heading>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>a </italic></highlight>shows a comparator <highlight><bold>208</bold></highlight> having hysteresis (which may also be referred to as a hysteresis comparator <highlight><bold>208</bold></highlight>). The functional operation of a hysteresis comparator may be described with reference to a hysteresis curve (such as the hysteresis curve <highlight><bold>200</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>b</italic></highlight>) and exemplary input and output signal waveforms (such as the exemplary input and output signal waveforms <highlight><bold>203</bold></highlight>, <highlight><bold>215</bold></highlight> observed in <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> According to the operation of a hysteresis comparator, an input signal V<highlight><subscript>IN </subscript></highlight><highlight><bold>203</bold></highlight> is compared against a pair of thresholds V<highlight><subscript>TH</subscript></highlight>&plus;a and V<highlight><subscript>TH</subscript></highlight>&minus;a. If the input signal V<highlight><subscript>IN </subscript></highlight><highlight><bold>203</bold></highlight> reaches an amplitude <highlight><bold>210</bold></highlight> that exceeds V<highlight><subscript>TH</subscript></highlight>&plus;a (when the output V<highlight><subscript>OUT </subscript></highlight><highlight><bold>215</bold></highlight> is at a first voltage V<highlight><subscript>1</subscript></highlight>), the output signal V<highlight><subscript>OUT </subscript></highlight><highlight><bold>215</bold></highlight> &ldquo;flips&rdquo; to a second voltage V<highlight><subscript>2 </subscript></highlight>(as observed at time T<highlight><bold>1</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>c</italic></highlight>). After the comparator output V<highlight><subscript>OUT </subscript></highlight><highlight><bold>215</bold></highlight> reaches a voltage of V<highlight><subscript>2</subscript></highlight>, if the input signal V<highlight><subscript>IN </subscript></highlight><highlight><bold>203</bold></highlight> subsequently falls to an amplitude beneath V<highlight><subscript>TH</subscript></highlight>&minus;a, the output V<highlight><subscript>OUT </subscript></highlight><highlight><bold>215</bold></highlight> &ldquo;flips&rdquo; back to the first voltage V<highlight><subscript>1 </subscript></highlight>(as observed at time T<highlight><bold>2</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The sequence may then repeat. That is, if the input signal V<highlight><subscript>IN </subscript></highlight><highlight><bold>203</bold></highlight> returns to reach an amplitude that exceeds V<highlight><subscript>TH</subscript></highlight>&plus;a, the output signal &ldquo;flips&rdquo; back to the second voltage V<highlight><subscript>2 </subscript></highlight>(as observed at time T<highlight><bold>3</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>c</italic></highlight>). The hysteresis of a hysteresis comparator <highlight><bold>208</bold></highlight> may be used as &ldquo;signal detect&rdquo; for the input signal. For example, if the input signal V<highlight><subscript>IN </subscript></highlight><highlight><bold>203</bold></highlight> amplitude does not rise above V<highlight><subscript>TH</subscript></highlight>&plus;a (when the comparator <highlight><bold>208</bold></highlight> output is at V<highlight><subscript>1</subscript></highlight>), no &ldquo;flip&rdquo; in output signal occurs and the output signal V<highlight><subscript>OUT </subscript></highlight><highlight><bold>215</bold></highlight> remains at V<highlight><subscript>1</subscript></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Thus, for those input signals that do not have sufficient amplitude to both exceed V<highlight><subscript>TH</subscript></highlight>&plus;a and fall beneath V<highlight><subscript>TH</subscript></highlight>&minus;a, a DC (i.e., time constant) voltage appears at the hysteresis comparator <highlight><bold>208</bold></highlight> output. For those input signals that do have sufficient amplitude to both exceed V<highlight><subscript>TH</subscript></highlight>&plus;a and fall beneath V<highlight><subscript>TH</subscript></highlight>&minus;a, an AC (i.e., time varying) waveform appears at the hysteresis comparator <highlight><bold>208</bold></highlight> output that corresponds to a &ldquo;re-formatted&rdquo; interpretation of the input signal V<highlight><subscript>IN </subscript></highlight><highlight><bold>203</bold></highlight> (as observed in <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> As such, a DC hysteresis comparator output signal may be viewed as the non-existence of an input signal (for lack of sufficient strength due to insignificant amplitude) while an AC hysteresis comparator output signal may be viewed as the existence of an input signal (having sufficient strength due to an amplitude that exceeds V<highlight><subscript>TH</subscript></highlight>&plus;a and falls beneath V<highlight><subscript>TH</subscript></highlight>&minus;a). </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, in prior art solutions, it is common practice to include an &ldquo;in-line&rdquo; (i.e., &ldquo;in series&rdquo;) hysteresis comparator within the receiver <highlight><bold>102</bold></highlight> that directly intercepts and replaces the data or clock signals. That is, referring to <cross-reference target="DRAWINGS">FIGS. 1 and 2</cross-reference><highlight><italic>a </italic></highlight>through <highlight><bold>2</bold></highlight><highlight><italic>c</italic></highlight>, the hysteresis comparator input <highlight><bold>212</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference><highlight><italic>a </italic></highlight>may be coupled to a data signal line <highlight><bold>103</bold></highlight> (and/or a clock signal line <highlight><bold>104</bold></highlight>) so that the hysteresis comparator output <highlight><bold>213</bold></highlight> can be used by the receiver <highlight><bold>102</bold></highlight> as a direct interpretation of the data signal <highlight><bold>105</bold></highlight> (or clock signal <highlight><bold>106</bold></highlight>). That is, in effect, the hysteresis comparator output signal V<highlight><subscript>OUT </subscript></highlight><highlight><bold>215</bold></highlight> &ldquo;replaces&rdquo; (within the receiver <highlight><bold>102</bold></highlight>) the data signal <highlight><bold>105</bold></highlight> (or clock signal <highlight><bold>106</bold></highlight>) received on the data signal line <highlight><bold>103</bold></highlight> (or clock signal line <highlight><bold>104</bold></highlight>). </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> A problem with &ldquo;in-line&rdquo; hysteresis comparators, however, is that distortions in the shape or positioning of the comparator&apos;s hysteresis curve <highlight><bold>200</bold></highlight> can cause distortions in the comparator output signal waveform. As the comparator <highlight><bold>208</bold></highlight> output signal waveform in an &ldquo;in line&rdquo; approach replaces the signal actually being received, the distortions result in a form of skew (as described above in the background), or other signal quality problem, that can result in the consistent misinterpretation of data. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Thus, in order to enjoy the signal integrity that a hysteresis comparator can provide, a non &ldquo;in-line&rdquo; approach (i.e., a &ldquo;parallel&rdquo; approach) may be applied. <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows a serial link receiving front end <highlight><bold>300</bold></highlight> having a parallel signal detect with hysteresis. Note that the signal detect circuit <highlight><bold>307</bold></highlight> (which includes a hysteresis comparator <highlight><bold>308</bold></highlight>) is parallel to the clock signal line <highlight><bold>304</bold></highlight> rather than in series with it (as is the case with an &ldquo;in line&rdquo; approach). </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> As such comparators <highlight><bold>301</bold></highlight>, <highlight><bold>302</bold></highlight> that do not have hysteresis (or other reception circuits such as a receiving buffers, etc.) may be placed &ldquo;in line&rdquo; with the data and clock signal lines <highlight><bold>303</bold></highlight>, <highlight><bold>304</bold></highlight>. That is, within a receiving device, the data signal received on data signal line <highlight><bold>303</bold></highlight> (which may be viewed as corresponding to data signal line <highlight><bold>103</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>) is replaced by the signal at the output (Data RX <highlight><bold>305</bold></highlight>) of &ldquo;non hysteresis&rdquo; comparator <highlight><bold>301</bold></highlight>; and, the clock signal received on clock signal line <highlight><bold>304</bold></highlight> is replaced by the signal at the output (Clock RX <highlight><bold>306</bold></highlight>) of &ldquo;non hysteresis&rdquo; comparator <highlight><bold>302</bold></highlight>. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Because the in line comparators <highlight><bold>301</bold></highlight>, <highlight><bold>302</bold></highlight> do not have hysteresis, skew problems or other signal integrity problems that arise from a non ideal hysteresis curve are removed from the signal paths. As a result, the accuracy of a receiver that utilizes the approach of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is improved (with respect to approaches that employ in line hysteresis) because hysteresis induced signal quality problems are avoided. Nevertheless, because a hysteresis comparator <highlight><bold>308</bold></highlight> is employed within a parallel signal detect circuit <highlight><bold>307</bold></highlight>, the receiving front end <highlight><bold>300</bold></highlight> may easily detect valid signals as described in more detail below. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Note that in the embodiment of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, each of the non hysteresis comparators <highlight><bold>301</bold></highlight>, <highlight><bold>302</bold></highlight> has an enable input <highlight><bold>310</bold></highlight>. The enable input <highlight><bold>310</bold></highlight> controls whether or not the non hysteresis comparators <highlight><bold>301</bold></highlight>, <highlight><bold>302</bold></highlight> will have an active output or an inactive output. Live signals that correspond to interpretations of the signaling on the data and clock signal lines <highlight><bold>303</bold></highlight>, <highlight><bold>304</bold></highlight> will appear on the outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> of the non hysteresis comparators if the outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> are active. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> No live signals will appear on the outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> (e.g., a DC voltage and/or a high impedance state) if the outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> are inactive. In a sense, the non hysteresis comparators <highlight><bold>301</bold></highlight>, <highlight><bold>302</bold></highlight> ignore the signaling on the data and clock signal lines <highlight><bold>303</bold></highlight>, <highlight><bold>304</bold></highlight> which results in a lack of signaling transitions at the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In the embodiment of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the signal detect circuit <highlight><bold>307</bold></highlight> employs a hysteresis comparator <highlight><bold>308</bold></highlight> and an AC/DC detector <highlight><bold>309</bold></highlight> to control the enable inputs <highlight><bold>310</bold></highlight> of the non hysteresis comparators <highlight><bold>301</bold></highlight>. As seen in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the hysteresis comparator <highlight><bold>308</bold></highlight> is coupled in parallel with the clock signal line <highlight><bold>304</bold></highlight>. The hysteresis comparator <highlight><bold>308</bold></highlight>, as discussed with respect to <cross-reference target="DRAWINGS">FIGS. 2</cross-reference><highlight><italic>a </italic></highlight>through <highlight><bold>2</bold></highlight><highlight><italic>c</italic></highlight>, provides either an AC signal at its output (if a &ldquo;valid&rdquo; signal appears along the clock signal line <highlight><bold>304</bold></highlight>) or a DC signal at its output (if an &ldquo;invalid&rdquo; signal appears along the clock signal line <highlight><bold>304</bold></highlight>). </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The AC/DC detector circuit <highlight><bold>309</bold></highlight> enables the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> (so that they are active) if an AC signal is detected at the hysteresis comparator <highlight><bold>308</bold></highlight> output. The AC/DC detector circuit <highlight><bold>309</bold></highlight> disables the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> (so that they are inactive) if an DC signal is detected at the hysteresis comparator <highlight><bold>308</bold></highlight> output. As such, signal transitions at the non hystersis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> are effectively &ldquo;gated&rdquo; by the type of signal (AC or DC) that appears at the hysteresis comparator <highlight><bold>308</bold></highlight> output. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> That is, the receiver <highlight><bold>300</bold></highlight> propagates input signals received with sufficient strength (to trigger transitions at the hysteresis comparator output) and ignores input signals received with insufficient strength (to trigger transitions at the hysteresis comparator output). Input signals having sufficient strength may be referred to as &ldquo;valid&rdquo; signals and input signals having insufficient strength maybe referred to as &ldquo;invalid&rdquo;. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> In an alternate embodiment, the hysteresis comparator <highlight><bold>308</bold></highlight> is coupled in parallel to the data signal line <highlight><bold>303</bold></highlight> (rather than the clock signal line <highlight><bold>304</bold></highlight>) so that the signal detect circuit <highlight><bold>307</bold></highlight> effectively &ldquo;checks&rdquo; the signal strength of the data signal rather than the clock signal. In another alternate embodiment, both the data signal line <highlight><bold>303</bold></highlight> and the clock signal line <highlight><bold>304</bold></highlight> may be &ldquo;checked&rdquo; for a signal by a hysteresis comparator. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> For example, a second hysteresis comparator may be added to the embodiment <highlight><bold>300</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3</cross-reference> that is coupled in parallel to the data signal line <highlight><bold>303</bold></highlight> so that the signal strength of the data signal can also be detected. The signal detect circuit <highlight><bold>307</bold></highlight> may then be designed to: 1) activate the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> if both hysteresis comparator outputs provide an AC signal; and, 2) inactivate the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> if either of the hysteresis comparator outputs provide a DC signal. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows an embodiment of a design that may be used to implement the AC/DC detector <highlight><bold>409</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows waveforms that correspond to various nodes within the AC/DC detector embodiment <highlight><bold>409</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> and will be used to explain its operation. Referring to <cross-reference target="DRAWINGS">FIGS. 3, 4</cross-reference> and <highlight><bold>5</bold></highlight>, note that the clock signal line <highlight><bold>403</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> may be viewed as corresponding to the clock signal line <highlight><bold>303</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. As such, clock waveform <highlight><bold>503</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> corresponds to an exemplary waveform that may appear on signal lines <highlight><bold>303</bold></highlight>, <highlight><bold>403</bold></highlight>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Furthermore, hysteresis comparator <highlight><bold>408</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> may be viewed as corresponding to hysteresis comparator <highlight><bold>308</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The V<highlight><subscript>OUT </subscript></highlight>waveform <highlight><bold>515</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> may therefore be viewed as corresponding to a signal that appears on the hysteresis comparator output node <highlight><bold>415</bold></highlight> (i.e., the hysteresis comparator <highlight><bold>408</bold></highlight> output waveform) in response to the clock waveform <highlight><bold>503</bold></highlight>. Note that the V<highlight><subscript>OUT </subscript></highlight>waveform <highlight><bold>515</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is an AC waveform between times T<highlight><bold>1</bold></highlight> and T<highlight><bold>5</bold></highlight> (which is synonomous with the existence of a signal on the clock signal line <highlight><bold>403</bold></highlight>); and that, the V<highlight><subscript>OUT </subscript></highlight>waveform <highlight><bold>515</bold></highlight> is a DC signal after time T<highlight><bold>5</bold></highlight> (which is synonomous with the absence of a signal on the clock signal line <highlight><bold>403</bold></highlight>). </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> In the embodiment of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the hysteresis comparator output <highlight><bold>415</bold></highlight> is coupled to the clock input of D flip flop <highlight><bold>411</bold></highlight>. The D input of the flip flop <highlight><bold>411</bold></highlight> is coupled to a logic value of &ldquo;1&rdquo;. As such, for each rising edge of the hysteresis comparator output waveform <highlight><bold>515</bold></highlight> (or falling edge, depending on the design of the flip flop <highlight><bold>411</bold></highlight>), a &ldquo;1&rdquo; is registered at the output node <highlight><bold>416</bold></highlight> of the flip flop. As such, a design point perspective of the AC/DC detector <highlight><bold>409</bold></highlight> embodiment of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> corresponds to the presence of a flip flop clocking signal if a signal appears on clock line <highlight><bold>403</bold></highlight>. If no signal appears on clock line <highlight><bold>403</bold></highlight>, the flip flop clocking signal disappears. The hysteresis comparator output waveform <highlight><bold>515</bold></highlight> observed in <cross-reference target="DRAWINGS">FIG. 5</cross-reference> corresponds to this description. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> According to the operation observed in <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference>, the D flip flop <highlight><bold>411</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is &ldquo;clocked&rdquo; by the hysteresis comparator <highlight><bold>408</bold></highlight> when a signal appears in the clock waveform <highlight><bold>503</bold></highlight>. The flip flop <highlight><bold>411</bold></highlight> has its output node <highlight><bold>416</bold></highlight> coupled to its reset input <highlight><bold>417</bold></highlight> in a feedback arrangement through a delay unit <highlight><bold>412</bold></highlight>. As described in more detail, this arrangement corresponds to a &ldquo;one shot&rdquo; circuit <highlight><bold>450</bold></highlight> that emits an output pulse for every rising edge provided by the hysteresis comparator <highlight><bold>408</bold></highlight>. The output pulses &ldquo;disappear&rdquo; if a DC signal is provided by the hysteresis comparator <highlight><bold>408</bold></highlight> (because the hysteresis comparator <highlight><bold>408</bold></highlight> will have stopped providing rising edges). </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Thus, in a sense, if a first AC signal is provided by the hysteresis comparator <highlight><bold>408</bold></highlight> a second AC signal is provided by the one shot circuit <highlight><bold>450</bold></highlight>; and, if a first DC signal is provided by the hysteresis comparator <highlight><bold>408</bold></highlight>, a second DC signal is provided by the one shot circuit <highlight><bold>450</bold></highlight>. According to the design theory of the AC/DC detector embodiment <highlight><bold>409</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, if an AC signal is provided by the hysteresis comparator <highlight><bold>408</bold></highlight>, the one shot circuit <highlight><bold>450</bold></highlight> output waveform <highlight><bold>516</bold></highlight> has a different pulse width than the hysteresis comparator <highlight><bold>408</bold></highlight> output waveform <highlight><bold>515</bold></highlight>. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> The one shot circuit output <highlight><bold>416</bold></highlight> is coupled to a reset input of a counter <highlight><bold>413</bold></highlight>. Because the one shot circuit <highlight><bold>450</bold></highlight> output waveform <highlight><bold>516</bold></highlight> provides a pulse stream during the presence of an AC signal at the hysteresis comparator output <highlight><bold>415</bold></highlight>, the state of the counter <highlight><bold>413</bold></highlight> changes back and forth between a region of time when it &ldquo;counts up&rdquo; and a region of time when it is reset. As a result, if an AC signal is provided by the hysteresis comparator <highlight><bold>408</bold></highlight>, the counter <highlight><bold>413</bold></highlight> is unable to reach a substantial count value because it is constantly being reset. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> Waveform <highlight><bold>518</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> corresponds to the count value reached by the counter <highlight><bold>413</bold></highlight>. Note that the counter &ldquo;counts up&rdquo; (e.g., between times T<highlight><bold>2</bold></highlight> and T<highlight><bold>3</bold></highlight>) when the one shot circuit output waveform <highlight><bold>516</bold></highlight> is a logic low (because the counter <highlight><bold>413</bold></highlight> is not held in a reset state). However, the counter value <highlight><bold>518</bold></highlight> is reset (e.g., at time T<highlight><bold>3</bold></highlight> to a value of &ldquo;0&rdquo; when the one shot circuit output waveform <highlight><bold>516</bold></highlight> is a logic high. As a result, over time, the counter <highlight><bold>413</bold></highlight> count value <highlight><bold>518</bold></highlight> resembles a sawtooth waveform because the count value <highlight><bold>518</bold></highlight> is repeatedly reset (after being allowed to ramp up for only a limited amount of time). </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The counter <highlight><bold>413</bold></highlight> count value <highlight><bold>510</bold></highlight> is fed to a comparator <highlight><bold>414</bold></highlight> that compares the count value <highlight><bold>510</bold></highlight> against a value of &ldquo;X&rdquo;. Referring to <cross-reference target="DRAWINGS">FIGS. 3 and 4</cross-reference>, if the count value <highlight><bold>510</bold></highlight> rises above a value of X, the comparator output <highlight><bold>414</bold></highlight> is configured to &ldquo;deactivate&rdquo; the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight>; and, as long as the count value <highlight><bold>510</bold></highlight> resides beneath a value of X, the comparator output <highlight><bold>414</bold></highlight> is configured to &ldquo;activate&rdquo; the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight>. Thus, as seen in the embodiments of <cross-reference target="DRAWINGS">FIGS. 3, 4</cross-reference> and <highlight><bold>5</bold></highlight>, the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> are &ldquo;activated&rdquo; when the AC/DC detector <highlight><bold>309</bold></highlight>, <highlight><bold>409</bold></highlight> output <highlight><bold>310</bold></highlight>, <highlight><bold>410</bold></highlight>, <highlight><bold>510</bold></highlight> is a logic low; and, the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight> are &ldquo;deactivated&rdquo; when the AC/DC detector <highlight><bold>309</bold></highlight>, <highlight><bold>409</bold></highlight> output <highlight><bold>310</bold></highlight>, <highlight><bold>410</bold></highlight>, <highlight><bold>510</bold></highlight> is a logic high. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> According to the design theory of the AC/DC detector embodiment <highlight><bold>409</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, during the presence of an AC signal at the hysteresis comparator output <highlight><bold>415</bold></highlight>, the repeated resetting of the counter <highlight><bold>413</bold></highlight> (as described above) prevents the conter&apos;s count value <highlight><bold>510</bold></highlight> from reaching a value of &ldquo;X&rdquo;. As such, the AC/DC detector output <highlight><bold>410</bold></highlight>, <highlight><bold>510</bold></highlight> &ldquo;activates&rdquo; the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight>. During the presence of a DC signal at the hysteresis comparator output <highlight><bold>415</bold></highlight>, the repeated resetting of the counter <highlight><bold>413</bold></highlight> stops; and, as a result, the count value <highlight><bold>518</bold></highlight> is able to reach and surpass a value of &ldquo;X&rdquo; (e.g., at time T<highlight><bold>6</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>). In response, the comparator <highlight><bold>414</bold></highlight> &ldquo;deactivates&rdquo; the non hysteresis comparator outputs <highlight><bold>305</bold></highlight>, <highlight><bold>306</bold></highlight>. Note that after count <highlight><bold>518</bold></highlight> reaches the threshold to trigger enable signal <highlight><bold>510</bold></highlight>, the appearance of a valid clock <highlight><bold>503</bold></highlight> anytime thereafter will reset the count <highlight><bold>518</bold></highlight> and enable signal <highlight><bold>510</bold></highlight> (e.g., as observed at time T<highlight><bold>1</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>). </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Thus, referring back to <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, if a signal appears on clock signal line <highlight><bold>303</bold></highlight>, the data and clocks signals are forwarded for further processing by the non hysteresis comparators. If a signal does not appear on clock signal line <highlight><bold>303</bold></highlight>, no signals are forwarded for further processing. The following discussion describes in more detail the operation of the one shot circuit <highlight><bold>450</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Upon a first rising edge <highlight><bold>520</bold></highlight> of an AC signal from the hysteresis comparator output signal <highlight><bold>515</bold></highlight>, a &ldquo;1&rdquo; is registered at the output <highlight><bold>416</bold></highlight> of the D flip flop <highlight><bold>411</bold></highlight> (as observed in the flip flop output waveform (&ldquo;Q&rdquo;) <highlight><bold>516</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>). A second &ldquo;1&rdquo; is also registered upon a second rising edge <highlight><bold>521</bold></highlight>. Note that the flip flop output Q <highlight><bold>416</bold></highlight> is coupled to the input of a delay unit <highlight><bold>412</bold></highlight> that provides a delayed version of the flip flop output signal waveform <highlight><bold>516</bold></highlight>. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> The output of the delay unit <highlight><bold>412</bold></highlight> is coupled to the reset input RST1 <highlight><bold>417</bold></highlight> of the flip flop <highlight><bold>411</bold></highlight>. As such, as seen in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the waveform at the flip flop reset input RST1 <highlight><bold>517</bold></highlight> corresponds to the flip flop output Q <highlight><bold>516</bold></highlight> waveform being delayed by an amount of time &Dgr;T. In the embodiment of <cross-reference target="DRAWINGS">FIGS. 4 and 5</cross-reference>, the flip flop <highlight><bold>411</bold></highlight> is reset whenever the reset input RST1 <highlight><bold>517</bold></highlight> is a logic high. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> As such, a &ldquo;1&rdquo; is re-registered at the flip flop output Q <highlight><bold>416</bold></highlight> on the next rising edge of the hysteresis comparator output waveform <highlight><bold>515</bold></highlight> (e.g., at time T<highlight><bold>3</bold></highlight> as observed in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>). Then the reset input RST1 <highlight><bold>517</bold></highlight> falls to a logic low after an amount of time &Dgr;T. The process then repeats. The value X used by comparator <highlight><bold>414</bold></highlight> as a threshold may then be tailored in light of the amount of time the counter <highlight><bold>413</bold></highlight> is allowed to count in between resets (and the frequency of clock CLKA for the counter <highlight><bold>413</bold></highlight>). </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> It is important to point out that other AC/DC detector circuit embodiments, besides the particular AC/DC detector embodiment <highlight><bold>409</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, may be implemented within the general approach observed in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. Furthermore, as discussed, the output of other types of signal reception circuits (i.e., besides non hysteresis comparators <highlight><bold>301</bold></highlight>, <highlight><bold>302</bold></highlight> such as input buffers, line termination units, etc.) may be &ldquo;activated&rdquo; or &ldquo;deactivated&rdquo; in accordance with the output of a parallel signal detection circuit <highlight><bold>307</bold></highlight>. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> Note also that embodiments of the present description may be implemented not only within a semiconductor chip but also within machine readable media. For example, the designs discussed above may be stored upon and/or embedded within machine readable media associated with a design tool used for designing semiconductor devices. Examples include a netlist formatted in the VHSIC Hardware Description Language (VHDL) language, Verilog language or SPICE language. Some netlist examples include: a behaviorial level netlist, a register transfer level (RTL) netlist, a gate level netlist and a transistor level netlist. Machine readable media also include media having layout information such as a GDS-II file. Furthermore, netlist files or other machine readable media for semiconductor chip design may be used in a simulation environment to perform the methods of the teachings described above. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Thus, it is also to be understood that embodiments of this invention may be used as or to support a software program executed upon some form of processing core (such as the CPU of a computer) or otherwise implemented or realized upon or within a machine readable medium. A machine readable medium includes any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer). For example, a machine readable medium includes read only memory (ROM); random access memory (RAM); magnetic disk storage media; optical storage media; flash memory devices; electrical, optical, acoustical or other form of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.); etc. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. An apparatus, comprising: 
<claim-text>a) a signal line that propagates a signal; </claim-text>
<claim-text>b) a hysteresis comparator having an input coupled to said signal line; </claim-text>
<claim-text>c) an AC/DC detector circuit having an input coupled an output of said hysteresis comparator, said AC/DC detector having an output that indicates if an output signal of said hysteresis comparator is an AC signal or a DC signal; and </claim-text>
<claim-text>d) a signal reception unit having a first input coupled to said signal line, said signal reception unit having a second input coupled to said AC/DC detector circuit output that controls whether said signal reception unit is activated or deactivated, said signal reception unit activated if said hysteresis comparator output signal is an AC signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said signal line propagates a clock signal. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> further comprising a second signal line that propagates a data signal, said second signal line coupled to a first input of a second signal reception unit, said second signal reception unit having a second input coupled to said AC/DC detector output that controls whether said second signal reception unit is activated or deactivated, said signal reception unit activated if said hysteresis comparator output signal is an AC signal. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said signal line propagates a data signal. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said signal line is a component within a source synchronous interface. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein said source synchronous interface is an LVDS interface. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein said source synchronous interface is an SGMII interface. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said AC/DC detector circuit further comprises a one shot circuit having an output that provides a pulse stream if a said AC signal exists upon said hysteresis comparator output, said one shot circuit output coupled to a reset input of a counter, said counter having an output coupled to an input of a comparator, said comparator having an output that deactivates said signal reception unit if said counter reaches a first value. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said signal reception unit is a non hysteresis comparator. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A method, comprising: 
<claim-text>a) directing a signal through a hysteresis comparator; </claim-text>
<claim-text>b) determining if an output signal of said hysteresis comparator, in response to said signal, is an AC signal or a DC signal; and </claim-text>
<claim-text>c) deactivating a signal reception unit that receives said signal if said hysteresis comparator output signal corresponds to a DC signal, or, activating said signal reception unit if said hysteresis comparator output signal corresponds to an AC signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein said signal further comprises a clock signal. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference> further comprising deactivating a second signal reception unit that receives a data signal if said hysteresis comparator output signal corresponds to a DC signal, or, activating said second signal reception unit if said hysteresis comparator output signal corresponds to an AC signal </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein said signal is a data signal. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein said signal is a component of a source synchronous interface. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein said source synchronous interface is an LVDS interface. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> wherein said source synchronous interface is an SGMII interface. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. An apparatus, comprising: 
<claim-text>a) a transmitter that transmits a signal; </claim-text>
<claim-text>b) a receiver that receives said signal, said receiver comprising: 
<claim-text>1. a signal line that propagates said signal; </claim-text>
<claim-text>2. a hysteresis comparator having an input coupled to said signal line; </claim-text>
<claim-text>3. an AC/DC detector circuit having an input coupled an output of said hysteresis comparator, said AC/DC detector having an output that indicates if an output signal of said hysteresis comparator is an AC signal or a DC signal; and </claim-text>
<claim-text>4. a signal reception unit having a first input coupled to said signal line, said signal reception unit having a second input coupled to said AC/DC detector circuit output that controls whether said signal reception unit is activated or deactivated, said signal reception unit activated if said hysteresis comparator output signal is an AC signal. </claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein said signal line propagates a clock signal. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 18</dependent-claim-reference> further comprising a second signal line that propagates a data signal, said second signal line coupled to a first input of a second signal reception unit, said second signal reception unit having a second input coupled to said AC/DC detector output that controls whether said second signal reception unit is activated or deactivated, said signal reception unit activated if said hysteresis comparator output signal is an AC signal. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein said signal line propagates a data signal. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein said signal line is a component within a source synchronous interface. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference> wherein said source synchronous interface is an LVDS interface. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00022">claim 21</dependent-claim-reference> wherein said source synchronous interface is an SGMII interface. </claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein said AC/DC detector circuit further comprises a one shot circuit having an output that provides a pulse stream if a said AC signal exists upon said hysteresis comparator output, said one shot circuit output coupled to a reset input of a counter, said counter having an output coupled to an input of a comparator, said comparator having an output that deactivates said signal reception unit if said counter reaches a first value. </claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 17</dependent-claim-reference> wherein said signal reception unit is a non hysteresis comparator.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001643A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001643A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001643A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001643A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001643A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001643A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
