Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_computer_behav xil_defaultlib.tb_computer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'address' [C:/Vivado_Projects/processor_try2/processor_try2.srcs/sources_1/imports/sources_1/imports/NandtoTetris_verilog/Computer.v:17]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'pc' [C:/Vivado_Projects/processor_try2/processor_try2.srcs/sources_1/imports/sources_1/imports/NandtoTetris_verilog/Computer.v:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/processor_try2/processor_try2.srcs/sources_1/imports/sources_1/imports/NandtoTetris_verilog/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Vivado_Projects/processor_try2/processor_try2.srcs/sources_1/imports/sources_1/imports/NandtoTetris_verilog/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM32K
Compiling module xil_defaultlib.Nand
Compiling module xil_defaultlib.Not
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.Or
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Mux16
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.Bit
Compiling module xil_defaultlib.ARegister
Compiling module xil_defaultlib.DRegister
Compiling module xil_defaultlib.Not16
Compiling module xil_defaultlib.And16
Compiling module xil_defaultlib.Xor
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Add16
Compiling module xil_defaultlib.Or8Way
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Inc16
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.RAM16K
Compiling module xil_defaultlib.Screen
Compiling module xil_defaultlib.ps2_interface
Compiling module xil_defaultlib.Keyboard
Compiling module xil_defaultlib.vga_engine
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Computer
Compiling module xil_defaultlib.tb_computer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_computer_behav
