Analysis & Elaboration report for ARMCPU
Tue Feb 13 21:21:27 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Tue Feb 13 21:21:27 2018           ;
; Quartus Prime Version         ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                 ; ARMCPU                                      ;
; Top-level Entity Name         ; ARMCPU                                      ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; ARMCPU             ; ARMCPU             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Feb 13 21:21:09 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file regfile/regstim.sv
    Info (12023): Found entity 1: regstim File: E:/EE 469/Lab 3/RegFile/regstim.sv Line: 4
    Info (12023): Found entity 2: decodeTest File: E:/EE 469/Lab 3/RegFile/regstim.sv Line: 73
    Info (12023): Found entity 3: MUXtest File: E:/EE 469/Lab 3/RegFile/regstim.sv Line: 102
    Info (12023): Found entity 4: RegTest File: E:/EE 469/Lab 3/RegFile/regstim.sv Line: 140
    Info (12023): Found entity 5: Reg1Test File: E:/EE 469/Lab 3/RegFile/regstim.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file regfile/regfile.sv
    Info (12023): Found entity 1: regfile File: E:/EE 469/Lab 3/RegFile/regfile.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file regfile/reg_array.sv
    Info (12023): Found entity 1: REG_ARRAY File: E:/EE 469/Lab 3/RegFile/REG_ARRAY.sv Line: 2
    Info (12023): Found entity 2: REG_FF File: E:/EE 469/Lab 3/RegFile/REG_ARRAY.sv Line: 22
    Info (12023): Found entity 3: D_FF File: E:/EE 469/Lab 3/RegFile/REG_ARRAY.sv Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file regfile/mux64x32.sv
    Info (12023): Found entity 1: MUX64x32 File: E:/EE 469/Lab 3/RegFile/MUX64x32.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file regfile/decoder.sv
    Info (12023): Found entity 1: DECODER File: E:/EE 469/Lab 3/RegFile/DECODER.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu/subtractor.sv
    Info (12023): Found entity 1: subtractor File: E:/EE 469/Lab 3/ALU/subtractor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu/overflowdetection.sv
    Info (12023): Found entity 1: overflowDetection File: E:/EE 469/Lab 3/ALU/overflowDetection.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu/onebitalu.sv
    Info (12023): Found entity 1: onebitALU File: E:/EE 469/Lab 3/ALU/onebitALU.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu/armalu.sv
    Info (12023): Found entity 1: ARMALU File: E:/EE 469/Lab 3/ALU/ARMALU.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file alu/alustim.sv
    Info (12023): Found entity 1: alustim File: E:/EE 469/Lab 3/ALU/alustim.sv Line: 20
    Info (12023): Found entity 2: subtractor_testbench File: E:/EE 469/Lab 3/ALU/alustim.sv Line: 76
    Info (12023): Found entity 3: onebitALU_testbench File: E:/EE 469/Lab 3/ALU/alustim.sv Line: 109
    Info (12023): Found entity 4: adder_testbench File: E:/EE 469/Lab 3/ALU/alustim.sv Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file alu/adder.sv
    Info (12023): Found entity 1: adder File: E:/EE 469/Lab 3/ALU/adder.sv Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file muxes.sv
    Info (12023): Found entity 1: mux2 File: E:/EE 469/Lab 3/muxes.sv Line: 1
    Info (12023): Found entity 2: muxRegToLoc File: E:/EE 469/Lab 3/muxes.sv Line: 11
    Info (12023): Found entity 3: mux8 File: E:/EE 469/Lab 3/muxes.sv Line: 21
    Info (12023): Found entity 4: muxMemToReg File: E:/EE 469/Lab 3/muxes.sv Line: 37
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: E:/EE 469/Lab 3/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: E:/EE 469/Lab 3/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: E:/EE 469/Lab 3/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: E:/EE 469/Lab 3/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: E:/EE 469/Lab 3/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: E:/EE 469/Lab 3/instructmem.sv Line: 57
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: E:/EE 469/Lab 3/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: E:/EE 469/Lab 3/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file control.sv
    Info (12023): Found entity 1: control File: E:/EE 469/Lab 3/control.sv Line: 1
    Info (12023): Found entity 2: control_testbench File: E:/EE 469/Lab 3/control.sv Line: 170
Info (12021): Found 2 design units, including 2 entities, in source file armcpu.sv
    Info (12023): Found entity 1: ARMCPU File: E:/EE 469/Lab 3/ARMCPU.sv Line: 3
    Info (12023): Found entity 2: ARMCPU_testbench File: E:/EE 469/Lab 3/ARMCPU.sv Line: 117
Info (12021): Found 2 design units, including 2 entities, in source file alucontrol.sv
    Info (12023): Found entity 1: ALUControl File: E:/EE 469/Lab 3/ALUControl.sv Line: 1
    Info (12023): Found entity 2: ALUControl_testbench File: E:/EE 469/Lab 3/ALUControl.sv Line: 26
Warning (10229): Verilog HDL Expression warning at signExtend.sv(8): truncated literal to match 55 bits File: E:/EE 469/Lab 3/signExtend.sv Line: 8
Warning (10229): Verilog HDL Expression warning at signExtend.sv(10): truncated literal to match 38 bits File: E:/EE 469/Lab 3/signExtend.sv Line: 10
Warning (10229): Verilog HDL Expression warning at signExtend.sv(11): truncated literal to match 46 bits File: E:/EE 469/Lab 3/signExtend.sv Line: 11
Info (12021): Found 2 design units, including 2 entities, in source file signextend.sv
    Info (12023): Found entity 1: signExtend File: E:/EE 469/Lab 3/signExtend.sv Line: 1
    Info (12023): Found entity 2: signExtend_testBench File: E:/EE 469/Lab 3/signExtend.sv Line: 17
Info (12127): Elaborating entity "ARMCPU" for the top level hierarchy
Info (12128): Elaborating entity "control" for hierarchy "control:c1" File: E:/EE 469/Lab 3/ARMCPU.sv Line: 48
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:instructions" File: E:/EE 469/Lab 3/ARMCPU.sv Line: 51
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: E:/EE 469/Lab 3/instructmem.sv Line: 24
Error (10170): Verilog HDL syntax error at test05_Blt.arm(50) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: E:/EE 469/Lab 3/test05_Blt.arm Line: 50
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: E:/EE 469/Lab 3/instructmem.sv Line: 43
Error (12152): Can't elaborate user hierarchy "instructmem:instructions" File: E:/EE 469/Lab 3/ARMCPU.sv Line: 51
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 701 megabytes
    Error: Processing ended: Tue Feb 13 21:21:27 2018
    Error: Elapsed time: 00:00:18
    Error: Total CPU time (on all processors): 00:00:32


