Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: MB_INSTRUCTOR.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MB_INSTRUCTOR.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MB_INSTRUCTOR"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : MB_INSTRUCTOR
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "sdp_bram.v" in library work
Compiling verilog file "SB_PLMA_ARITHMETIC.v" in library work
Module <sdp_bram> compiled
Compiling verilog file "SB_MULTIFLIER.v" in library work
Module <SB_PLMA_ARITHMETIC> compiled
Compiling verilog file "SB_DIVIDER.v" in library work
Module <SB_MULTIFLIER> compiled
Compiling verilog file "MB_I2P_FIX_ARRANGER.v" in library work
Module <SB_DIVIDER> compiled
Compiling verilog file "MB_INSTRUCTOR.v" in library work
Module <MB_I2P_FIX_ARRANGER> compiled
Module <MB_INSTRUCTOR> compiled
No errors in compilation
Analysis of file <"MB_INSTRUCTOR.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MB_INSTRUCTOR> in library <work> with parameters.
	DWIDTH_OPND = "00000000000000000000000000100100"
	LEN_OPND = "00000000000000000000001000000000"
	LOG_LEN_OPND = "00000000000000000000000000001001"

Analyzing hierarchy for module <MB_I2P_FIX_ARRANGER> in library <work> with parameters.
	DWIDTH_POSF = "00000000000000000000000000100100"
	DWIDTH_TMP = "00000000000000000000000000100100"
	LEN_POSF = "00000000000000000000001000000000"
	LEN_TMP = "00000000000000000000001000000000"
	LOG_LEN_POSF = "00000000000000000000000000001001"
	LOG_LEN_TMP = "00000000000000000000000000001001"
	PROCESS = "1"
	WAITING = "0"

Analyzing hierarchy for module <sdp_bram> in library <work> with parameters.
	DWIDTH = "00000000000000000000000000100100"
	LEN = "00000000000000000000001000000000"
	LOG_LEN = "00000000000000000000000000001001"

Analyzing hierarchy for module <SB_PLMA_ARITHMETIC> in library <work>.

Analyzing hierarchy for module <SB_MULTIFLIER> in library <work>.

Analyzing hierarchy for module <SB_DIVIDER> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MB_INSTRUCTOR>.
	DWIDTH_OPND = 32'sb00000000000000000000000000100100
	LEN_OPND = 32'sb00000000000000000000001000000000
	LOG_LEN_OPND = 32'sb00000000000000000000000000001001
Module <MB_INSTRUCTOR> is correct for synthesis.
 
Analyzing module <MB_I2P_FIX_ARRANGER> in library <work>.
	DWIDTH_POSF = 32'sb00000000000000000000000000100100
	DWIDTH_TMP = 32'sb00000000000000000000000000100100
	LEN_POSF = 32'sb00000000000000000000001000000000
	LEN_TMP = 32'sb00000000000000000000001000000000
	LOG_LEN_POSF = 32'sb00000000000000000000000000001001
	LOG_LEN_TMP = 32'sb00000000000000000000000000001001
	PROCESS = 1'b1
	WAITING = 1'b0
Module <MB_I2P_FIX_ARRANGER> is correct for synthesis.
 
Analyzing module <sdp_bram> in library <work>.
	DWIDTH = 32'sb00000000000000000000000000100100
	LEN = 32'sb00000000000000000000001000000000
	LOG_LEN = 32'sb00000000000000000000000000001001
Module <sdp_bram> is correct for synthesis.
 
    Set property "ram_style = block" for signal <ram>.
Analyzing module <SB_PLMA_ARITHMETIC> in library <work>.
Module <SB_PLMA_ARITHMETIC> is correct for synthesis.
 
Analyzing module <SB_MULTIFLIER> in library <work>.
Module <SB_MULTIFLIER> is correct for synthesis.
 
Analyzing module <SB_DIVIDER> in library <work>.
Module <SB_DIVIDER> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sdp_bram>.
    Related source file is "sdp_bram.v".
    Found 512x36-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 36-bit register for signal <doa>.
    Found 36-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred  72 D-type flip-flop(s).
Unit <sdp_bram> synthesized.


Synthesizing Unit <SB_PLMA_ARITHMETIC>.
    Related source file is "SB_PLMA_ARITHMETIC.v".
    Found 32-bit register for signal <result>.
    Found 1-bit register for signal <overflow>.
    Found 24-bit adder for signal <$add0000> created at line 53.
    Found 47-bit adder for signal <$add0001> created at line 56.
    Found 47-bit adder for signal <$add0002> created at line 60.
    Found 8-bit adder for signal <$add0003> created at line 65.
    Found 8-bit subtractor for signal <$sub0000> created at line 47.
    Found 9-bit subtractor for signal <$sub0001> created at line 47.
    Found 8-bit subtractor for signal <$sub0002> created at line 88.
    Found 24-bit register for signal <a_tmp>.
    Found 6-bit comparator lessequal for signal <a_tmp_23$cmp_le0000> created at line 33.
    Found 47-bit register for signal <b_tmp>.
    Found 9-bit comparator lessequal for signal <b_tmp_22$cmp_le0000> created at line 47.
    Found 6-bit comparator greatequal for signal <b_tmp_45$cmp_ge0000> created at line 85.
    Found 9-bit comparator greater for signal <b_tmp_45$cmp_gt0000> created at line 47.
    Found 1-bit xor2 for signal <b_tmp_45$xor0000> created at line 63.
    Found 6-bit comparator greatequal for signal <b_tmp_46$cmp_ge0000> created at line 46.
    Found 23-bit comparator greatequal for signal <b_tmp_46$cmp_ge0001> created at line 75.
    Found 6-bit comparator lessequal for signal <b_tmp_46$cmp_le0000> created at line 46.
    Found 23-bit comparator lessequal for signal <b_tmp_46$cmp_le0001> created at line 79.
    Found 6-bit comparator less for signal <result_22$cmp_lt0000> created at line 85.
    Found 1-bit register for signal <same_exp>.
    Found 8-bit comparator equal for signal <same_exp$cmp_eq0001> created at line 44.
    Summary:
	inferred 105 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <SB_PLMA_ARITHMETIC> synthesized.


Synthesizing Unit <SB_MULTIFLIER>.
    Related source file is "SB_MULTIFLIER.v".
    Found 32-bit register for signal <result>.
    Found 1-bit register for signal <overflow>.
    Found 8-bit subtractor for signal <$sub0000> created at line 46.
    Found 8-bit adder carry out for signal <AUX_1$addsub0001> created at line 40.
    Found 6-bit comparator less for signal <result_22$cmp_lt0000> created at line 43.
    Found 1-bit xor2 for signal <result_31$xor0000> created at line 41.
    Found 46-bit register for signal <tmp>.
    Found 6-bit comparator greatequal for signal <tmp$cmp_ge0000> created at line 43.
    Found 6-bit comparator lessequal for signal <tmp$cmp_le0001> created at line 31.
    Found 23x23-bit multiplier for signal <tmp$mult0000> created at line 37.
    Found 46-bit 8-to-1 multiplexer for signal <tmp$mux0000>.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   3 Comparator(s).
	inferred  46 Multiplexer(s).
Unit <SB_MULTIFLIER> synthesized.


Synthesizing Unit <SB_DIVIDER>.
    Related source file is "SB_DIVIDER.v".
    Found 32-bit register for signal <result>.
    Found 1-bit register for signal <overflow>.
    Found 1-bit register for signal <dv_by_zero>.
    Found 9-bit adder for signal <AUX_5$addsub0000> created at line 55.
    Found 47-bit register for signal <b_tmp>.
    Found 10-bit subtractor for signal <overflow$sub0000> created at line 55.
    Found 47-bit comparator greatequal for signal <result_28$cmp_ge0000> created at line 44.
    Found 6-bit comparator greatequal for signal <result_28$cmp_ge0001> created at line 43.
    Found 6-bit comparator lessequal for signal <result_28$cmp_le0000> created at line 43.
    Found 1-bit xor2 for signal <result_31$xor0000> created at line 56.
    Found 47-bit register for signal <tmp>.
    Found 47-bit subtractor for signal <tmp$addsub0000> created at line 45.
    Found 6-bit comparator greater for signal <tmp$cmp_gt0000> created at line 43.
    Found 6-bit comparator lessequal for signal <tmp$cmp_le0000> created at line 33.
    Found 47-bit comparator less for signal <tmp$cmp_lt0000> created at line 44.
    Found 6-bit comparator less for signal <tmp$cmp_lt0001> created at line 43.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <SB_DIVIDER> synthesized.


Synthesizing Unit <MB_I2P_FIX_ARRANGER>.
    Related source file is "MB_I2P_FIX_ARRANGER.v".
WARNING:Xst:646 - Signal <do_tmp_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_posf_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <en_posf_a> equivalent to <en_inf> has been removed
    Register <en_tmp_a> equivalent to <en_inf> has been removed
    Register <en_tmp_b> equivalent to <en_inf> has been removed
    Register <we_posf_a> equivalent to <en_inf> has been removed
    Found 9-bit register for signal <top_addr_posf_a>.
    Found 1-bit register for signal <en_inf>.
    Found 1-bit register for signal <finish>.
    Found 9-bit up counter for signal <addr_inf>.
    Found 3-bit comparator lessequal for signal <addr_inf$cmp_le0000> created at line 110.
    Found 9-bit adder for signal <addr_inf$mux0000>.
    Found 9-bit up counter for signal <addr_posf_a>.
    Found 9-bit adder for signal <addr_posf_a$add0000> created at line 96.
    Found 9-bit comparator greater for signal <addr_posf_a$cmp_gt0000> created at line 89.
    Found 3-bit comparator greater for signal <addr_posf_a$cmp_gt0001> created at line 110.
    Found 9-bit register for signal <addr_tmp_a>.
    Found 9-bit addsub for signal <addr_tmp_a$share0000>.
    Found 36-bit register for signal <dl_posf_a>.
    Found 36-bit 4-to-1 multiplexer for signal <dl_posf_a$mux0000>.
    Found 36-bit register for signal <dl_tmp_a>.
    Found 9-bit comparator lessequal for signal <finish$cmp_le0000> created at line 89.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <we_tmp_a>.
    Summary:
	inferred   2 Counter(s).
	inferred  94 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <MB_I2P_FIX_ARRANGER> synthesized.


Synthesizing Unit <MB_INSTRUCTOR>.
    Related source file is "MB_INSTRUCTOR.v".
WARNING:Xst:646 - Signal <do_tmp_b<35:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <do_tmp_a> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <en_tmp_b> equivalent to <en_tmp_a> has been removed
    Found 1-bit register for signal <finish>.
    Found 32-bit register for signal <result>.
    Found 1-bit register for signal <syntax_error>.
    Found 32-bit register for signal <a>.
    Found 9-bit comparator greater for signal <a$cmp_gt0000> created at line 108.
    Found 8-bit comparator less for signal <a$cmp_lt0000> created at line 141.
    Found 9-bit register for signal <addr_posf>.
    Found 9-bit adder for signal <addr_posf$share0000>.
    Found 9-bit register for signal <addr_tmp_a>.
    Found 9-bit addsub for signal <addr_tmp_a$mux0000>.
    Found 32-bit register for signal <b>.
    Found 6-bit register for signal <cnt>.
    Found 6-bit adder for signal <cnt$addsub0000> created at line 157.
    Found 6-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 156.
    Found 9-bit comparator lessequal for signal <cnt$cmp_le0001> created at line 108.
    Found 6-bit comparator lessequal for signal <cnt$cmp_le0002> created at line 156.
    Found 36-bit register for signal <dl_tmp_a>.
    Found 36-bit 4-to-1 multiplexer for signal <dl_tmp_a$mux0000>.
    Found 1-bit register for signal <en_tmp_a>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <we_tmp_a>.
    Summary:
	inferred 161 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <MB_INSTRUCTOR> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 512x36-bit dual-port RAM                              : 3
# Multipliers                                          : 1
 23x23-bit multiplier                                  : 1
# Adders/Subtractors                                   : 20
 10-bit subtractor                                     : 1
 24-bit adder                                          : 1
 47-bit adder                                          : 2
 47-bit subtractor                                     : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 5
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 2
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 232
 1-bit register                                        : 213
 32-bit register                                       : 2
 36-bit register                                       : 9
 46-bit register                                       : 1
 47-bit register                                       : 2
 6-bit register                                        : 1
 9-bit register                                        : 4
# Comparators                                          : 29
 23-bit comparator greatequal                          : 1
 23-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 47-bit comparator greatequal                          : 1
 47-bit comparator less                                : 1
 6-bit comparator greatequal                           : 5
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 3
 6-bit comparator lessequal                            : 6
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 3
 36-bit 4-to-1 multiplexer                             : 2
 46-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dob_32> of sequential type is unconnected in block <OPND_TEMP_bram>.
WARNING:Xst:2677 - Node <dob_33> of sequential type is unconnected in block <OPND_TEMP_bram>.
WARNING:Xst:2677 - Node <dob_34> of sequential type is unconnected in block <OPND_TEMP_bram>.
WARNING:Xst:2677 - Node <dob_35> of sequential type is unconnected in block <OPND_TEMP_bram>.

Synthesizing (advanced) Unit <MB_INSTRUCTOR>.
INFO:Xst:3226 - The RAM <OPND_TEMP_bram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <OPND_TEMP_bram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK_1MHz>      | fall     |
    |     weA            | connected to signal <OPND_TEMP_bram/wea_0> | high     |
    |     addrA          | connected to signal <addr_tmp_a>    |          |
    |     diA            | connected to signal <dl_tmp_a>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_1MHz>      | fall     |
    |     enB            | connected to signal <en_tmp_a>      | high     |
    |     addrB          | connected to signal <addr_tmp_a>    |          |
    |     doB            | connected to signal <do_tmp_b>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <arranger/POSFFIX_bram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <arranger/POSFFIX_bram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK_1MHz>      | fall     |
    |     weA            | connected to signal <arranger/POSFFIX_bram/wea_0> | high     |
    |     addrA          | connected to signal <arranger/addr_posf_a> |          |
    |     diA            | connected to signal <arranger/dl_posf_a> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_1MHz>      | fall     |
    |     enB            | connected to signal <VCC>           | high     |
    |     addrB          | connected to signal <addr_posf>     |          |
    |     doB            | connected to signal <do_posf>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <arranger/ITP_TEMP_bram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <arranger/ITP_TEMP_bram/dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK_1MHz>      | fall     |
    |     weA            | connected to signal <arranger/ITP_TEMP_bram/wea_0> | high     |
    |     addrA          | connected to signal <arranger/addr_tmp_a> |          |
    |     diA            | connected to signal <arranger/dl_tmp_a> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 36-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_1MHz>      | fall     |
    |     enB            | connected to signal <arranger/POSFFIX_bram/wea_0> | high     |
    |     addrB          | connected to signal <arranger/addr_tmp_a> |          |
    |     doB            | connected to signal <arranger/do_tmp_b> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MB_INSTRUCTOR> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 512x36-bit dual-port block RAM                        : 3
# Multipliers                                          : 1
 23x23-bit multiplier                                  : 1
# Adders/Subtractors                                   : 20
 24-bit adder                                          : 1
 47-bit adder                                          : 2
 47-bit subtractor                                     : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 5
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 3
# Counters                                             : 2
 9-bit up counter                                      : 2
# Registers                                            : 567
 Flip-Flops                                            : 567
# Comparators                                          : 29
 23-bit comparator greatequal                          : 1
 23-bit comparator lessequal                           : 1
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 47-bit comparator greatequal                          : 1
 47-bit comparator less                                : 1
 6-bit comparator greatequal                           : 5
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 3
 6-bit comparator lessequal                            : 6
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 3
# Multiplexers                                         : 3
 36-bit 4-to-1 multiplexer                             : 2
 46-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MB_INSTRUCTOR> ...
WARNING:Xst:1710 - FF/Latch <dl_tmp_a_32> (without init value) has a constant value of 0 in block <MB_INSTRUCTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit MB_INSTRUCTOR Conflict on KEEP property on signal N0 and dl_tmp_a<32> dl_tmp_a<32> signal will be lost.
WARNING:Xst:1710 - FF/Latch <dl_tmp_a_32> (without init value) has a constant value of 0 in block <MB_INSTRUCTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit MB_INSTRUCTOR Conflict on KEEP property on signal N0 and dl_tmp_a<32> dl_tmp_a<32> signal will be lost.
WARNING:Xst:1710 - FF/Latch <dl_tmp_a_32> (without init value) has a constant value of 0 in block <MB_INSTRUCTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit MB_INSTRUCTOR Conflict on KEEP property on signal N0 and dl_tmp_a<32> dl_tmp_a<32> signal will be lost.
WARNING:Xst:1710 - FF/Latch <dl_tmp_a_32> (without init value) has a constant value of 0 in block <MB_INSTRUCTOR>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit MB_INSTRUCTOR Conflict on KEEP property on signal N0 and dl_tmp_a<32> dl_tmp_a<32> signal will be lost.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MB_INSTRUCTOR, actual ratio is 45.
FlipFlop cnt_0 has been replicated 1 time(s)
FlipFlop cnt_1 has been replicated 1 time(s)
FlipFlop cnt_2 has been replicated 1 time(s)
FlipFlop cnt_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 588
 Flip-Flops                                            : 588

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MB_INSTRUCTOR.ngr
Top Level Output File Name         : MB_INSTRUCTOR
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 94

Cell Usage :
# BELS                             : 2205
#      GND                         : 4
#      INV                         : 81
#      LUT1                        : 14
#      LUT2                        : 322
#      LUT2_D                      : 5
#      LUT3                        : 228
#      LUT3_D                      : 13
#      LUT3_L                      : 31
#      LUT4                        : 620
#      LUT4_D                      : 24
#      LUT4_L                      : 125
#      MUXCY                       : 356
#      MUXF5                       : 143
#      VCC                         : 1
#      XORCY                       : 238
# FlipFlops/Latches                : 588
#      FDE                         : 98
#      FDR                         : 49
#      FDRE                        : 431
#      FDRS                        : 8
#      FDRSE                       : 2
# RAMS                             : 3
#      RAMB16                      : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 93
#      IBUF                        : 47
#      OBUF                        : 46
# MULTs                            : 4
#      MULT18X18                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      800  out of   1920    41%  
 Number of Slice Flip Flops:            588  out of   3840    15%  
 Number of 4 input LUTs:               1463  out of   3840    38%  
 Number of IOs:                          94
 Number of bonded IOBs:                  94  out of    141    66%  
 Number of BRAMs:                         3  out of     12    25%  
 Number of MULT18X18s:                    4  out of     12    33%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_1MHz                           | BUFGP                  | 591   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.253ns (Maximum Frequency: 70.161MHz)
   Minimum input arrival time before clock: 12.012ns
   Maximum output required time after clock: 9.078ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_1MHz'
  Clock period: 14.253ns (frequency: 70.161MHz)
  Total number of paths / destination ports: 358976 / 1639
-------------------------------------------------------------------------
Delay:               14.253ns (Levels of Logic = 14)
  Source:            a_22 (FF)
  Destination:       multiflier/tmp_45 (FF)
  Source Clock:      CLK_1MHz rising
  Destination Clock: CLK_1MHz rising

  Data Path: a_22 to multiflier/tmp_45
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.720   1.083  a_22 (a_22)
     MULT18X18:A5->P21     1   4.143   1.140  multiflier/Mmult_tmp_mult0000_submult_2 (multiflier/Mmult_tmp_mult0000_submult_2_21)
     LUT2:I0->O            1   0.551   0.000  multiflier/Mmult_tmp_mult0000_Madd_lut<23> (multiflier/Mmult_tmp_mult0000_Madd_lut<23>)
     MUXCY:S->O            1   0.500   0.000  multiflier/Mmult_tmp_mult0000_Madd_cy<23> (multiflier/Mmult_tmp_mult0000_Madd_cy<23>)
     XORCY:CI->O           1   0.904   0.996  multiflier/Mmult_tmp_mult0000_Madd_xor<24> (multiflier/Mmult_tmp_mult0000_Madd_39)
     LUT2:I1->O            1   0.551   0.000  multiflier/Mmult_tmp_mult0000_Madd1_lut<39> (multiflier/Mmult_tmp_mult0000_Madd1_lut<39>)
     MUXCY:S->O            1   0.500   0.000  multiflier/Mmult_tmp_mult0000_Madd1_cy<39> (multiflier/Mmult_tmp_mult0000_Madd1_cy<39>)
     MUXCY:CI->O           1   0.064   0.000  multiflier/Mmult_tmp_mult0000_Madd1_cy<40> (multiflier/Mmult_tmp_mult0000_Madd1_cy<40>)
     MUXCY:CI->O           1   0.064   0.000  multiflier/Mmult_tmp_mult0000_Madd1_cy<41> (multiflier/Mmult_tmp_mult0000_Madd1_cy<41>)
     MUXCY:CI->O           1   0.064   0.000  multiflier/Mmult_tmp_mult0000_Madd1_cy<42> (multiflier/Mmult_tmp_mult0000_Madd1_cy<42>)
     MUXCY:CI->O           1   0.064   0.000  multiflier/Mmult_tmp_mult0000_Madd1_cy<43> (multiflier/Mmult_tmp_mult0000_Madd1_cy<43>)
     MUXCY:CI->O           0   0.064   0.000  multiflier/Mmult_tmp_mult0000_Madd1_cy<44> (multiflier/Mmult_tmp_mult0000_Madd1_cy<44>)
     XORCY:CI->O           1   0.904   0.827  multiflier/Mmult_tmp_mult0000_Madd1_xor<45> (multiflier/tmp_mult0000<45>)
     LUT4:I3->O            1   0.551   0.000  multiflier/Mmux_tmp_mux0000_338 (multiflier/Mmux_tmp_mux0000_338)
     MUXF5:I1->O           1   0.360   0.000  multiflier/Mmux_tmp_mux0000_2_f5_37 (multiflier/tmp_mux0000<45>)
     FDR:D                     0.203          multiflier/tmp_45
    ----------------------------------------
    Total                     14.253ns (10.207ns logic, 4.046ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_1MHz'
  Total number of paths / destination ports: 6158 / 479
-------------------------------------------------------------------------
Offset:              12.012ns (Levels of Logic = 17)
  Source:            top_addr_inf<0> (PAD)
  Destination:       arranger/addr_tmp_a_8 (FF)
  Destination Clock: CLK_1MHz rising

  Data Path: top_addr_inf<0> to arranger/addr_tmp_a_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  top_addr_inf_0_IBUF (top_addr_inf_0_IBUF)
     LUT2:I0->O            1   0.551   0.000  arranger/Mcompar_finish_cmp_le0000_lut<0> (arranger/Mcompar_finish_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  arranger/Mcompar_finish_cmp_le0000_cy<0> (arranger/Mcompar_finish_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<1> (arranger/Mcompar_finish_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<2> (arranger/Mcompar_finish_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<3> (arranger/Mcompar_finish_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<4> (arranger/Mcompar_finish_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<5> (arranger/Mcompar_finish_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<6> (arranger/Mcompar_finish_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  arranger/Mcompar_finish_cmp_le0000_cy<7> (arranger/Mcompar_finish_cmp_le0000_cy<7>)
     MUXCY:CI->O          57   0.064   2.022  arranger/Mcompar_finish_cmp_le0000_cy<8> (arranger/finish_cmp_le0000)
     LUT4_D:I3->LO         1   0.551   0.126  arranger/addr_tmp_a_mux0001 (N484)
     LUT4:I3->O            3   0.551   0.933  arranger/Maddsub_addr_tmp_a_share0000_cy<2>11 (arranger/Maddsub_addr_tmp_a_share0000_cy<2>)
     LUT4_D:I3->O          2   0.551   0.903  arranger/Maddsub_addr_tmp_a_share0000_cy<4>11 (arranger/Maddsub_addr_tmp_a_share0000_cy<4>)
     LUT4_D:I3->LO         1   0.551   0.168  arranger/Maddsub_addr_tmp_a_share0000_cy<6>11 (N497)
     LUT3:I2->O            1   0.551   0.827  arranger/addr_tmp_a_mux0000<8>1_SW0 (N317)
     LUT4:I3->O            1   0.551   0.000  arranger/addr_tmp_a_mux0000<8>1 (arranger/addr_tmp_a_mux0000<8>)
     FDRE:D                    0.203          arranger/addr_tmp_a_8
    ----------------------------------------
    Total                     12.012ns (5.893ns logic, 6.119ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_1MHz'
  Total number of paths / destination ports: 48 / 46
-------------------------------------------------------------------------
Offset:              9.078ns (Levels of Logic = 2)
  Source:            adder_subtractor/overflow (FF)
  Destination:       overflow (PAD)
  Source Clock:      CLK_1MHz rising

  Data Path: adder_subtractor/overflow to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.720   1.256  adder_subtractor/overflow (adder_subtractor/overflow)
     LUT3:I0->O            3   0.551   0.907  overflow1 (overflow_OBUF)
     OBUF:I->O                 5.644          overflow_OBUF (overflow)
    ----------------------------------------
    Total                      9.078ns (6.915ns logic, 2.163ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 104.00 secs
Total CPU time to Xst completion: 103.66 secs
 
--> 

Total memory usage is 341132 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    4 (   0 filtered)

