Warning (10268): Verilog HDL information at alu_dec_1.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/Admin/Documents/quartus/adder/13.0/alu_dec_1.v Line: 13
