{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518585573311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518585573311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 21:19:33 2018 " "Processing started: Tue Feb 13 21:19:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518585573311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1518585573311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1518585573312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1518585574315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1518585574315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regstim.sv 5 5 " "Found 5 design units, including 5 entities, in source file regfile/regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "RegFile/regstim.sv" "" { Text "E:/EE 469/Lab 3/RegFile/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587043 ""} { "Info" "ISGN_ENTITY_NAME" "2 decodeTest " "Found entity 2: decodeTest" {  } { { "RegFile/regstim.sv" "" { Text "E:/EE 469/Lab 3/RegFile/regstim.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587043 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUXtest " "Found entity 3: MUXtest" {  } { { "RegFile/regstim.sv" "" { Text "E:/EE 469/Lab 3/RegFile/regstim.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587043 ""} { "Info" "ISGN_ENTITY_NAME" "4 RegTest " "Found entity 4: RegTest" {  } { { "RegFile/regstim.sv" "" { Text "E:/EE 469/Lab 3/RegFile/regstim.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587043 ""} { "Info" "ISGN_ENTITY_NAME" "5 Reg1Test " "Found entity 5: Reg1Test" {  } { { "RegFile/regstim.sv" "" { Text "E:/EE 469/Lab 3/RegFile/regstim.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegFile/regfile.sv" "" { Text "E:/EE 469/Lab 3/RegFile/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/reg_array.sv 3 3 " "Found 3 design units, including 3 entities, in source file regfile/reg_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ARRAY " "Found entity 1: REG_ARRAY" {  } { { "RegFile/REG_ARRAY.sv" "" { Text "E:/EE 469/Lab 3/RegFile/REG_ARRAY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587168 ""} { "Info" "ISGN_ENTITY_NAME" "2 REG_FF " "Found entity 2: REG_FF" {  } { { "RegFile/REG_ARRAY.sv" "" { Text "E:/EE 469/Lab 3/RegFile/REG_ARRAY.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587168 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF " "Found entity 3: D_FF" {  } { { "RegFile/REG_ARRAY.sv" "" { Text "E:/EE 469/Lab 3/RegFile/REG_ARRAY.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/mux64x32.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile/mux64x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX64x32 " "Found entity 1: MUX64x32" {  } { { "RegFile/MUX64x32.sv" "" { Text "E:/EE 469/Lab 3/RegFile/MUX64x32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "RegFile/DECODER.sv" "" { Text "E:/EE 469/Lab 3/RegFile/DECODER.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "ALU/subtractor.sv" "" { Text "E:/EE 469/Lab 3/ALU/subtractor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/overflowdetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/overflowdetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflowDetection " "Found entity 1: overflowDetection" {  } { { "ALU/overflowDetection.sv" "" { Text "E:/EE 469/Lab 3/ALU/overflowDetection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/onebitalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/onebitalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onebitALU " "Found entity 1: onebitALU" {  } { { "ALU/onebitALU.sv" "" { Text "E:/EE 469/Lab 3/ALU/onebitALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/armalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/armalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMALU " "Found entity 1: ARMALU" {  } { { "ALU/ARMALU.sv" "" { Text "E:/EE 469/Lab 3/ALU/ARMALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alustim.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu/alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "ALU/alustim.sv" "" { Text "E:/EE 469/Lab 3/ALU/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587538 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtractor_testbench " "Found entity 2: subtractor_testbench" {  } { { "ALU/alustim.sv" "" { Text "E:/EE 469/Lab 3/ALU/alustim.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587538 ""} { "Info" "ISGN_ENTITY_NAME" "3 onebitALU_testbench " "Found entity 3: onebitALU_testbench" {  } { { "ALU/alustim.sv" "" { Text "E:/EE 469/Lab 3/ALU/alustim.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587538 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_testbench " "Found entity 4: adder_testbench" {  } { { "ALU/alustim.sv" "" { Text "E:/EE 469/Lab 3/ALU/alustim.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "ALU/adder.sv" "" { Text "E:/EE 469/Lab 3/ALU/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 4 4 " "Found 4 design units, including 4 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.sv" "" { Text "E:/EE 469/Lab 3/muxes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587689 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxRegToLoc " "Found entity 2: muxRegToLoc" {  } { { "muxes.sv" "" { Text "E:/EE 469/Lab 3/muxes.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587689 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "muxes.sv" "" { Text "E:/EE 469/Lab 3/muxes.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587689 ""} { "Info" "ISGN_ENTITY_NAME" "4 muxMemToReg " "Found entity 4: muxMemToReg" {  } { { "muxes.sv" "" { Text "E:/EE 469/Lab 3/muxes.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "E:/EE 469/Lab 3/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587772 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "E:/EE 469/Lab 3/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587772 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "E:/EE 469/Lab 3/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587772 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "E:/EE 469/Lab 3/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "E:/EE 469/Lab 3/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587831 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "E:/EE 469/Lab 3/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "E:/EE 469/Lab 3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587878 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "E:/EE 469/Lab 3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 2 2 " "Found 2 design units, including 2 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "E:/EE 469/Lab 3/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587909 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.sv" "" { Text "E:/EE 469/Lab 3/control.sv" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armcpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file armcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMCPU " "Found entity 1: ARMCPU" {  } { { "ARMCPU.sv" "" { Text "E:/EE 469/Lab 3/ARMCPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587939 ""} { "Info" "ISGN_ENTITY_NAME" "2 ARMCPU_testbench " "Found entity 2: ARMCPU_testbench" {  } { { "ARMCPU.sv" "" { Text "E:/EE 469/Lab 3/ARMCPU.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 2 2 " "Found 2 design units, including 2 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "E:/EE 469/Lab 3/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587972 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUControl_testbench " "Found entity 2: ALUControl_testbench" {  } { { "ALUControl.sv" "" { Text "E:/EE 469/Lab 3/ALUControl.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585587972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585587972 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "55 signExtend.sv(8) " "Verilog HDL Expression warning at signExtend.sv(8): truncated literal to match 55 bits" {  } { { "signExtend.sv" "" { Text "E:/EE 469/Lab 3/signExtend.sv" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1518585587990 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "38 signExtend.sv(10) " "Verilog HDL Expression warning at signExtend.sv(10): truncated literal to match 38 bits" {  } { { "signExtend.sv" "" { Text "E:/EE 469/Lab 3/signExtend.sv" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1518585587997 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "46 signExtend.sv(11) " "Verilog HDL Expression warning at signExtend.sv(11): truncated literal to match 46 bits" {  } { { "signExtend.sv" "" { Text "E:/EE 469/Lab 3/signExtend.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1518585587997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.sv" "" { Text "E:/EE 469/Lab 3/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585588035 ""} { "Info" "ISGN_ENTITY_NAME" "2 signExtend_testBench " "Found entity 2: signExtend_testBench" {  } { { "signExtend.sv" "" { Text "E:/EE 469/Lab 3/signExtend.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518585588035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518585588035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMCPU " "Elaborating entity \"ARMCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1518585588499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c1 " "Elaborating entity \"control\" for hierarchy \"control:c1\"" {  } { { "ARMCPU.sv" "c1" { Text "E:/EE 469/Lab 3/ARMCPU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518585588712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:instructions " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:instructions\"" {  } { { "ARMCPU.sv" "instructions" { Text "E:/EE 469/Lab 3/ARMCPU.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518585588797 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "E:/EE 469/Lab 3/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1518585588801 "|ARMCPU|instructmem:instructions"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "./test05_Blt.arm instructmem.sv(42) " "Verilog HDL File I/O error at instructmem.sv(42): can't open Verilog Design File \"./test05_Blt.arm\"" {  } { { "instructmem.sv" "" { Text "E:/EE 469/Lab 3/instructmem.sv" 42 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1518585588811 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "E:/EE 469/Lab 3/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1518585588811 "|ARMCPU|instructmem:instructions"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:instructions " "Can't elaborate user hierarchy \"instructmem:instructions\"" {  } { { "ARMCPU.sv" "instructions" { Text "E:/EE 469/Lab 3/ARMCPU.sv" 51 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1518585588813 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518585589405 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 13 21:19:49 2018 " "Processing ended: Tue Feb 13 21:19:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518585589405 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518585589405 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518585589405 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1518585589405 ""}
