FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NVKM_CLK_NVA3_H__
/* bench 11000.1.0 00e0ff4c6ad8 */
/* bench 11000.1.1 937d2c591049 */
/* bench 11000.1.2 87a5686fbf77 */
/* bench 11000.1.3 8e56426b7529 */
/* bench 11000.1.4 3aad038878de */
/* bench 11000.1.5 cea16319e1c9 */
/* bench 11000.1.6 fc58b0a723d0 */
/* bench 11000.1.7 26c924f243a0 */
/* bench 11000.1.8 3fbd5469497f */
/* bench 11000.1.9 c54e2f1a4bc8 */
struct gt215_clk_info {
	u32 clk;
	u32 pll;
	enum {
		NVA3_HOST_277,
		NVA3_HOST_CLK,
	} host_out;
	u32 fb_delay;
};

int  gt215_pll_info(struct nvkm_clk *, int, u32, u32, struct gt215_clk_info *);
int  gt215_clk_pre(struct nvkm_clk *, unsigned long *flags);
void gt215_clk_post(struct nvkm_clk *, unsigned long *flags);
#endif
