# mypy: ignore-errors
# -*- coding: utf-8 -*-
#
# TARGET arch is: ['-I/opt/rocm/include', '-x', 'c++']
# WORD_SIZE is: 8
# POINTER_SIZE is: 8
# LONGDOUBLE_SIZE is: 16
#
import ctypes, os


class AsDictMixin:
  import sys

  if sys.version_info >= (3, 14):
    _layout_ = "ms"

  @classmethod
  def as_dict(cls, self):
    result = {}
    if not isinstance(self, AsDictMixin):
      # not a structure, assume it's already a python object
      return self
    if not hasattr(cls, "_fields_"):
      return result
    # sys.version_info >= (3, 5)
    # for (field, *_) in cls._fields_:  # noqa
    for field_tuple in cls._fields_:  # noqa
      field = field_tuple[0]
      if field.startswith("PADDING_"):
        continue
      value = getattr(self, field)
      type_ = type(value)
      if hasattr(value, "_length_") and hasattr(value, "_type_"):
        # array
        if not hasattr(type_, "as_dict"):
          value = [v for v in value]
        else:
          type_ = type_._type_
          value = [type_.as_dict(v) for v in value]
      elif hasattr(value, "contents") and hasattr(value, "_type_"):
        # pointer
        try:
          if not hasattr(type_, "as_dict"):
            value = value.contents
          else:
            type_ = type_._type_
            value = type_.as_dict(value.contents)
        except ValueError:
          # nullptr
          value = None
      elif isinstance(value, AsDictMixin):
        # other structure
        value = type_.as_dict(value)
      result[field] = value
    return result


class Structure(ctypes.Structure, AsDictMixin):
  def __init__(self, *args, **kwds):
    # We don't want to use positional arguments fill PADDING_* fields

    args = dict(zip(self.__class__._field_names_(), args))
    args.update(kwds)
    super(Structure, self).__init__(**args)

  @classmethod
  def _field_names_(cls):
    if hasattr(cls, "_fields_"):
      return (f[0] for f in cls._fields_ if not f[0].startswith("PADDING"))
    else:
      return ()

  @classmethod
  def get_type(cls, field):
    for f in cls._fields_:
      if f[0] == field:
        return f[1]
    return None

  @classmethod
  def bind(cls, bound_fields):
    fields = {}
    for name, type_ in cls._fields_:
      if hasattr(type_, "restype"):
        if name in bound_fields:
          if bound_fields[name] is None:
            fields[name] = type_()
          else:
            # use a closure to capture the callback from the loop scope
            fields[name] = type_(
              (lambda callback: lambda *args: callback(*args))(bound_fields[name])
            )
          del bound_fields[name]
        else:
          # default callback implementation (does nothing)
          try:
            default_ = type_(0).restype().value
          except TypeError:
            default_ = None
          fields[name] = type_((lambda default_: lambda *args: default_)(default_))
      else:
        # not a callback function, use default initialization
        if name in bound_fields:
          fields[name] = bound_fields[name]
          del bound_fields[name]
        else:
          fields[name] = type_()
    if len(bound_fields) != 0:
      raise ValueError(
        "Cannot bind the following unknown callback(s) {}.{}".format(
          cls.__name__, bound_fields.keys()
        )
      )
    return cls(**fields)


class Union(ctypes.Union, AsDictMixin):
  pass


HSA_RUNTIME_CORE_INC_SDMA_REGISTERS_H_ = True  # macro
SDMA_OP_COPY = 1  # Variable ctypes.c_uint32
SDMA_OP_FENCE = 5  # Variable ctypes.c_uint32
SDMA_OP_TRAP = 6  # Variable ctypes.c_uint32
SDMA_OP_POLL_REGMEM = 8  # Variable ctypes.c_uint32
SDMA_OP_ATOMIC = 10  # Variable ctypes.c_uint32
SDMA_OP_CONST_FILL = 11  # Variable ctypes.c_uint32
SDMA_OP_TIMESTAMP = 13  # Variable ctypes.c_uint32
SDMA_OP_GCR = 17  # Variable ctypes.c_uint32
SDMA_SUBOP_COPY_LINEAR = 0  # Variable ctypes.c_uint32
SDMA_SUBOP_COPY_LINEAR_RECT = 4  # Variable ctypes.c_uint32
SDMA_SUBOP_TIMESTAMP_GET_GLOBAL = 2  # Variable ctypes.c_uint32
SDMA_SUBOP_USER_GCR = 1  # Variable ctypes.c_uint32
SDMA_ATOMIC_ADD64 = 47  # Variable ctypes.c_uint32


class struct_SDMA_PKT_COPY_LINEAR_TAG(Structure):
  pass


class union_SDMA_PKT_COPY_LINEAR_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("extra_info", ctypes.c_uint32, 16),
]

union_SDMA_PKT_COPY_LINEAR_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_TAG_COUNT_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_1_0._fields_ = [
  ("count", ctypes.c_uint32, 22),
  ("reserved_0", ctypes.c_uint32, 10),
]

union_SDMA_PKT_COPY_LINEAR_TAG_COUNT_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_COUNT_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_COUNT_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_TAG_PARAMETER_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_2_0._fields_ = [
  ("reserved_0", ctypes.c_uint32, 16),
  ("dst_swap", ctypes.c_uint32, 2),
  ("reserved_1", ctypes.c_uint32, 6),
  ("src_swap", ctypes.c_uint32, 2),
  ("reserved_2", ctypes.c_uint32, 6),
]

union_SDMA_PKT_COPY_LINEAR_TAG_PARAMETER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_PARAMETER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_PARAMETER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_3_0._fields_ = [
  ("src_addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_4_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_4_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_4_0._fields_ = [
  ("src_addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_4_0),
  ("DW_4_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_5_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_5_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_5_0._fields_ = [
  ("dst_addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_5_0),
  ("DW_5_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_TAG_6_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_TAG_6_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG_6_0._fields_ = [
  ("dst_addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_TAG_6_0),
  ("DW_6_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_COPY_LINEAR_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_HEADER_UNION),
  ("COUNT_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_COUNT_UNION),
  ("PARAMETER_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_PARAMETER_UNION),
  ("SRC_ADDR_LO_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_LO_UNION),
  ("SRC_ADDR_HI_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_HI_UNION),
  ("DST_ADDR_LO_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_LO_UNION),
  ("DST_ADDR_HI_UNION", union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_HI_UNION),
]

SDMA_PKT_COPY_LINEAR = struct_SDMA_PKT_COPY_LINEAR_TAG


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG(Structure):
  pass


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("reserved", ctypes.c_uint32, 13),
  ("element", ctypes.c_uint32, 3),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_1_0._fields_ = [
  ("src_addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_2_0._fields_ = [
  ("src_addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_1_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_3_0._fields_ = [
  ("src_offset_x", ctypes.c_uint32, 14),
  ("reserved_1", ctypes.c_uint32, 2),
  ("src_offset_y", ctypes.c_uint32, 14),
  ("reserved_2", ctypes.c_uint32, 2),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_1_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_1_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_1_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_2_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_4_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_4_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_4_0._fields_ = [
  ("src_offset_z", ctypes.c_uint32, 11),
  ("reserved_1", ctypes.c_uint32, 2),
  ("src_pitch", ctypes.c_uint32, 19),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_2_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_2_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_2_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_4_0),
  ("DW_4_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_3_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_5_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_5_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_5_0._fields_ = [
  ("src_slice_pitch", ctypes.c_uint32, 28),
  ("reserved_1", ctypes.c_uint32, 4),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_3_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_3_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_3_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_5_0),
  ("DW_5_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_6_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_6_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_6_0._fields_ = [
  ("dst_addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_6_0),
  ("DW_6_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_7_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_7_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_7_0._fields_ = [
  ("dst_addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_7_0),
  ("DW_7_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_1_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_8_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_8_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_8_0._fields_ = [
  ("dst_offset_x", ctypes.c_uint32, 14),
  ("reserved_1", ctypes.c_uint32, 2),
  ("dst_offset_y", ctypes.c_uint32, 14),
  ("reserved_2", ctypes.c_uint32, 2),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_1_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_1_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_1_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_8_0),
  ("DW_8_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_2_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_9_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_9_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_9_0._fields_ = [
  ("dst_offset_z", ctypes.c_uint32, 11),
  ("reserved_1", ctypes.c_uint32, 2),
  ("dst_pitch", ctypes.c_uint32, 19),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_2_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_2_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_2_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_9_0),
  ("DW_9_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_3_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_10_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_10_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_10_0._fields_ = [
  ("dst_slice_pitch", ctypes.c_uint32, 28),
  ("reserved_1", ctypes.c_uint32, 4),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_3_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_3_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_3_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_10_0),
  ("DW_10_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_1_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_11_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_11_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_11_0._fields_ = [
  ("rect_x", ctypes.c_uint32, 14),
  ("reserved_1", ctypes.c_uint32, 2),
  ("rect_y", ctypes.c_uint32, 14),
  ("reserved_2", ctypes.c_uint32, 2),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_1_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_1_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_1_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_11_0),
  ("DW_11_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_2_UNION(Union):
  pass


class struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_12_0(Structure):
  pass


struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_12_0._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_12_0._fields_ = [
  ("rect_z", ctypes.c_uint32, 11),
  ("reserved_1", ctypes.c_uint32, 5),
  ("dst_swap", ctypes.c_uint32, 2),
  ("reserved_2", ctypes.c_uint32, 6),
  ("src_swap", ctypes.c_uint32, 2),
  ("reserved_3", ctypes.c_uint32, 6),
]

union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_2_UNION._pack_ = 1  # source:False
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_2_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_2_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_12_0),
  ("DW_12_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_COPY_LINEAR_RECT_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_COPY_LINEAR_RECT_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_COPY_LINEAR_RECT_TAG_HEADER_UNION),
  ("SRC_ADDR_LO_UNION", union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_LO_UNION),
  ("SRC_ADDR_HI_UNION", union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_HI_UNION),
  (
    "SRC_PARAMETER_1_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_1_UNION,
  ),
  (
    "SRC_PARAMETER_2_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_2_UNION,
  ),
  (
    "SRC_PARAMETER_3_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_3_UNION,
  ),
  ("DST_ADDR_LO_UNION", union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_LO_UNION),
  ("DST_ADDR_HI_UNION", union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_HI_UNION),
  (
    "DST_PARAMETER_1_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_1_UNION,
  ),
  (
    "DST_PARAMETER_2_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_2_UNION,
  ),
  (
    "DST_PARAMETER_3_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_3_UNION,
  ),
  (
    "RECT_PARAMETER_1_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_1_UNION,
  ),
  (
    "RECT_PARAMETER_2_UNION",
    union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_2_UNION,
  ),
]

SDMA_PKT_COPY_LINEAR_RECT = struct_SDMA_PKT_COPY_LINEAR_RECT_TAG


class struct_SDMA_PKT_CONSTANT_FILL_TAG(Structure):
  pass


class union_SDMA_PKT_CONSTANT_FILL_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_CONSTANT_FILL_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_CONSTANT_FILL_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_CONSTANT_FILL_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("sw", ctypes.c_uint32, 2),
  ("reserved_0", ctypes.c_uint32, 12),
  ("fillsize", ctypes.c_uint32, 2),
]

union_SDMA_PKT_CONSTANT_FILL_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_CONSTANT_FILL_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_CONSTANT_FILL_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_CONSTANT_FILL_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_CONSTANT_FILL_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_CONSTANT_FILL_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_CONSTANT_FILL_TAG_1_0._fields_ = [
  ("dst_addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_CONSTANT_FILL_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_CONSTANT_FILL_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_CONSTANT_FILL_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_CONSTANT_FILL_TAG_2_0._fields_ = [
  ("dst_addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_CONSTANT_FILL_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_CONSTANT_FILL_TAG_DATA_UNION(Union):
  pass


class struct_SDMA_PKT_CONSTANT_FILL_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_CONSTANT_FILL_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_CONSTANT_FILL_TAG_3_0._fields_ = [
  ("src_data_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_CONSTANT_FILL_TAG_DATA_UNION._pack_ = 1  # source:False
union_SDMA_PKT_CONSTANT_FILL_TAG_DATA_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_CONSTANT_FILL_TAG_DATA_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_CONSTANT_FILL_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_CONSTANT_FILL_TAG_COUNT_UNION(Union):
  pass


class struct_SDMA_PKT_CONSTANT_FILL_TAG_4_0(Structure):
  pass


struct_SDMA_PKT_CONSTANT_FILL_TAG_4_0._pack_ = 1  # source:False
struct_SDMA_PKT_CONSTANT_FILL_TAG_4_0._fields_ = [
  ("count", ctypes.c_uint32, 22),
  ("reserved_0", ctypes.c_uint32, 10),
]

union_SDMA_PKT_CONSTANT_FILL_TAG_COUNT_UNION._pack_ = 1  # source:False
union_SDMA_PKT_CONSTANT_FILL_TAG_COUNT_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_CONSTANT_FILL_TAG_COUNT_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_CONSTANT_FILL_TAG_4_0),
  ("DW_4_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_CONSTANT_FILL_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_CONSTANT_FILL_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_CONSTANT_FILL_TAG_HEADER_UNION),
  ("DST_ADDR_LO_UNION", union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_LO_UNION),
  ("DST_ADDR_HI_UNION", union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_HI_UNION),
  ("DATA_UNION", union_SDMA_PKT_CONSTANT_FILL_TAG_DATA_UNION),
  ("COUNT_UNION", union_SDMA_PKT_CONSTANT_FILL_TAG_COUNT_UNION),
]

SDMA_PKT_CONSTANT_FILL = struct_SDMA_PKT_CONSTANT_FILL_TAG


class struct_SDMA_PKT_FENCE_TAG(Structure):
  pass


class union_SDMA_PKT_FENCE_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_FENCE_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_FENCE_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_FENCE_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("mtype", ctypes.c_uint32, 3),
  ("gcc", ctypes.c_uint32, 1),
  ("sys", ctypes.c_uint32, 1),
  ("pad1", ctypes.c_uint32, 1),
  ("snp", ctypes.c_uint32, 1),
  ("gpa", ctypes.c_uint32, 1),
  ("l2_policy", ctypes.c_uint32, 2),
  ("reserved_0", ctypes.c_uint32, 6),
]

union_SDMA_PKT_FENCE_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_FENCE_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_FENCE_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_FENCE_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_FENCE_TAG_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_FENCE_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_FENCE_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_FENCE_TAG_1_0._fields_ = [
  ("addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_FENCE_TAG_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_FENCE_TAG_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_FENCE_TAG_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_FENCE_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_FENCE_TAG_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_FENCE_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_FENCE_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_FENCE_TAG_2_0._fields_ = [
  ("addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_FENCE_TAG_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_FENCE_TAG_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_FENCE_TAG_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_FENCE_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_FENCE_TAG_DATA_UNION(Union):
  pass


class struct_SDMA_PKT_FENCE_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_FENCE_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_FENCE_TAG_3_0._fields_ = [
  ("data", ctypes.c_uint32, 32),
]

union_SDMA_PKT_FENCE_TAG_DATA_UNION._pack_ = 1  # source:False
union_SDMA_PKT_FENCE_TAG_DATA_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_FENCE_TAG_DATA_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_FENCE_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_FENCE_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_FENCE_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_FENCE_TAG_HEADER_UNION),
  ("ADDR_LO_UNION", union_SDMA_PKT_FENCE_TAG_ADDR_LO_UNION),
  ("ADDR_HI_UNION", union_SDMA_PKT_FENCE_TAG_ADDR_HI_UNION),
  ("DATA_UNION", union_SDMA_PKT_FENCE_TAG_DATA_UNION),
]

SDMA_PKT_FENCE = struct_SDMA_PKT_FENCE_TAG


class struct_SDMA_PKT_POLL_REGMEM_TAG(Structure):
  pass


class union_SDMA_PKT_POLL_REGMEM_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_POLL_REGMEM_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_POLL_REGMEM_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("reserved_0", ctypes.c_uint32, 10),
  ("hdp_flush", ctypes.c_uint32, 1),
  ("reserved_1", ctypes.c_uint32, 1),
  ("func", ctypes.c_uint32, 3),
  ("mem_poll", ctypes.c_uint32, 1),
]

union_SDMA_PKT_POLL_REGMEM_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_POLL_REGMEM_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_POLL_REGMEM_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_POLL_REGMEM_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_POLL_REGMEM_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_POLL_REGMEM_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG_1_0._fields_ = [
  ("addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_POLL_REGMEM_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_POLL_REGMEM_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_POLL_REGMEM_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG_2_0._fields_ = [
  ("addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_POLL_REGMEM_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_POLL_REGMEM_TAG_VALUE_UNION(Union):
  pass


class struct_SDMA_PKT_POLL_REGMEM_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_POLL_REGMEM_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG_3_0._fields_ = [
  ("value", ctypes.c_uint32, 32),
]

union_SDMA_PKT_POLL_REGMEM_TAG_VALUE_UNION._pack_ = 1  # source:False
union_SDMA_PKT_POLL_REGMEM_TAG_VALUE_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_POLL_REGMEM_TAG_VALUE_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_POLL_REGMEM_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_POLL_REGMEM_TAG_MASK_UNION(Union):
  pass


class struct_SDMA_PKT_POLL_REGMEM_TAG_4_0(Structure):
  pass


struct_SDMA_PKT_POLL_REGMEM_TAG_4_0._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG_4_0._fields_ = [
  ("mask", ctypes.c_uint32, 32),
]

union_SDMA_PKT_POLL_REGMEM_TAG_MASK_UNION._pack_ = 1  # source:False
union_SDMA_PKT_POLL_REGMEM_TAG_MASK_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_POLL_REGMEM_TAG_MASK_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_POLL_REGMEM_TAG_4_0),
  ("DW_4_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_POLL_REGMEM_TAG_DW5_UNION(Union):
  pass


class struct_SDMA_PKT_POLL_REGMEM_TAG_5_0(Structure):
  pass


struct_SDMA_PKT_POLL_REGMEM_TAG_5_0._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG_5_0._fields_ = [
  ("interval", ctypes.c_uint32, 16),
  ("retry_count", ctypes.c_uint32, 12),
  ("reserved_0", ctypes.c_uint32, 4),
]

union_SDMA_PKT_POLL_REGMEM_TAG_DW5_UNION._pack_ = 1  # source:False
union_SDMA_PKT_POLL_REGMEM_TAG_DW5_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_POLL_REGMEM_TAG_DW5_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_POLL_REGMEM_TAG_5_0),
  ("DW_5_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_POLL_REGMEM_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_POLL_REGMEM_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_POLL_REGMEM_TAG_HEADER_UNION),
  ("ADDR_LO_UNION", union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_LO_UNION),
  ("ADDR_HI_UNION", union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_HI_UNION),
  ("VALUE_UNION", union_SDMA_PKT_POLL_REGMEM_TAG_VALUE_UNION),
  ("MASK_UNION", union_SDMA_PKT_POLL_REGMEM_TAG_MASK_UNION),
  ("DW5_UNION", union_SDMA_PKT_POLL_REGMEM_TAG_DW5_UNION),
]

SDMA_PKT_POLL_REGMEM = struct_SDMA_PKT_POLL_REGMEM_TAG


class struct_SDMA_PKT_ATOMIC_TAG(Structure):
  pass


class union_SDMA_PKT_ATOMIC_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("l", ctypes.c_uint32, 1),
  ("reserved_0", ctypes.c_uint32, 8),
  ("operation", ctypes.c_uint32, 7),
]

union_SDMA_PKT_ATOMIC_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_1_0._fields_ = [
  ("addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_ATOMIC_TAG_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_2_0._fields_ = [
  ("addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_ATOMIC_TAG_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_LO_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_3_0._fields_ = [
  ("src_data_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_HI_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_4_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_4_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_4_0._fields_ = [
  ("src_data_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_4_0),
  ("DW_4_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_LO_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_5_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_5_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_5_0._fields_ = [
  ("cmp_data_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_5_0),
  ("DW_5_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_HI_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_6_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_6_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_6_0._fields_ = [
  ("cmp_data_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_6_0),
  ("DW_6_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_ATOMIC_TAG_LOOP_UNION(Union):
  pass


class struct_SDMA_PKT_ATOMIC_TAG_7_0(Structure):
  pass


struct_SDMA_PKT_ATOMIC_TAG_7_0._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG_7_0._fields_ = [
  ("loop_interval", ctypes.c_uint32, 13),
  ("reserved_0", ctypes.c_uint32, 19),
]

union_SDMA_PKT_ATOMIC_TAG_LOOP_UNION._pack_ = 1  # source:False
union_SDMA_PKT_ATOMIC_TAG_LOOP_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_ATOMIC_TAG_LOOP_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_ATOMIC_TAG_7_0),
  ("DW_7_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_ATOMIC_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_ATOMIC_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_ATOMIC_TAG_HEADER_UNION),
  ("ADDR_LO_UNION", union_SDMA_PKT_ATOMIC_TAG_ADDR_LO_UNION),
  ("ADDR_HI_UNION", union_SDMA_PKT_ATOMIC_TAG_ADDR_HI_UNION),
  ("SRC_DATA_LO_UNION", union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_LO_UNION),
  ("SRC_DATA_HI_UNION", union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_HI_UNION),
  ("CMP_DATA_LO_UNION", union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_LO_UNION),
  ("CMP_DATA_HI_UNION", union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_HI_UNION),
  ("LOOP_UNION", union_SDMA_PKT_ATOMIC_TAG_LOOP_UNION),
]

SDMA_PKT_ATOMIC = struct_SDMA_PKT_ATOMIC_TAG


class struct_SDMA_PKT_TIMESTAMP_TAG(Structure):
  pass


class union_SDMA_PKT_TIMESTAMP_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_TIMESTAMP_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_TIMESTAMP_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_TIMESTAMP_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("reserved_0", ctypes.c_uint32, 16),
]

union_SDMA_PKT_TIMESTAMP_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_TIMESTAMP_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_TIMESTAMP_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_TIMESTAMP_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_TIMESTAMP_TAG_ADDR_LO_UNION(Union):
  pass


class struct_SDMA_PKT_TIMESTAMP_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_TIMESTAMP_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_TIMESTAMP_TAG_1_0._fields_ = [
  ("addr_31_0", ctypes.c_uint32, 32),
]

union_SDMA_PKT_TIMESTAMP_TAG_ADDR_LO_UNION._pack_ = 1  # source:False
union_SDMA_PKT_TIMESTAMP_TAG_ADDR_LO_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_TIMESTAMP_TAG_ADDR_LO_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_TIMESTAMP_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_TIMESTAMP_TAG_ADDR_HI_UNION(Union):
  pass


class struct_SDMA_PKT_TIMESTAMP_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_TIMESTAMP_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_TIMESTAMP_TAG_2_0._fields_ = [
  ("addr_63_32", ctypes.c_uint32, 32),
]

union_SDMA_PKT_TIMESTAMP_TAG_ADDR_HI_UNION._pack_ = 1  # source:False
union_SDMA_PKT_TIMESTAMP_TAG_ADDR_HI_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_TIMESTAMP_TAG_ADDR_HI_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_TIMESTAMP_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_TIMESTAMP_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_TIMESTAMP_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_TIMESTAMP_TAG_HEADER_UNION),
  ("ADDR_LO_UNION", union_SDMA_PKT_TIMESTAMP_TAG_ADDR_LO_UNION),
  ("ADDR_HI_UNION", union_SDMA_PKT_TIMESTAMP_TAG_ADDR_HI_UNION),
]

SDMA_PKT_TIMESTAMP = struct_SDMA_PKT_TIMESTAMP_TAG


class struct_SDMA_PKT_TRAP_TAG(Structure):
  pass


class union_SDMA_PKT_TRAP_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_TRAP_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_TRAP_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_TRAP_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("reserved_0", ctypes.c_uint32, 16),
]

union_SDMA_PKT_TRAP_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_TRAP_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_TRAP_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_TRAP_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_TRAP_TAG_INT_CONTEXT_UNION(Union):
  pass


class struct_SDMA_PKT_TRAP_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_TRAP_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_TRAP_TAG_1_0._fields_ = [
  ("int_ctx", ctypes.c_uint32, 28),
  ("reserved_1", ctypes.c_uint32, 4),
]

union_SDMA_PKT_TRAP_TAG_INT_CONTEXT_UNION._pack_ = 1  # source:False
union_SDMA_PKT_TRAP_TAG_INT_CONTEXT_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_TRAP_TAG_INT_CONTEXT_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_TRAP_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_TRAP_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_TRAP_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_TRAP_TAG_HEADER_UNION),
  ("INT_CONTEXT_UNION", union_SDMA_PKT_TRAP_TAG_INT_CONTEXT_UNION),
]

SDMA_PKT_TRAP = struct_SDMA_PKT_TRAP_TAG


class struct_SDMA_PKT_HDP_FLUSH_TAG(Structure):
  pass


struct_SDMA_PKT_HDP_FLUSH_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_HDP_FLUSH_TAG._fields_ = [
  ("DW_0_DATA", ctypes.c_uint32),
  ("DW_1_DATA", ctypes.c_uint32),
  ("DW_2_DATA", ctypes.c_uint32),
  ("DW_3_DATA", ctypes.c_uint32),
  ("DW_4_DATA", ctypes.c_uint32),
  ("DW_5_DATA", ctypes.c_uint32),
]

SDMA_PKT_HDP_FLUSH = struct_SDMA_PKT_HDP_FLUSH_TAG
hdp_flush_cmd = (
  struct_SDMA_PKT_HDP_FLUSH_TAG  # Variable struct_SDMA_PKT_HDP_FLUSH_TAG
)


class struct_SDMA_PKT_GCR_TAG(Structure):
  pass


class union_SDMA_PKT_GCR_TAG_HEADER_UNION(Union):
  pass


class struct_SDMA_PKT_GCR_TAG_0_0(Structure):
  pass


struct_SDMA_PKT_GCR_TAG_0_0._pack_ = 1  # source:False
struct_SDMA_PKT_GCR_TAG_0_0._fields_ = [
  ("op", ctypes.c_uint32, 8),
  ("sub_op", ctypes.c_uint32, 8),
  ("_2", ctypes.c_uint32, 16),
]

union_SDMA_PKT_GCR_TAG_HEADER_UNION._pack_ = 1  # source:False
union_SDMA_PKT_GCR_TAG_HEADER_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_GCR_TAG_HEADER_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_GCR_TAG_0_0),
  ("DW_0_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_GCR_TAG_WORD1_UNION(Union):
  pass


class struct_SDMA_PKT_GCR_TAG_1_0(Structure):
  pass


struct_SDMA_PKT_GCR_TAG_1_0._pack_ = 1  # source:False
struct_SDMA_PKT_GCR_TAG_1_0._fields_ = [
  ("_0", ctypes.c_uint32, 7),
  ("BaseVA_LO", ctypes.c_uint32, 25),
]

union_SDMA_PKT_GCR_TAG_WORD1_UNION._pack_ = 1  # source:False
union_SDMA_PKT_GCR_TAG_WORD1_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_GCR_TAG_WORD1_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_GCR_TAG_1_0),
  ("DW_1_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_GCR_TAG_WORD2_UNION(Union):
  pass


class struct_SDMA_PKT_GCR_TAG_2_0(Structure):
  pass


struct_SDMA_PKT_GCR_TAG_2_0._pack_ = 1  # source:False
struct_SDMA_PKT_GCR_TAG_2_0._fields_ = [
  ("BaseVA_HI", ctypes.c_uint32, 16),
  ("GCR_CONTROL_GLI_INV", ctypes.c_uint32, 2),
  ("GCR_CONTROL_GL1_RANGE", ctypes.c_uint32, 2),
  ("GCR_CONTROL_GLM_WB", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GLM_INV", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GLK_WB", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GLK_INV", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GLV_INV", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GL1_INV", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GL2_US", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GL2_RANGE", ctypes.c_uint32, 2),
  ("GCR_CONTROL_GL2_DISCARD", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GL2_INV", ctypes.c_uint32, 1),
  ("GCR_CONTROL_GL2_WB", ctypes.c_uint32, 1),
]

union_SDMA_PKT_GCR_TAG_WORD2_UNION._pack_ = 1  # source:False
union_SDMA_PKT_GCR_TAG_WORD2_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_GCR_TAG_WORD2_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_GCR_TAG_2_0),
  ("DW_2_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_GCR_TAG_WORD3_UNION(Union):
  pass


class struct_SDMA_PKT_GCR_TAG_3_0(Structure):
  pass


struct_SDMA_PKT_GCR_TAG_3_0._pack_ = 1  # source:False
struct_SDMA_PKT_GCR_TAG_3_0._fields_ = [
  ("GCR_CONTROL_RANGE_IS_PA", ctypes.c_uint32, 1),
  ("GCR_CONTROL_SEQ", ctypes.c_uint32, 2),
  ("_2", ctypes.c_uint32, 4),
  ("LimitVA_LO", ctypes.c_uint32, 25),
]

union_SDMA_PKT_GCR_TAG_WORD3_UNION._pack_ = 1  # source:False
union_SDMA_PKT_GCR_TAG_WORD3_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_GCR_TAG_WORD3_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_GCR_TAG_3_0),
  ("DW_3_DATA", ctypes.c_uint32),
]


class union_SDMA_PKT_GCR_TAG_WORD4_UNION(Union):
  pass


class struct_SDMA_PKT_GCR_TAG_4_0(Structure):
  pass


struct_SDMA_PKT_GCR_TAG_4_0._pack_ = 1  # source:False
struct_SDMA_PKT_GCR_TAG_4_0._fields_ = [
  ("LimitVA_HI", ctypes.c_uint32, 16),
  ("_1", ctypes.c_uint32, 8),
  ("VMID", ctypes.c_uint32, 4),
  ("_3", ctypes.c_uint32, 4),
]

union_SDMA_PKT_GCR_TAG_WORD4_UNION._pack_ = 1  # source:False
union_SDMA_PKT_GCR_TAG_WORD4_UNION._anonymous_ = ("_0",)
union_SDMA_PKT_GCR_TAG_WORD4_UNION._fields_ = [
  ("_0", struct_SDMA_PKT_GCR_TAG_4_0),
  ("DW_4_DATA", ctypes.c_uint32),
]

struct_SDMA_PKT_GCR_TAG._pack_ = 1  # source:False
struct_SDMA_PKT_GCR_TAG._fields_ = [
  ("HEADER_UNION", union_SDMA_PKT_GCR_TAG_HEADER_UNION),
  ("WORD1_UNION", union_SDMA_PKT_GCR_TAG_WORD1_UNION),
  ("WORD2_UNION", union_SDMA_PKT_GCR_TAG_WORD2_UNION),
  ("WORD3_UNION", union_SDMA_PKT_GCR_TAG_WORD3_UNION),
  ("WORD4_UNION", union_SDMA_PKT_GCR_TAG_WORD4_UNION),
]

SDMA_PKT_GCR = struct_SDMA_PKT_GCR_TAG
NVD_H = True  # macro
PACKET_TYPE0 = 0  # macro
PACKET_TYPE1 = 1  # macro
PACKET_TYPE2 = 2  # macro
PACKET_TYPE3 = 3  # macro


def CP_PACKET_GET_TYPE(h):  # macro
  return ((h) >> 30) & 3


def CP_PACKET_GET_COUNT(h):  # macro
  return ((h) >> 16) & 0x3FFF


def CP_PACKET0_GET_REG(h):  # macro
  return (h) & 0xFFFF


def CP_PACKET3_GET_OPCODE(h):  # macro
  return ((h) >> 8) & 0xFF


def PACKET0(reg, n):  # macro
  return (0 << 30) | ((reg) & 0xFFFF) | ((n) & 0x3FFF) << 16


CP_PACKET2 = 0x80000000  # macro
PACKET2_PAD_SHIFT = 0  # macro
PACKET2_PAD_MASK = 0x3FFFFFFF << 0  # macro


# def PACKET2(v):  # macro
#    return (0x80000000|REG_SET(PACKET2_PAD,(v)))
def PACKET3(op, n):  # macro
  return (3 << 30) | (((op) & 0xFF) << 8) | ((n) & 0x3FFF) << 16


def PACKET3_COMPUTE(op, n):  # macro
  return PACKET3(op, n) | 1 << 1


PACKET3_NOP = 0x10  # macro
PACKET3_SET_BASE = 0x11  # macro


def PACKET3_BASE_INDEX(x):  # macro
  return (x) << 0


CE_PARTITION_BASE = 3  # macro
PACKET3_CLEAR_STATE = 0x12  # macro
PACKET3_INDEX_BUFFER_SIZE = 0x13  # macro
PACKET3_DISPATCH_DIRECT = 0x15  # macro
PACKET3_DISPATCH_INDIRECT = 0x16  # macro
PACKET3_INDIRECT_BUFFER_END = 0x17  # macro
PACKET3_INDIRECT_BUFFER_CNST_END = 0x19  # macro
PACKET3_ATOMIC_GDS = 0x1D  # macro
PACKET3_ATOMIC_MEM = 0x1E  # macro
PACKET3_OCCLUSION_QUERY = 0x1F  # macro
PACKET3_SET_PREDICATION = 0x20  # macro
PACKET3_REG_RMW = 0x21  # macro
PACKET3_COND_EXEC = 0x22  # macro
PACKET3_PRED_EXEC = 0x23  # macro
PACKET3_DRAW_INDIRECT = 0x24  # macro
PACKET3_DRAW_INDEX_INDIRECT = 0x25  # macro
PACKET3_INDEX_BASE = 0x26  # macro
PACKET3_DRAW_INDEX_2 = 0x27  # macro
PACKET3_CONTEXT_CONTROL = 0x28  # macro
PACKET3_INDEX_TYPE = 0x2A  # macro
PACKET3_DRAW_INDIRECT_MULTI = 0x2C  # macro
PACKET3_DRAW_INDEX_AUTO = 0x2D  # macro
PACKET3_NUM_INSTANCES = 0x2F  # macro
PACKET3_DRAW_INDEX_MULTI_AUTO = 0x30  # macro
PACKET3_INDIRECT_BUFFER_PRIV = 0x32  # macro
PACKET3_INDIRECT_BUFFER_CNST = 0x33  # macro
PACKET3_COND_INDIRECT_BUFFER_CNST = 0x33  # macro
PACKET3_STRMOUT_BUFFER_UPDATE = 0x34  # macro
PACKET3_DRAW_INDEX_OFFSET_2 = 0x35  # macro
PACKET3_DRAW_PREAMBLE = 0x36  # macro
PACKET3_WRITE_DATA = 0x37  # macro


def WRITE_DATA_DST_SEL(x):  # macro
  return (x) << 8


WR_ONE_ADDR = 1 << 16  # macro
WR_CONFIRM = 1 << 20  # macro


def WRITE_DATA_CACHE_POLICY(x):  # macro
  return (x) << 25


def WRITE_DATA_ENGINE_SEL(x):  # macro
  return (x) << 30


PACKET3_DRAW_INDEX_INDIRECT_MULTI = 0x38  # macro
PACKET3_MEM_SEMAPHORE = 0x39  # macro
PACKET3_SEM_USE_MAILBOX = 0x1 << 16  # macro
PACKET3_SEM_SEL_SIGNAL_TYPE = 0x1 << 20  # macro
PACKET3_SEM_SEL_SIGNAL = 0x6 << 29  # macro
PACKET3_SEM_SEL_WAIT = 0x7 << 29  # macro
PACKET3_DRAW_INDEX_MULTI_INST = 0x3A  # macro
PACKET3_COPY_DW = 0x3B  # macro
PACKET3_WAIT_REG_MEM = 0x3C  # macro


def WAIT_REG_MEM_FUNCTION(x):  # macro
  return (x) << 0


def WAIT_REG_MEM_MEM_SPACE(x):  # macro
  return (x) << 4


def WAIT_REG_MEM_OPERATION(x):  # macro
  return (x) << 6


def WAIT_REG_MEM_ENGINE(x):  # macro
  return (x) << 8


PACKET3_INDIRECT_BUFFER = 0x3F  # macro
INDIRECT_BUFFER_VALID = 1 << 23  # macro


def INDIRECT_BUFFER_CACHE_POLICY(x):  # macro
  return (x) << 28


def INDIRECT_BUFFER_PRE_ENB(x):  # macro
  return (x) << 21


def INDIRECT_BUFFER_PRE_RESUME(x):  # macro
  return (x) << 30


PACKET3_COND_INDIRECT_BUFFER = 0x3F  # macro
PACKET3_COPY_DATA = 0x40  # macro
PACKET3_CP_DMA = 0x41  # macro
PACKET3_PFP_SYNC_ME = 0x42  # macro
PACKET3_SURFACE_SYNC = 0x43  # macro
PACKET3_ME_INITIALIZE = 0x44  # macro
PACKET3_COND_WRITE = 0x45  # macro
PACKET3_EVENT_WRITE = 0x46  # macro


def EVENT_TYPE(x):  # macro
  return (x) << 0


def EVENT_INDEX(x):  # macro
  return (x) << 8


PACKET3_EVENT_WRITE_EOP = 0x47  # macro
PACKET3_EVENT_WRITE_EOS = 0x48  # macro
PACKET3_RELEASE_MEM = 0x49  # macro


def PACKET3_RELEASE_MEM_EVENT_TYPE(x):  # macro
  return (x) << 0


def PACKET3_RELEASE_MEM_EVENT_INDEX(x):  # macro
  return (x) << 8


PACKET3_RELEASE_MEM_GCR_GLM_WB = 1 << 12  # macro
PACKET3_RELEASE_MEM_GCR_GLM_INV = 1 << 13  # macro
PACKET3_RELEASE_MEM_GCR_GLV_INV = 1 << 14  # macro
PACKET3_RELEASE_MEM_GCR_GL1_INV = 1 << 15  # macro
PACKET3_RELEASE_MEM_GCR_GL2_US = 1 << 16  # macro
PACKET3_RELEASE_MEM_GCR_GL2_RANGE = 1 << 17  # macro
PACKET3_RELEASE_MEM_GCR_GL2_DISCARD = 1 << 19  # macro
PACKET3_RELEASE_MEM_GCR_GL2_INV = 1 << 20  # macro
PACKET3_RELEASE_MEM_GCR_GL2_WB = 1 << 21  # macro
PACKET3_RELEASE_MEM_GCR_SEQ = 1 << 22  # macro


def PACKET3_RELEASE_MEM_CACHE_POLICY(x):  # macro
  return (x) << 25


PACKET3_RELEASE_MEM_EXECUTE = 1 << 28  # macro


def PACKET3_RELEASE_MEM_DATA_SEL(x):  # macro
  return (x) << 29


def PACKET3_RELEASE_MEM_INT_SEL(x):  # macro
  return (x) << 24


def PACKET3_RELEASE_MEM_DST_SEL(x):  # macro
  return (x) << 16


PACKET3_PREAMBLE_CNTL = 0x4A  # macro
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE = 2 << 28  # macro
PACKET3_PREAMBLE_END_CLEAR_STATE = 3 << 28  # macro
PACKET3_DMA_DATA = 0x50  # macro


def PACKET3_DMA_DATA_ENGINE(x):  # macro
  return (x) << 0


def PACKET3_DMA_DATA_SRC_CACHE_POLICY(x):  # macro
  return (x) << 13


def PACKET3_DMA_DATA_DST_SEL(x):  # macro
  return (x) << 20


def PACKET3_DMA_DATA_DST_CACHE_POLICY(x):  # macro
  return (x) << 25


def PACKET3_DMA_DATA_SRC_SEL(x):  # macro
  return (x) << 29


PACKET3_DMA_DATA_CP_SYNC = 1 << 31  # macro
PACKET3_DMA_DATA_CMD_SAS = 1 << 26  # macro
PACKET3_DMA_DATA_CMD_DAS = 1 << 27  # macro
PACKET3_DMA_DATA_CMD_SAIC = 1 << 28  # macro
PACKET3_DMA_DATA_CMD_DAIC = 1 << 29  # macro
PACKET3_DMA_DATA_CMD_RAW_WAIT = 1 << 30  # macro
PACKET3_CONTEXT_REG_RMW = 0x51  # macro
PACKET3_GFX_CNTX_UPDATE = 0x52  # macro
PACKET3_BLK_CNTX_UPDATE = 0x53  # macro
PACKET3_INCR_UPDT_STATE = 0x55  # macro
PACKET3_ACQUIRE_MEM = 0x58  # macro


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GLI_INV(x):  # macro
  return (x) << 0


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL1_RANGE(x):  # macro
  return (x) << 2


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GLM_WB(x):  # macro
  return (x) << 4


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GLM_INV(x):  # macro
  return (x) << 5


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GLK_WB(x):  # macro
  return (x) << 6


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GLK_INV(x):  # macro
  return (x) << 7


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GLV_INV(x):  # macro
  return (x) << 8


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL1_INV(x):  # macro
  return (x) << 9


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL2_US(x):  # macro
  return (x) << 10


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL2_RANGE(x):  # macro
  return (x) << 11


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL2_DISCARD(x):  # macro
  return (x) << 13


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL2_INV(x):  # macro
  return (x) << 14


def PACKET3_ACQUIRE_MEM_GCR_CNTL_GL2_WB(x):  # macro
  return (x) << 15


def PACKET3_ACQUIRE_MEM_GCR_CNTL_SEQ(x):  # macro
  return (x) << 16


PACKET3_ACQUIRE_MEM_GCR_RANGE_IS_PA = 1 << 18  # macro
PACKET3_REWIND = 0x59  # macro
PACKET3_INTERRUPT = 0x5A  # macro
PACKET3_GEN_PDEPTE = 0x5B  # macro
PACKET3_INDIRECT_BUFFER_PASID = 0x5C  # macro
PACKET3_PRIME_UTCL2 = 0x5D  # macro
PACKET3_LOAD_UCONFIG_REG = 0x5E  # macro
PACKET3_LOAD_SH_REG = 0x5F  # macro
PACKET3_LOAD_CONFIG_REG = 0x60  # macro
PACKET3_LOAD_CONTEXT_REG = 0x61  # macro
PACKET3_LOAD_COMPUTE_STATE = 0x62  # macro
PACKET3_LOAD_SH_REG_INDEX = 0x63  # macro
PACKET3_SET_CONFIG_REG = 0x68  # macro
PACKET3_SET_CONFIG_REG_START = 0x00002000  # macro
PACKET3_SET_CONFIG_REG_END = 0x00002C00  # macro
PACKET3_SET_CONTEXT_REG = 0x69  # macro
PACKET3_SET_CONTEXT_REG_START = 0x0000A000  # macro
PACKET3_SET_CONTEXT_REG_END = 0x0000A400  # macro
PACKET3_SET_CONTEXT_REG_INDEX = 0x6A  # macro
PACKET3_SET_VGPR_REG_DI_MULTI = 0x71  # macro
PACKET3_SET_SH_REG_DI = 0x72  # macro
PACKET3_SET_CONTEXT_REG_INDIRECT = 0x73  # macro
PACKET3_SET_SH_REG_DI_MULTI = 0x74  # macro
PACKET3_GFX_PIPE_LOCK = 0x75  # macro
PACKET3_SET_SH_REG = 0x76  # macro
PACKET3_SET_SH_REG_START = 0x00002C00  # macro
PACKET3_SET_SH_REG_END = 0x00003000  # macro
PACKET3_SET_SH_REG_OFFSET = 0x77  # macro
PACKET3_SET_QUEUE_REG = 0x78  # macro
PACKET3_SET_UCONFIG_REG = 0x79  # macro
PACKET3_SET_UCONFIG_REG_START = 0x0000C000  # macro
PACKET3_SET_UCONFIG_REG_END = 0x0000C400  # macro
PACKET3_SET_UCONFIG_REG_INDEX = 0x7A  # macro
PACKET3_FORWARD_HEADER = 0x7C  # macro
PACKET3_SCRATCH_RAM_WRITE = 0x7D  # macro
PACKET3_SCRATCH_RAM_READ = 0x7E  # macro
PACKET3_LOAD_CONST_RAM = 0x80  # macro
PACKET3_WRITE_CONST_RAM = 0x81  # macro
PACKET3_DUMP_CONST_RAM = 0x83  # macro
PACKET3_INCREMENT_CE_COUNTER = 0x84  # macro
PACKET3_INCREMENT_DE_COUNTER = 0x85  # macro
PACKET3_WAIT_ON_CE_COUNTER = 0x86  # macro
PACKET3_WAIT_ON_DE_COUNTER_DIFF = 0x88  # macro
PACKET3_SWITCH_BUFFER = 0x8B  # macro
PACKET3_DISPATCH_DRAW_PREAMBLE = 0x8C  # macro
PACKET3_DISPATCH_DRAW_PREAMBLE_ACE = 0x8C  # macro
PACKET3_DISPATCH_DRAW = 0x8D  # macro
PACKET3_DISPATCH_DRAW_ACE = 0x8D  # macro
PACKET3_GET_LOD_STATS = 0x8E  # macro
PACKET3_DRAW_MULTI_PREAMBLE = 0x8F  # macro
PACKET3_FRAME_CONTROL = 0x90  # macro
FRAME_TMZ = 1 << 0  # macro


def FRAME_CMD(x):  # macro
  return (x) << 28


PACKET3_INDEX_ATTRIBUTES_INDIRECT = 0x91  # macro
PACKET3_WAIT_REG_MEM64 = 0x93  # macro
PACKET3_COND_PREEMPT = 0x94  # macro
PACKET3_HDP_FLUSH = 0x95  # macro
PACKET3_COPY_DATA_RB = 0x96  # macro
PACKET3_INVALIDATE_TLBS = 0x98  # macro


def PACKET3_INVALIDATE_TLBS_DST_SEL(x):  # macro
  return (x) << 0


def PACKET3_INVALIDATE_TLBS_ALL_HUB(x):  # macro
  return (x) << 4


def PACKET3_INVALIDATE_TLBS_PASID(x):  # macro
  return (x) << 5


PACKET3_AQL_PACKET = 0x99  # macro
PACKET3_DMA_DATA_FILL_MULTI = 0x9A  # macro
PACKET3_SET_SH_REG_INDEX = 0x9B  # macro
PACKET3_DRAW_INDIRECT_COUNT_MULTI = 0x9C  # macro
PACKET3_DRAW_INDEX_INDIRECT_COUNT_MULTI = 0x9D  # macro
PACKET3_DUMP_CONST_RAM_OFFSET = 0x9E  # macro
PACKET3_LOAD_CONTEXT_REG_INDEX = 0x9F  # macro
PACKET3_SET_RESOURCES = 0xA0  # macro


def PACKET3_SET_RESOURCES_VMID_MASK(x):  # macro
  return (x) << 0


def PACKET3_SET_RESOURCES_UNMAP_LATENTY(x):  # macro
  return (x) << 16


def PACKET3_SET_RESOURCES_QUEUE_TYPE(x):  # macro
  return (x) << 29


PACKET3_MAP_PROCESS = 0xA1  # macro
PACKET3_MAP_QUEUES = 0xA2  # macro


def PACKET3_MAP_QUEUES_QUEUE_SEL(x):  # macro
  return (x) << 4


def PACKET3_MAP_QUEUES_VMID(x):  # macro
  return (x) << 8


def PACKET3_MAP_QUEUES_QUEUE(x):  # macro
  return (x) << 13


def PACKET3_MAP_QUEUES_PIPE(x):  # macro
  return (x) << 16


def PACKET3_MAP_QUEUES_ME(x):  # macro
  return (x) << 18


def PACKET3_MAP_QUEUES_QUEUE_TYPE(x):  # macro
  return (x) << 21


def PACKET3_MAP_QUEUES_ALLOC_FORMAT(x):  # macro
  return (x) << 24


def PACKET3_MAP_QUEUES_ENGINE_SEL(x):  # macro
  return (x) << 26


def PACKET3_MAP_QUEUES_NUM_QUEUES(x):  # macro
  return (x) << 29


def PACKET3_MAP_QUEUES_CHECK_DISABLE(x):  # macro
  return (x) << 1


def PACKET3_MAP_QUEUES_DOORBELL_OFFSET(x):  # macro
  return (x) << 2


PACKET3_UNMAP_QUEUES = 0xA3  # macro


def PACKET3_UNMAP_QUEUES_ACTION(x):  # macro
  return (x) << 0


def PACKET3_UNMAP_QUEUES_QUEUE_SEL(x):  # macro
  return (x) << 4


def PACKET3_UNMAP_QUEUES_ENGINE_SEL(x):  # macro
  return (x) << 26


def PACKET3_UNMAP_QUEUES_NUM_QUEUES(x):  # macro
  return (x) << 29


def PACKET3_UNMAP_QUEUES_PASID(x):  # macro
  return (x) << 0


def PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET0(x):  # macro
  return (x) << 2


def PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET1(x):  # macro
  return (x) << 2


def PACKET3_UNMAP_QUEUES_RB_WPTR(x):  # macro
  return (x) << 0


def PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET2(x):  # macro
  return (x) << 2


def PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET3(x):  # macro
  return (x) << 2


PACKET3_QUERY_STATUS = 0xA4  # macro


def PACKET3_QUERY_STATUS_CONTEXT_ID(x):  # macro
  return (x) << 0


def PACKET3_QUERY_STATUS_INTERRUPT_SEL(x):  # macro
  return (x) << 28


def PACKET3_QUERY_STATUS_COMMAND(x):  # macro
  return (x) << 30


def PACKET3_QUERY_STATUS_PASID(x):  # macro
  return (x) << 0


def PACKET3_QUERY_STATUS_DOORBELL_OFFSET(x):  # macro
  return (x) << 2


def PACKET3_QUERY_STATUS_ENG_SEL(x):  # macro
  return (x) << 25


PACKET3_RUN_LIST = 0xA5  # macro
PACKET3_MAP_PROCESS_VM = 0xA6  # macro
PACKET3_SET_Q_PREEMPTION_MODE = 0xF0  # macro


def PACKET3_SET_Q_PREEMPTION_MODE_IB_VMID(x):  # macro
  return (x) << 0


PACKET3_SET_Q_PREEMPTION_MODE_INIT_SHADOW_MEM = 1 << 0  # macro
_gc_11_0_0_OFFSET_HEADER = True  # macro
regSDMA0_DEC_START = 0x0000  # macro
regSDMA0_DEC_START_BASE_IDX = 0  # macro
regSDMA0_F32_MISC_CNTL = 0x000B  # macro
regSDMA0_F32_MISC_CNTL_BASE_IDX = 0  # macro
regSDMA0_GLOBAL_TIMESTAMP_LO = 0x000F  # macro
regSDMA0_GLOBAL_TIMESTAMP_LO_BASE_IDX = 0  # macro
regSDMA0_GLOBAL_TIMESTAMP_HI = 0x0010  # macro
regSDMA0_GLOBAL_TIMESTAMP_HI_BASE_IDX = 0  # macro
regSDMA0_POWER_CNTL = 0x001A  # macro
regSDMA0_POWER_CNTL_BASE_IDX = 0  # macro
regSDMA0_CNTL = 0x001C  # macro
regSDMA0_CNTL_BASE_IDX = 0  # macro
regSDMA0_CHICKEN_BITS = 0x001D  # macro
regSDMA0_CHICKEN_BITS_BASE_IDX = 0  # macro
regSDMA0_GB_ADDR_CONFIG = 0x001E  # macro
regSDMA0_GB_ADDR_CONFIG_BASE_IDX = 0  # macro
regSDMA0_GB_ADDR_CONFIG_READ = 0x001F  # macro
regSDMA0_GB_ADDR_CONFIG_READ_BASE_IDX = 0  # macro
regSDMA0_RB_RPTR_FETCH = 0x0020  # macro
regSDMA0_RB_RPTR_FETCH_BASE_IDX = 0  # macro
regSDMA0_RB_RPTR_FETCH_HI = 0x0021  # macro
regSDMA0_RB_RPTR_FETCH_HI_BASE_IDX = 0  # macro
regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL = 0x0022  # macro
regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX = 0  # macro
regSDMA0_IB_OFFSET_FETCH = 0x0023  # macro
regSDMA0_IB_OFFSET_FETCH_BASE_IDX = 0  # macro
regSDMA0_PROGRAM = 0x0024  # macro
regSDMA0_PROGRAM_BASE_IDX = 0  # macro
regSDMA0_STATUS_REG = 0x0025  # macro
regSDMA0_STATUS_REG_BASE_IDX = 0  # macro
regSDMA0_STATUS1_REG = 0x0026  # macro
regSDMA0_STATUS1_REG_BASE_IDX = 0  # macro
regSDMA0_CNTL1 = 0x0027  # macro
regSDMA0_CNTL1_BASE_IDX = 0  # macro
regSDMA0_HBM_PAGE_CONFIG = 0x0028  # macro
regSDMA0_HBM_PAGE_CONFIG_BASE_IDX = 0  # macro
regSDMA0_UCODE_CHECKSUM = 0x0029  # macro
regSDMA0_UCODE_CHECKSUM_BASE_IDX = 0  # macro
regSDMA0_FREEZE = 0x002B  # macro
regSDMA0_FREEZE_BASE_IDX = 0  # macro
regSDMA0_PROCESS_QUANTUM0 = 0x002C  # macro
regSDMA0_PROCESS_QUANTUM0_BASE_IDX = 0  # macro
regSDMA0_PROCESS_QUANTUM1 = 0x002D  # macro
regSDMA0_PROCESS_QUANTUM1_BASE_IDX = 0  # macro
regSDMA0_WATCHDOG_CNTL = 0x002E  # macro
regSDMA0_WATCHDOG_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE_STATUS0 = 0x002F  # macro
regSDMA0_QUEUE_STATUS0_BASE_IDX = 0  # macro
regSDMA0_EDC_CONFIG = 0x0032  # macro
regSDMA0_EDC_CONFIG_BASE_IDX = 0  # macro
regSDMA0_BA_THRESHOLD = 0x0033  # macro
regSDMA0_BA_THRESHOLD_BASE_IDX = 0  # macro
regSDMA0_ID = 0x0034  # macro
regSDMA0_ID_BASE_IDX = 0  # macro
regSDMA0_VERSION = 0x0035  # macro
regSDMA0_VERSION_BASE_IDX = 0  # macro
regSDMA0_EDC_COUNTER = 0x0036  # macro
regSDMA0_EDC_COUNTER_BASE_IDX = 0  # macro
regSDMA0_EDC_COUNTER_CLEAR = 0x0037  # macro
regSDMA0_EDC_COUNTER_CLEAR_BASE_IDX = 0  # macro
regSDMA0_STATUS2_REG = 0x0038  # macro
regSDMA0_STATUS2_REG_BASE_IDX = 0  # macro
regSDMA0_ATOMIC_CNTL = 0x0039  # macro
regSDMA0_ATOMIC_CNTL_BASE_IDX = 0  # macro
regSDMA0_ATOMIC_PREOP_LO = 0x003A  # macro
regSDMA0_ATOMIC_PREOP_LO_BASE_IDX = 0  # macro
regSDMA0_ATOMIC_PREOP_HI = 0x003B  # macro
regSDMA0_ATOMIC_PREOP_HI_BASE_IDX = 0  # macro
regSDMA0_UTCL1_CNTL = 0x003C  # macro
regSDMA0_UTCL1_CNTL_BASE_IDX = 0  # macro
regSDMA0_UTCL1_WATERMK = 0x003D  # macro
regSDMA0_UTCL1_WATERMK_BASE_IDX = 0  # macro
regSDMA0_UTCL1_TIMEOUT = 0x003E  # macro
regSDMA0_UTCL1_TIMEOUT_BASE_IDX = 0  # macro
regSDMA0_UTCL1_PAGE = 0x003F  # macro
regSDMA0_UTCL1_PAGE_BASE_IDX = 0  # macro
regSDMA0_UTCL1_RD_STATUS = 0x0040  # macro
regSDMA0_UTCL1_RD_STATUS_BASE_IDX = 0  # macro
regSDMA0_UTCL1_WR_STATUS = 0x0041  # macro
regSDMA0_UTCL1_WR_STATUS_BASE_IDX = 0  # macro
regSDMA0_UTCL1_INV0 = 0x0042  # macro
regSDMA0_UTCL1_INV0_BASE_IDX = 0  # macro
regSDMA0_UTCL1_INV1 = 0x0043  # macro
regSDMA0_UTCL1_INV1_BASE_IDX = 0  # macro
regSDMA0_UTCL1_INV2 = 0x0044  # macro
regSDMA0_UTCL1_INV2_BASE_IDX = 0  # macro
regSDMA0_UTCL1_RD_XNACK0 = 0x0045  # macro
regSDMA0_UTCL1_RD_XNACK0_BASE_IDX = 0  # macro
regSDMA0_UTCL1_RD_XNACK1 = 0x0046  # macro
regSDMA0_UTCL1_RD_XNACK1_BASE_IDX = 0  # macro
regSDMA0_UTCL1_WR_XNACK0 = 0x0047  # macro
regSDMA0_UTCL1_WR_XNACK0_BASE_IDX = 0  # macro
regSDMA0_UTCL1_WR_XNACK1 = 0x0048  # macro
regSDMA0_UTCL1_WR_XNACK1_BASE_IDX = 0  # macro
regSDMA0_RELAX_ORDERING_LUT = 0x004A  # macro
regSDMA0_RELAX_ORDERING_LUT_BASE_IDX = 0  # macro
regSDMA0_CHICKEN_BITS_2 = 0x004B  # macro
regSDMA0_CHICKEN_BITS_2_BASE_IDX = 0  # macro
regSDMA0_STATUS3_REG = 0x004C  # macro
regSDMA0_STATUS3_REG_BASE_IDX = 0  # macro
regSDMA0_PHYSICAL_ADDR_LO = 0x004D  # macro
regSDMA0_PHYSICAL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_PHYSICAL_ADDR_HI = 0x004E  # macro
regSDMA0_PHYSICAL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_GLOBAL_QUANTUM = 0x004F  # macro
regSDMA0_GLOBAL_QUANTUM_BASE_IDX = 0  # macro
regSDMA0_ERROR_LOG = 0x0050  # macro
regSDMA0_ERROR_LOG_BASE_IDX = 0  # macro
regSDMA0_PUB_DUMMY_REG0 = 0x0051  # macro
regSDMA0_PUB_DUMMY_REG0_BASE_IDX = 0  # macro
regSDMA0_PUB_DUMMY_REG1 = 0x0052  # macro
regSDMA0_PUB_DUMMY_REG1_BASE_IDX = 0  # macro
regSDMA0_PUB_DUMMY_REG2 = 0x0053  # macro
regSDMA0_PUB_DUMMY_REG2_BASE_IDX = 0  # macro
regSDMA0_PUB_DUMMY_REG3 = 0x0054  # macro
regSDMA0_PUB_DUMMY_REG3_BASE_IDX = 0  # macro
regSDMA0_F32_COUNTER = 0x0055  # macro
regSDMA0_F32_COUNTER_BASE_IDX = 0  # macro
regSDMA0_CRD_CNTL = 0x005B  # macro
regSDMA0_CRD_CNTL_BASE_IDX = 0  # macro
regSDMA0_RLC_CGCG_CTRL = 0x005C  # macro
regSDMA0_RLC_CGCG_CTRL_BASE_IDX = 0  # macro
regSDMA0_AQL_STATUS = 0x005F  # macro
regSDMA0_AQL_STATUS_BASE_IDX = 0  # macro
regSDMA0_EA_DBIT_ADDR_DATA = 0x0060  # macro
regSDMA0_EA_DBIT_ADDR_DATA_BASE_IDX = 0  # macro
regSDMA0_EA_DBIT_ADDR_INDEX = 0x0061  # macro
regSDMA0_EA_DBIT_ADDR_INDEX_BASE_IDX = 0  # macro
regSDMA0_TLBI_GCR_CNTL = 0x0062  # macro
regSDMA0_TLBI_GCR_CNTL_BASE_IDX = 0  # macro
regSDMA0_TILING_CONFIG = 0x0063  # macro
regSDMA0_TILING_CONFIG_BASE_IDX = 0  # macro
regSDMA0_INT_STATUS = 0x0070  # macro
regSDMA0_INT_STATUS_BASE_IDX = 0  # macro
regSDMA0_HOLE_ADDR_LO = 0x0072  # macro
regSDMA0_HOLE_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_HOLE_ADDR_HI = 0x0073  # macro
regSDMA0_HOLE_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_CLOCK_GATING_STATUS = 0x0075  # macro
regSDMA0_CLOCK_GATING_STATUS_BASE_IDX = 0  # macro
regSDMA0_STATUS4_REG = 0x0076  # macro
regSDMA0_STATUS4_REG_BASE_IDX = 0  # macro
regSDMA0_SCRATCH_RAM_DATA = 0x0077  # macro
regSDMA0_SCRATCH_RAM_DATA_BASE_IDX = 0  # macro
regSDMA0_SCRATCH_RAM_ADDR = 0x0078  # macro
regSDMA0_SCRATCH_RAM_ADDR_BASE_IDX = 0  # macro
regSDMA0_TIMESTAMP_CNTL = 0x0079  # macro
regSDMA0_TIMESTAMP_CNTL_BASE_IDX = 0  # macro
regSDMA0_STATUS5_REG = 0x007A  # macro
regSDMA0_STATUS5_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE_RESET_REQ = 0x007B  # macro
regSDMA0_QUEUE_RESET_REQ_BASE_IDX = 0  # macro
regSDMA0_STATUS6_REG = 0x007C  # macro
regSDMA0_STATUS6_REG_BASE_IDX = 0  # macro
regSDMA0_UCODE1_CHECKSUM = 0x007D  # macro
regSDMA0_UCODE1_CHECKSUM_BASE_IDX = 0  # macro
regSDMA0_CE_CTRL = 0x007E  # macro
regSDMA0_CE_CTRL_BASE_IDX = 0  # macro
regSDMA0_FED_STATUS = 0x007F  # macro
regSDMA0_FED_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_CNTL = 0x0080  # macro
regSDMA0_QUEUE0_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_BASE = 0x0081  # macro
regSDMA0_QUEUE0_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_BASE_HI = 0x0082  # macro
regSDMA0_QUEUE0_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_RPTR = 0x0083  # macro
regSDMA0_QUEUE0_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_RPTR_HI = 0x0084  # macro
regSDMA0_QUEUE0_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_WPTR = 0x0085  # macro
regSDMA0_QUEUE0_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_WPTR_HI = 0x0086  # macro
regSDMA0_QUEUE0_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_RPTR_ADDR_HI = 0x0088  # macro
regSDMA0_QUEUE0_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_RPTR_ADDR_LO = 0x0089  # macro
regSDMA0_QUEUE0_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_CNTL = 0x008A  # macro
regSDMA0_QUEUE0_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_RPTR = 0x008B  # macro
regSDMA0_QUEUE0_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_OFFSET = 0x008C  # macro
regSDMA0_QUEUE0_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_BASE_LO = 0x008D  # macro
regSDMA0_QUEUE0_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_BASE_HI = 0x008E  # macro
regSDMA0_QUEUE0_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_SIZE = 0x008F  # macro
regSDMA0_QUEUE0_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_SKIP_CNTL = 0x0090  # macro
regSDMA0_QUEUE0_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_CONTEXT_STATUS = 0x0091  # macro
regSDMA0_QUEUE0_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_DOORBELL = 0x0092  # macro
regSDMA0_QUEUE0_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_DOORBELL_LOG = 0x00A9  # macro
regSDMA0_QUEUE0_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_DOORBELL_OFFSET = 0x00AB  # macro
regSDMA0_QUEUE0_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_CSA_ADDR_LO = 0x00AC  # macro
regSDMA0_QUEUE0_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_CSA_ADDR_HI = 0x00AD  # macro
regSDMA0_QUEUE0_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_SCHEDULE_CNTL = 0x00AE  # macro
regSDMA0_QUEUE0_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_IB_SUB_REMAIN = 0x00AF  # macro
regSDMA0_QUEUE0_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_PREEMPT = 0x00B0  # macro
regSDMA0_QUEUE0_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_DUMMY_REG = 0x00B1  # macro
regSDMA0_QUEUE0_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI = 0x00B2  # macro
regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO = 0x00B3  # macro
regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_AQL_CNTL = 0x00B4  # macro
regSDMA0_QUEUE0_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MINOR_PTR_UPDATE = 0x00B5  # macro
regSDMA0_QUEUE0_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_RB_PREEMPT = 0x00B6  # macro
regSDMA0_QUEUE0_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA0 = 0x00C0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA1 = 0x00C1  # macro
regSDMA0_QUEUE0_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA2 = 0x00C2  # macro
regSDMA0_QUEUE0_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA3 = 0x00C3  # macro
regSDMA0_QUEUE0_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA4 = 0x00C4  # macro
regSDMA0_QUEUE0_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA5 = 0x00C5  # macro
regSDMA0_QUEUE0_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA6 = 0x00C6  # macro
regSDMA0_QUEUE0_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA7 = 0x00C7  # macro
regSDMA0_QUEUE0_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA8 = 0x00C8  # macro
regSDMA0_QUEUE0_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA9 = 0x00C9  # macro
regSDMA0_QUEUE0_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_DATA10 = 0x00CA  # macro
regSDMA0_QUEUE0_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE0_MIDCMD_CNTL = 0x00CB  # macro
regSDMA0_QUEUE0_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_CNTL = 0x00D8  # macro
regSDMA0_QUEUE1_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_BASE = 0x00D9  # macro
regSDMA0_QUEUE1_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_BASE_HI = 0x00DA  # macro
regSDMA0_QUEUE1_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_RPTR = 0x00DB  # macro
regSDMA0_QUEUE1_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_RPTR_HI = 0x00DC  # macro
regSDMA0_QUEUE1_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_WPTR = 0x00DD  # macro
regSDMA0_QUEUE1_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_WPTR_HI = 0x00DE  # macro
regSDMA0_QUEUE1_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_RPTR_ADDR_HI = 0x00E0  # macro
regSDMA0_QUEUE1_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_RPTR_ADDR_LO = 0x00E1  # macro
regSDMA0_QUEUE1_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_CNTL = 0x00E2  # macro
regSDMA0_QUEUE1_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_RPTR = 0x00E3  # macro
regSDMA0_QUEUE1_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_OFFSET = 0x00E4  # macro
regSDMA0_QUEUE1_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_BASE_LO = 0x00E5  # macro
regSDMA0_QUEUE1_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_BASE_HI = 0x00E6  # macro
regSDMA0_QUEUE1_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_SIZE = 0x00E7  # macro
regSDMA0_QUEUE1_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_SKIP_CNTL = 0x00E8  # macro
regSDMA0_QUEUE1_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_CONTEXT_STATUS = 0x00E9  # macro
regSDMA0_QUEUE1_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_DOORBELL = 0x00EA  # macro
regSDMA0_QUEUE1_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_DOORBELL_LOG = 0x0101  # macro
regSDMA0_QUEUE1_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_DOORBELL_OFFSET = 0x0103  # macro
regSDMA0_QUEUE1_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_CSA_ADDR_LO = 0x0104  # macro
regSDMA0_QUEUE1_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_CSA_ADDR_HI = 0x0105  # macro
regSDMA0_QUEUE1_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_SCHEDULE_CNTL = 0x0106  # macro
regSDMA0_QUEUE1_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_IB_SUB_REMAIN = 0x0107  # macro
regSDMA0_QUEUE1_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_PREEMPT = 0x0108  # macro
regSDMA0_QUEUE1_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_DUMMY_REG = 0x0109  # macro
regSDMA0_QUEUE1_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI = 0x010A  # macro
regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO = 0x010B  # macro
regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_AQL_CNTL = 0x010C  # macro
regSDMA0_QUEUE1_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MINOR_PTR_UPDATE = 0x010D  # macro
regSDMA0_QUEUE1_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_RB_PREEMPT = 0x010E  # macro
regSDMA0_QUEUE1_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA0 = 0x0118  # macro
regSDMA0_QUEUE1_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA1 = 0x0119  # macro
regSDMA0_QUEUE1_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA2 = 0x011A  # macro
regSDMA0_QUEUE1_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA3 = 0x011B  # macro
regSDMA0_QUEUE1_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA4 = 0x011C  # macro
regSDMA0_QUEUE1_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA5 = 0x011D  # macro
regSDMA0_QUEUE1_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA6 = 0x011E  # macro
regSDMA0_QUEUE1_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA7 = 0x011F  # macro
regSDMA0_QUEUE1_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA8 = 0x0120  # macro
regSDMA0_QUEUE1_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA9 = 0x0121  # macro
regSDMA0_QUEUE1_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_DATA10 = 0x0122  # macro
regSDMA0_QUEUE1_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE1_MIDCMD_CNTL = 0x0123  # macro
regSDMA0_QUEUE1_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_CNTL = 0x0130  # macro
regSDMA0_QUEUE2_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_BASE = 0x0131  # macro
regSDMA0_QUEUE2_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_BASE_HI = 0x0132  # macro
regSDMA0_QUEUE2_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_RPTR = 0x0133  # macro
regSDMA0_QUEUE2_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_RPTR_HI = 0x0134  # macro
regSDMA0_QUEUE2_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_WPTR = 0x0135  # macro
regSDMA0_QUEUE2_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_WPTR_HI = 0x0136  # macro
regSDMA0_QUEUE2_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_RPTR_ADDR_HI = 0x0138  # macro
regSDMA0_QUEUE2_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_RPTR_ADDR_LO = 0x0139  # macro
regSDMA0_QUEUE2_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_CNTL = 0x013A  # macro
regSDMA0_QUEUE2_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_RPTR = 0x013B  # macro
regSDMA0_QUEUE2_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_OFFSET = 0x013C  # macro
regSDMA0_QUEUE2_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_BASE_LO = 0x013D  # macro
regSDMA0_QUEUE2_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_BASE_HI = 0x013E  # macro
regSDMA0_QUEUE2_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_SIZE = 0x013F  # macro
regSDMA0_QUEUE2_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_SKIP_CNTL = 0x0140  # macro
regSDMA0_QUEUE2_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_CONTEXT_STATUS = 0x0141  # macro
regSDMA0_QUEUE2_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_DOORBELL = 0x0142  # macro
regSDMA0_QUEUE2_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_DOORBELL_LOG = 0x0159  # macro
regSDMA0_QUEUE2_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_DOORBELL_OFFSET = 0x015B  # macro
regSDMA0_QUEUE2_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_CSA_ADDR_LO = 0x015C  # macro
regSDMA0_QUEUE2_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_CSA_ADDR_HI = 0x015D  # macro
regSDMA0_QUEUE2_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_SCHEDULE_CNTL = 0x015E  # macro
regSDMA0_QUEUE2_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_IB_SUB_REMAIN = 0x015F  # macro
regSDMA0_QUEUE2_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_PREEMPT = 0x0160  # macro
regSDMA0_QUEUE2_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_DUMMY_REG = 0x0161  # macro
regSDMA0_QUEUE2_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI = 0x0162  # macro
regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO = 0x0163  # macro
regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_AQL_CNTL = 0x0164  # macro
regSDMA0_QUEUE2_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MINOR_PTR_UPDATE = 0x0165  # macro
regSDMA0_QUEUE2_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_RB_PREEMPT = 0x0166  # macro
regSDMA0_QUEUE2_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA0 = 0x0170  # macro
regSDMA0_QUEUE2_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA1 = 0x0171  # macro
regSDMA0_QUEUE2_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA2 = 0x0172  # macro
regSDMA0_QUEUE2_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA3 = 0x0173  # macro
regSDMA0_QUEUE2_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA4 = 0x0174  # macro
regSDMA0_QUEUE2_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA5 = 0x0175  # macro
regSDMA0_QUEUE2_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA6 = 0x0176  # macro
regSDMA0_QUEUE2_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA7 = 0x0177  # macro
regSDMA0_QUEUE2_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA8 = 0x0178  # macro
regSDMA0_QUEUE2_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA9 = 0x0179  # macro
regSDMA0_QUEUE2_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_DATA10 = 0x017A  # macro
regSDMA0_QUEUE2_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE2_MIDCMD_CNTL = 0x017B  # macro
regSDMA0_QUEUE2_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_CNTL = 0x0188  # macro
regSDMA0_QUEUE3_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_BASE = 0x0189  # macro
regSDMA0_QUEUE3_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_BASE_HI = 0x018A  # macro
regSDMA0_QUEUE3_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_RPTR = 0x018B  # macro
regSDMA0_QUEUE3_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_RPTR_HI = 0x018C  # macro
regSDMA0_QUEUE3_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_WPTR = 0x018D  # macro
regSDMA0_QUEUE3_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_WPTR_HI = 0x018E  # macro
regSDMA0_QUEUE3_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_RPTR_ADDR_HI = 0x0190  # macro
regSDMA0_QUEUE3_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_RPTR_ADDR_LO = 0x0191  # macro
regSDMA0_QUEUE3_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_CNTL = 0x0192  # macro
regSDMA0_QUEUE3_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_RPTR = 0x0193  # macro
regSDMA0_QUEUE3_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_OFFSET = 0x0194  # macro
regSDMA0_QUEUE3_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_BASE_LO = 0x0195  # macro
regSDMA0_QUEUE3_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_BASE_HI = 0x0196  # macro
regSDMA0_QUEUE3_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_SIZE = 0x0197  # macro
regSDMA0_QUEUE3_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_SKIP_CNTL = 0x0198  # macro
regSDMA0_QUEUE3_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_CONTEXT_STATUS = 0x0199  # macro
regSDMA0_QUEUE3_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_DOORBELL = 0x019A  # macro
regSDMA0_QUEUE3_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_DOORBELL_LOG = 0x01B1  # macro
regSDMA0_QUEUE3_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_DOORBELL_OFFSET = 0x01B3  # macro
regSDMA0_QUEUE3_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_CSA_ADDR_LO = 0x01B4  # macro
regSDMA0_QUEUE3_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_CSA_ADDR_HI = 0x01B5  # macro
regSDMA0_QUEUE3_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_SCHEDULE_CNTL = 0x01B6  # macro
regSDMA0_QUEUE3_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_IB_SUB_REMAIN = 0x01B7  # macro
regSDMA0_QUEUE3_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_PREEMPT = 0x01B8  # macro
regSDMA0_QUEUE3_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_DUMMY_REG = 0x01B9  # macro
regSDMA0_QUEUE3_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI = 0x01BA  # macro
regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO = 0x01BB  # macro
regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_AQL_CNTL = 0x01BC  # macro
regSDMA0_QUEUE3_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MINOR_PTR_UPDATE = 0x01BD  # macro
regSDMA0_QUEUE3_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_RB_PREEMPT = 0x01BE  # macro
regSDMA0_QUEUE3_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA0 = 0x01C8  # macro
regSDMA0_QUEUE3_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA1 = 0x01C9  # macro
regSDMA0_QUEUE3_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA2 = 0x01CA  # macro
regSDMA0_QUEUE3_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA3 = 0x01CB  # macro
regSDMA0_QUEUE3_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA4 = 0x01CC  # macro
regSDMA0_QUEUE3_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA5 = 0x01CD  # macro
regSDMA0_QUEUE3_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA6 = 0x01CE  # macro
regSDMA0_QUEUE3_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA7 = 0x01CF  # macro
regSDMA0_QUEUE3_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA8 = 0x01D0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA9 = 0x01D1  # macro
regSDMA0_QUEUE3_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_DATA10 = 0x01D2  # macro
regSDMA0_QUEUE3_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE3_MIDCMD_CNTL = 0x01D3  # macro
regSDMA0_QUEUE3_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_CNTL = 0x01E0  # macro
regSDMA0_QUEUE4_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_BASE = 0x01E1  # macro
regSDMA0_QUEUE4_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_BASE_HI = 0x01E2  # macro
regSDMA0_QUEUE4_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_RPTR = 0x01E3  # macro
regSDMA0_QUEUE4_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_RPTR_HI = 0x01E4  # macro
regSDMA0_QUEUE4_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_WPTR = 0x01E5  # macro
regSDMA0_QUEUE4_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_WPTR_HI = 0x01E6  # macro
regSDMA0_QUEUE4_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_RPTR_ADDR_HI = 0x01E8  # macro
regSDMA0_QUEUE4_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_RPTR_ADDR_LO = 0x01E9  # macro
regSDMA0_QUEUE4_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_CNTL = 0x01EA  # macro
regSDMA0_QUEUE4_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_RPTR = 0x01EB  # macro
regSDMA0_QUEUE4_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_OFFSET = 0x01EC  # macro
regSDMA0_QUEUE4_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_BASE_LO = 0x01ED  # macro
regSDMA0_QUEUE4_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_BASE_HI = 0x01EE  # macro
regSDMA0_QUEUE4_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_SIZE = 0x01EF  # macro
regSDMA0_QUEUE4_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_SKIP_CNTL = 0x01F0  # macro
regSDMA0_QUEUE4_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_CONTEXT_STATUS = 0x01F1  # macro
regSDMA0_QUEUE4_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_DOORBELL = 0x01F2  # macro
regSDMA0_QUEUE4_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_DOORBELL_LOG = 0x0209  # macro
regSDMA0_QUEUE4_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_DOORBELL_OFFSET = 0x020B  # macro
regSDMA0_QUEUE4_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_CSA_ADDR_LO = 0x020C  # macro
regSDMA0_QUEUE4_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_CSA_ADDR_HI = 0x020D  # macro
regSDMA0_QUEUE4_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_SCHEDULE_CNTL = 0x020E  # macro
regSDMA0_QUEUE4_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_IB_SUB_REMAIN = 0x020F  # macro
regSDMA0_QUEUE4_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_PREEMPT = 0x0210  # macro
regSDMA0_QUEUE4_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_DUMMY_REG = 0x0211  # macro
regSDMA0_QUEUE4_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI = 0x0212  # macro
regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO = 0x0213  # macro
regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_AQL_CNTL = 0x0214  # macro
regSDMA0_QUEUE4_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MINOR_PTR_UPDATE = 0x0215  # macro
regSDMA0_QUEUE4_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_RB_PREEMPT = 0x0216  # macro
regSDMA0_QUEUE4_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA0 = 0x0220  # macro
regSDMA0_QUEUE4_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA1 = 0x0221  # macro
regSDMA0_QUEUE4_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA2 = 0x0222  # macro
regSDMA0_QUEUE4_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA3 = 0x0223  # macro
regSDMA0_QUEUE4_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA4 = 0x0224  # macro
regSDMA0_QUEUE4_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA5 = 0x0225  # macro
regSDMA0_QUEUE4_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA6 = 0x0226  # macro
regSDMA0_QUEUE4_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA7 = 0x0227  # macro
regSDMA0_QUEUE4_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA8 = 0x0228  # macro
regSDMA0_QUEUE4_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA9 = 0x0229  # macro
regSDMA0_QUEUE4_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_DATA10 = 0x022A  # macro
regSDMA0_QUEUE4_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE4_MIDCMD_CNTL = 0x022B  # macro
regSDMA0_QUEUE4_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_CNTL = 0x0238  # macro
regSDMA0_QUEUE5_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_BASE = 0x0239  # macro
regSDMA0_QUEUE5_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_BASE_HI = 0x023A  # macro
regSDMA0_QUEUE5_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_RPTR = 0x023B  # macro
regSDMA0_QUEUE5_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_RPTR_HI = 0x023C  # macro
regSDMA0_QUEUE5_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_WPTR = 0x023D  # macro
regSDMA0_QUEUE5_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_WPTR_HI = 0x023E  # macro
regSDMA0_QUEUE5_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_RPTR_ADDR_HI = 0x0240  # macro
regSDMA0_QUEUE5_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_RPTR_ADDR_LO = 0x0241  # macro
regSDMA0_QUEUE5_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_CNTL = 0x0242  # macro
regSDMA0_QUEUE5_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_RPTR = 0x0243  # macro
regSDMA0_QUEUE5_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_OFFSET = 0x0244  # macro
regSDMA0_QUEUE5_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_BASE_LO = 0x0245  # macro
regSDMA0_QUEUE5_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_BASE_HI = 0x0246  # macro
regSDMA0_QUEUE5_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_SIZE = 0x0247  # macro
regSDMA0_QUEUE5_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_SKIP_CNTL = 0x0248  # macro
regSDMA0_QUEUE5_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_CONTEXT_STATUS = 0x0249  # macro
regSDMA0_QUEUE5_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_DOORBELL = 0x024A  # macro
regSDMA0_QUEUE5_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_DOORBELL_LOG = 0x0261  # macro
regSDMA0_QUEUE5_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_DOORBELL_OFFSET = 0x0263  # macro
regSDMA0_QUEUE5_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_CSA_ADDR_LO = 0x0264  # macro
regSDMA0_QUEUE5_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_CSA_ADDR_HI = 0x0265  # macro
regSDMA0_QUEUE5_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_SCHEDULE_CNTL = 0x0266  # macro
regSDMA0_QUEUE5_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_IB_SUB_REMAIN = 0x0267  # macro
regSDMA0_QUEUE5_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_PREEMPT = 0x0268  # macro
regSDMA0_QUEUE5_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_DUMMY_REG = 0x0269  # macro
regSDMA0_QUEUE5_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI = 0x026A  # macro
regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO = 0x026B  # macro
regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_AQL_CNTL = 0x026C  # macro
regSDMA0_QUEUE5_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MINOR_PTR_UPDATE = 0x026D  # macro
regSDMA0_QUEUE5_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_RB_PREEMPT = 0x026E  # macro
regSDMA0_QUEUE5_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA0 = 0x0278  # macro
regSDMA0_QUEUE5_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA1 = 0x0279  # macro
regSDMA0_QUEUE5_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA2 = 0x027A  # macro
regSDMA0_QUEUE5_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA3 = 0x027B  # macro
regSDMA0_QUEUE5_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA4 = 0x027C  # macro
regSDMA0_QUEUE5_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA5 = 0x027D  # macro
regSDMA0_QUEUE5_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA6 = 0x027E  # macro
regSDMA0_QUEUE5_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA7 = 0x027F  # macro
regSDMA0_QUEUE5_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA8 = 0x0280  # macro
regSDMA0_QUEUE5_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA9 = 0x0281  # macro
regSDMA0_QUEUE5_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_DATA10 = 0x0282  # macro
regSDMA0_QUEUE5_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE5_MIDCMD_CNTL = 0x0283  # macro
regSDMA0_QUEUE5_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_CNTL = 0x0290  # macro
regSDMA0_QUEUE6_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_BASE = 0x0291  # macro
regSDMA0_QUEUE6_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_BASE_HI = 0x0292  # macro
regSDMA0_QUEUE6_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_RPTR = 0x0293  # macro
regSDMA0_QUEUE6_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_RPTR_HI = 0x0294  # macro
regSDMA0_QUEUE6_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_WPTR = 0x0295  # macro
regSDMA0_QUEUE6_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_WPTR_HI = 0x0296  # macro
regSDMA0_QUEUE6_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_RPTR_ADDR_HI = 0x0298  # macro
regSDMA0_QUEUE6_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_RPTR_ADDR_LO = 0x0299  # macro
regSDMA0_QUEUE6_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_CNTL = 0x029A  # macro
regSDMA0_QUEUE6_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_RPTR = 0x029B  # macro
regSDMA0_QUEUE6_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_OFFSET = 0x029C  # macro
regSDMA0_QUEUE6_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_BASE_LO = 0x029D  # macro
regSDMA0_QUEUE6_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_BASE_HI = 0x029E  # macro
regSDMA0_QUEUE6_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_SIZE = 0x029F  # macro
regSDMA0_QUEUE6_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_SKIP_CNTL = 0x02A0  # macro
regSDMA0_QUEUE6_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_CONTEXT_STATUS = 0x02A1  # macro
regSDMA0_QUEUE6_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_DOORBELL = 0x02A2  # macro
regSDMA0_QUEUE6_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_DOORBELL_LOG = 0x02B9  # macro
regSDMA0_QUEUE6_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_DOORBELL_OFFSET = 0x02BB  # macro
regSDMA0_QUEUE6_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_CSA_ADDR_LO = 0x02BC  # macro
regSDMA0_QUEUE6_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_CSA_ADDR_HI = 0x02BD  # macro
regSDMA0_QUEUE6_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_SCHEDULE_CNTL = 0x02BE  # macro
regSDMA0_QUEUE6_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_IB_SUB_REMAIN = 0x02BF  # macro
regSDMA0_QUEUE6_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_PREEMPT = 0x02C0  # macro
regSDMA0_QUEUE6_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_DUMMY_REG = 0x02C1  # macro
regSDMA0_QUEUE6_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI = 0x02C2  # macro
regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO = 0x02C3  # macro
regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_AQL_CNTL = 0x02C4  # macro
regSDMA0_QUEUE6_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MINOR_PTR_UPDATE = 0x02C5  # macro
regSDMA0_QUEUE6_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_RB_PREEMPT = 0x02C6  # macro
regSDMA0_QUEUE6_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA0 = 0x02D0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA1 = 0x02D1  # macro
regSDMA0_QUEUE6_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA2 = 0x02D2  # macro
regSDMA0_QUEUE6_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA3 = 0x02D3  # macro
regSDMA0_QUEUE6_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA4 = 0x02D4  # macro
regSDMA0_QUEUE6_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA5 = 0x02D5  # macro
regSDMA0_QUEUE6_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA6 = 0x02D6  # macro
regSDMA0_QUEUE6_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA7 = 0x02D7  # macro
regSDMA0_QUEUE6_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA8 = 0x02D8  # macro
regSDMA0_QUEUE6_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA9 = 0x02D9  # macro
regSDMA0_QUEUE6_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_DATA10 = 0x02DA  # macro
regSDMA0_QUEUE6_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE6_MIDCMD_CNTL = 0x02DB  # macro
regSDMA0_QUEUE6_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_CNTL = 0x02E8  # macro
regSDMA0_QUEUE7_RB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_BASE = 0x02E9  # macro
regSDMA0_QUEUE7_RB_BASE_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_BASE_HI = 0x02EA  # macro
regSDMA0_QUEUE7_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_RPTR = 0x02EB  # macro
regSDMA0_QUEUE7_RB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_RPTR_HI = 0x02EC  # macro
regSDMA0_QUEUE7_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_WPTR = 0x02ED  # macro
regSDMA0_QUEUE7_RB_WPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_WPTR_HI = 0x02EE  # macro
regSDMA0_QUEUE7_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_RPTR_ADDR_HI = 0x02F0  # macro
regSDMA0_QUEUE7_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_RPTR_ADDR_LO = 0x02F1  # macro
regSDMA0_QUEUE7_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_CNTL = 0x02F2  # macro
regSDMA0_QUEUE7_IB_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_RPTR = 0x02F3  # macro
regSDMA0_QUEUE7_IB_RPTR_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_OFFSET = 0x02F4  # macro
regSDMA0_QUEUE7_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_BASE_LO = 0x02F5  # macro
regSDMA0_QUEUE7_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_BASE_HI = 0x02F6  # macro
regSDMA0_QUEUE7_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_SIZE = 0x02F7  # macro
regSDMA0_QUEUE7_IB_SIZE_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_SKIP_CNTL = 0x02F8  # macro
regSDMA0_QUEUE7_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_CONTEXT_STATUS = 0x02F9  # macro
regSDMA0_QUEUE7_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_DOORBELL = 0x02FA  # macro
regSDMA0_QUEUE7_DOORBELL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_DOORBELL_LOG = 0x0311  # macro
regSDMA0_QUEUE7_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_DOORBELL_OFFSET = 0x0313  # macro
regSDMA0_QUEUE7_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_CSA_ADDR_LO = 0x0314  # macro
regSDMA0_QUEUE7_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_CSA_ADDR_HI = 0x0315  # macro
regSDMA0_QUEUE7_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_SCHEDULE_CNTL = 0x0316  # macro
regSDMA0_QUEUE7_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_IB_SUB_REMAIN = 0x0317  # macro
regSDMA0_QUEUE7_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_PREEMPT = 0x0318  # macro
regSDMA0_QUEUE7_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_DUMMY_REG = 0x0319  # macro
regSDMA0_QUEUE7_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI = 0x031A  # macro
regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO = 0x031B  # macro
regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_AQL_CNTL = 0x031C  # macro
regSDMA0_QUEUE7_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MINOR_PTR_UPDATE = 0x031D  # macro
regSDMA0_QUEUE7_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_RB_PREEMPT = 0x031E  # macro
regSDMA0_QUEUE7_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA0 = 0x0328  # macro
regSDMA0_QUEUE7_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA1 = 0x0329  # macro
regSDMA0_QUEUE7_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA2 = 0x032A  # macro
regSDMA0_QUEUE7_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA3 = 0x032B  # macro
regSDMA0_QUEUE7_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA4 = 0x032C  # macro
regSDMA0_QUEUE7_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA5 = 0x032D  # macro
regSDMA0_QUEUE7_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA6 = 0x032E  # macro
regSDMA0_QUEUE7_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA7 = 0x032F  # macro
regSDMA0_QUEUE7_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA8 = 0x0330  # macro
regSDMA0_QUEUE7_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA9 = 0x0331  # macro
regSDMA0_QUEUE7_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_DATA10 = 0x0332  # macro
regSDMA0_QUEUE7_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA0_QUEUE7_MIDCMD_CNTL = 0x0333  # macro
regSDMA0_QUEUE7_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_DEC_START = 0x0600  # macro
regSDMA1_DEC_START_BASE_IDX = 0  # macro
regSDMA1_F32_MISC_CNTL = 0x060B  # macro
regSDMA1_F32_MISC_CNTL_BASE_IDX = 0  # macro
regSDMA1_GLOBAL_TIMESTAMP_LO = 0x060F  # macro
regSDMA1_GLOBAL_TIMESTAMP_LO_BASE_IDX = 0  # macro
regSDMA1_GLOBAL_TIMESTAMP_HI = 0x0610  # macro
regSDMA1_GLOBAL_TIMESTAMP_HI_BASE_IDX = 0  # macro
regSDMA1_POWER_CNTL = 0x061A  # macro
regSDMA1_POWER_CNTL_BASE_IDX = 0  # macro
regSDMA1_CNTL = 0x061C  # macro
regSDMA1_CNTL_BASE_IDX = 0  # macro
regSDMA1_CHICKEN_BITS = 0x061D  # macro
regSDMA1_CHICKEN_BITS_BASE_IDX = 0  # macro
regSDMA1_GB_ADDR_CONFIG = 0x061E  # macro
regSDMA1_GB_ADDR_CONFIG_BASE_IDX = 0  # macro
regSDMA1_GB_ADDR_CONFIG_READ = 0x061F  # macro
regSDMA1_GB_ADDR_CONFIG_READ_BASE_IDX = 0  # macro
regSDMA1_RB_RPTR_FETCH = 0x0620  # macro
regSDMA1_RB_RPTR_FETCH_BASE_IDX = 0  # macro
regSDMA1_RB_RPTR_FETCH_HI = 0x0621  # macro
regSDMA1_RB_RPTR_FETCH_HI_BASE_IDX = 0  # macro
regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL = 0x0622  # macro
regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX = 0  # macro
regSDMA1_IB_OFFSET_FETCH = 0x0623  # macro
regSDMA1_IB_OFFSET_FETCH_BASE_IDX = 0  # macro
regSDMA1_PROGRAM = 0x0624  # macro
regSDMA1_PROGRAM_BASE_IDX = 0  # macro
regSDMA1_STATUS_REG = 0x0625  # macro
regSDMA1_STATUS_REG_BASE_IDX = 0  # macro
regSDMA1_STATUS1_REG = 0x0626  # macro
regSDMA1_STATUS1_REG_BASE_IDX = 0  # macro
regSDMA1_CNTL1 = 0x0627  # macro
regSDMA1_CNTL1_BASE_IDX = 0  # macro
regSDMA1_HBM_PAGE_CONFIG = 0x0628  # macro
regSDMA1_HBM_PAGE_CONFIG_BASE_IDX = 0  # macro
regSDMA1_UCODE_CHECKSUM = 0x0629  # macro
regSDMA1_UCODE_CHECKSUM_BASE_IDX = 0  # macro
regSDMA1_FREEZE = 0x062B  # macro
regSDMA1_FREEZE_BASE_IDX = 0  # macro
regSDMA1_PROCESS_QUANTUM0 = 0x062C  # macro
regSDMA1_PROCESS_QUANTUM0_BASE_IDX = 0  # macro
regSDMA1_PROCESS_QUANTUM1 = 0x062D  # macro
regSDMA1_PROCESS_QUANTUM1_BASE_IDX = 0  # macro
regSDMA1_WATCHDOG_CNTL = 0x062E  # macro
regSDMA1_WATCHDOG_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE_STATUS0 = 0x062F  # macro
regSDMA1_QUEUE_STATUS0_BASE_IDX = 0  # macro
regSDMA1_EDC_CONFIG = 0x0632  # macro
regSDMA1_EDC_CONFIG_BASE_IDX = 0  # macro
regSDMA1_BA_THRESHOLD = 0x0633  # macro
regSDMA1_BA_THRESHOLD_BASE_IDX = 0  # macro
regSDMA1_ID = 0x0634  # macro
regSDMA1_ID_BASE_IDX = 0  # macro
regSDMA1_VERSION = 0x0635  # macro
regSDMA1_VERSION_BASE_IDX = 0  # macro
regSDMA1_EDC_COUNTER = 0x0636  # macro
regSDMA1_EDC_COUNTER_BASE_IDX = 0  # macro
regSDMA1_EDC_COUNTER_CLEAR = 0x0637  # macro
regSDMA1_EDC_COUNTER_CLEAR_BASE_IDX = 0  # macro
regSDMA1_STATUS2_REG = 0x0638  # macro
regSDMA1_STATUS2_REG_BASE_IDX = 0  # macro
regSDMA1_ATOMIC_CNTL = 0x0639  # macro
regSDMA1_ATOMIC_CNTL_BASE_IDX = 0  # macro
regSDMA1_ATOMIC_PREOP_LO = 0x063A  # macro
regSDMA1_ATOMIC_PREOP_LO_BASE_IDX = 0  # macro
regSDMA1_ATOMIC_PREOP_HI = 0x063B  # macro
regSDMA1_ATOMIC_PREOP_HI_BASE_IDX = 0  # macro
regSDMA1_UTCL1_CNTL = 0x063C  # macro
regSDMA1_UTCL1_CNTL_BASE_IDX = 0  # macro
regSDMA1_UTCL1_WATERMK = 0x063D  # macro
regSDMA1_UTCL1_WATERMK_BASE_IDX = 0  # macro
regSDMA1_UTCL1_TIMEOUT = 0x063E  # macro
regSDMA1_UTCL1_TIMEOUT_BASE_IDX = 0  # macro
regSDMA1_UTCL1_PAGE = 0x063F  # macro
regSDMA1_UTCL1_PAGE_BASE_IDX = 0  # macro
regSDMA1_UTCL1_RD_STATUS = 0x0640  # macro
regSDMA1_UTCL1_RD_STATUS_BASE_IDX = 0  # macro
regSDMA1_UTCL1_WR_STATUS = 0x0641  # macro
regSDMA1_UTCL1_WR_STATUS_BASE_IDX = 0  # macro
regSDMA1_UTCL1_INV0 = 0x0642  # macro
regSDMA1_UTCL1_INV0_BASE_IDX = 0  # macro
regSDMA1_UTCL1_INV1 = 0x0643  # macro
regSDMA1_UTCL1_INV1_BASE_IDX = 0  # macro
regSDMA1_UTCL1_INV2 = 0x0644  # macro
regSDMA1_UTCL1_INV2_BASE_IDX = 0  # macro
regSDMA1_UTCL1_RD_XNACK0 = 0x0645  # macro
regSDMA1_UTCL1_RD_XNACK0_BASE_IDX = 0  # macro
regSDMA1_UTCL1_RD_XNACK1 = 0x0646  # macro
regSDMA1_UTCL1_RD_XNACK1_BASE_IDX = 0  # macro
regSDMA1_UTCL1_WR_XNACK0 = 0x0647  # macro
regSDMA1_UTCL1_WR_XNACK0_BASE_IDX = 0  # macro
regSDMA1_UTCL1_WR_XNACK1 = 0x0648  # macro
regSDMA1_UTCL1_WR_XNACK1_BASE_IDX = 0  # macro
regSDMA1_RELAX_ORDERING_LUT = 0x064A  # macro
regSDMA1_RELAX_ORDERING_LUT_BASE_IDX = 0  # macro
regSDMA1_CHICKEN_BITS_2 = 0x064B  # macro
regSDMA1_CHICKEN_BITS_2_BASE_IDX = 0  # macro
regSDMA1_STATUS3_REG = 0x064C  # macro
regSDMA1_STATUS3_REG_BASE_IDX = 0  # macro
regSDMA1_PHYSICAL_ADDR_LO = 0x064D  # macro
regSDMA1_PHYSICAL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_PHYSICAL_ADDR_HI = 0x064E  # macro
regSDMA1_PHYSICAL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_GLOBAL_QUANTUM = 0x064F  # macro
regSDMA1_GLOBAL_QUANTUM_BASE_IDX = 0  # macro
regSDMA1_ERROR_LOG = 0x0650  # macro
regSDMA1_ERROR_LOG_BASE_IDX = 0  # macro
regSDMA1_PUB_DUMMY_REG0 = 0x0651  # macro
regSDMA1_PUB_DUMMY_REG0_BASE_IDX = 0  # macro
regSDMA1_PUB_DUMMY_REG1 = 0x0652  # macro
regSDMA1_PUB_DUMMY_REG1_BASE_IDX = 0  # macro
regSDMA1_PUB_DUMMY_REG2 = 0x0653  # macro
regSDMA1_PUB_DUMMY_REG2_BASE_IDX = 0  # macro
regSDMA1_PUB_DUMMY_REG3 = 0x0654  # macro
regSDMA1_PUB_DUMMY_REG3_BASE_IDX = 0  # macro
regSDMA1_F32_COUNTER = 0x0655  # macro
regSDMA1_F32_COUNTER_BASE_IDX = 0  # macro
regSDMA1_CRD_CNTL = 0x065B  # macro
regSDMA1_CRD_CNTL_BASE_IDX = 0  # macro
regSDMA1_RLC_CGCG_CTRL = 0x065C  # macro
regSDMA1_RLC_CGCG_CTRL_BASE_IDX = 0  # macro
regSDMA1_AQL_STATUS = 0x065F  # macro
regSDMA1_AQL_STATUS_BASE_IDX = 0  # macro
regSDMA1_EA_DBIT_ADDR_DATA = 0x0660  # macro
regSDMA1_EA_DBIT_ADDR_DATA_BASE_IDX = 0  # macro
regSDMA1_EA_DBIT_ADDR_INDEX = 0x0661  # macro
regSDMA1_EA_DBIT_ADDR_INDEX_BASE_IDX = 0  # macro
regSDMA1_TLBI_GCR_CNTL = 0x0662  # macro
regSDMA1_TLBI_GCR_CNTL_BASE_IDX = 0  # macro
regSDMA1_TILING_CONFIG = 0x0663  # macro
regSDMA1_TILING_CONFIG_BASE_IDX = 0  # macro
regSDMA1_INT_STATUS = 0x0670  # macro
regSDMA1_INT_STATUS_BASE_IDX = 0  # macro
regSDMA1_HOLE_ADDR_LO = 0x0672  # macro
regSDMA1_HOLE_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_HOLE_ADDR_HI = 0x0673  # macro
regSDMA1_HOLE_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_CLOCK_GATING_STATUS = 0x0675  # macro
regSDMA1_CLOCK_GATING_STATUS_BASE_IDX = 0  # macro
regSDMA1_STATUS4_REG = 0x0676  # macro
regSDMA1_STATUS4_REG_BASE_IDX = 0  # macro
regSDMA1_SCRATCH_RAM_DATA = 0x0677  # macro
regSDMA1_SCRATCH_RAM_DATA_BASE_IDX = 0  # macro
regSDMA1_SCRATCH_RAM_ADDR = 0x0678  # macro
regSDMA1_SCRATCH_RAM_ADDR_BASE_IDX = 0  # macro
regSDMA1_TIMESTAMP_CNTL = 0x0679  # macro
regSDMA1_TIMESTAMP_CNTL_BASE_IDX = 0  # macro
regSDMA1_STATUS5_REG = 0x067A  # macro
regSDMA1_STATUS5_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE_RESET_REQ = 0x067B  # macro
regSDMA1_QUEUE_RESET_REQ_BASE_IDX = 0  # macro
regSDMA1_STATUS6_REG = 0x067C  # macro
regSDMA1_STATUS6_REG_BASE_IDX = 0  # macro
regSDMA1_UCODE1_CHECKSUM = 0x067D  # macro
regSDMA1_UCODE1_CHECKSUM_BASE_IDX = 0  # macro
regSDMA1_CE_CTRL = 0x067E  # macro
regSDMA1_CE_CTRL_BASE_IDX = 0  # macro
regSDMA1_FED_STATUS = 0x067F  # macro
regSDMA1_FED_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_CNTL = 0x0680  # macro
regSDMA1_QUEUE0_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_BASE = 0x0681  # macro
regSDMA1_QUEUE0_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_BASE_HI = 0x0682  # macro
regSDMA1_QUEUE0_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_RPTR = 0x0683  # macro
regSDMA1_QUEUE0_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_RPTR_HI = 0x0684  # macro
regSDMA1_QUEUE0_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_WPTR = 0x0685  # macro
regSDMA1_QUEUE0_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_WPTR_HI = 0x0686  # macro
regSDMA1_QUEUE0_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_RPTR_ADDR_HI = 0x0688  # macro
regSDMA1_QUEUE0_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_RPTR_ADDR_LO = 0x0689  # macro
regSDMA1_QUEUE0_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_CNTL = 0x068A  # macro
regSDMA1_QUEUE0_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_RPTR = 0x068B  # macro
regSDMA1_QUEUE0_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_OFFSET = 0x068C  # macro
regSDMA1_QUEUE0_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_BASE_LO = 0x068D  # macro
regSDMA1_QUEUE0_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_BASE_HI = 0x068E  # macro
regSDMA1_QUEUE0_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_SIZE = 0x068F  # macro
regSDMA1_QUEUE0_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_SKIP_CNTL = 0x0690  # macro
regSDMA1_QUEUE0_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_CONTEXT_STATUS = 0x0691  # macro
regSDMA1_QUEUE0_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_DOORBELL = 0x0692  # macro
regSDMA1_QUEUE0_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_DOORBELL_LOG = 0x06A9  # macro
regSDMA1_QUEUE0_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_DOORBELL_OFFSET = 0x06AB  # macro
regSDMA1_QUEUE0_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_CSA_ADDR_LO = 0x06AC  # macro
regSDMA1_QUEUE0_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_CSA_ADDR_HI = 0x06AD  # macro
regSDMA1_QUEUE0_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_SCHEDULE_CNTL = 0x06AE  # macro
regSDMA1_QUEUE0_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_IB_SUB_REMAIN = 0x06AF  # macro
regSDMA1_QUEUE0_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_PREEMPT = 0x06B0  # macro
regSDMA1_QUEUE0_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_DUMMY_REG = 0x06B1  # macro
regSDMA1_QUEUE0_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI = 0x06B2  # macro
regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO = 0x06B3  # macro
regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_AQL_CNTL = 0x06B4  # macro
regSDMA1_QUEUE0_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MINOR_PTR_UPDATE = 0x06B5  # macro
regSDMA1_QUEUE0_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_RB_PREEMPT = 0x06B6  # macro
regSDMA1_QUEUE0_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA0 = 0x06C0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA1 = 0x06C1  # macro
regSDMA1_QUEUE0_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA2 = 0x06C2  # macro
regSDMA1_QUEUE0_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA3 = 0x06C3  # macro
regSDMA1_QUEUE0_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA4 = 0x06C4  # macro
regSDMA1_QUEUE0_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA5 = 0x06C5  # macro
regSDMA1_QUEUE0_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA6 = 0x06C6  # macro
regSDMA1_QUEUE0_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA7 = 0x06C7  # macro
regSDMA1_QUEUE0_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA8 = 0x06C8  # macro
regSDMA1_QUEUE0_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA9 = 0x06C9  # macro
regSDMA1_QUEUE0_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_DATA10 = 0x06CA  # macro
regSDMA1_QUEUE0_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE0_MIDCMD_CNTL = 0x06CB  # macro
regSDMA1_QUEUE0_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_CNTL = 0x06D8  # macro
regSDMA1_QUEUE1_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_BASE = 0x06D9  # macro
regSDMA1_QUEUE1_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_BASE_HI = 0x06DA  # macro
regSDMA1_QUEUE1_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_RPTR = 0x06DB  # macro
regSDMA1_QUEUE1_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_RPTR_HI = 0x06DC  # macro
regSDMA1_QUEUE1_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_WPTR = 0x06DD  # macro
regSDMA1_QUEUE1_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_WPTR_HI = 0x06DE  # macro
regSDMA1_QUEUE1_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_RPTR_ADDR_HI = 0x06E0  # macro
regSDMA1_QUEUE1_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_RPTR_ADDR_LO = 0x06E1  # macro
regSDMA1_QUEUE1_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_CNTL = 0x06E2  # macro
regSDMA1_QUEUE1_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_RPTR = 0x06E3  # macro
regSDMA1_QUEUE1_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_OFFSET = 0x06E4  # macro
regSDMA1_QUEUE1_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_BASE_LO = 0x06E5  # macro
regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_BASE_HI = 0x06E6  # macro
regSDMA1_QUEUE1_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_SIZE = 0x06E7  # macro
regSDMA1_QUEUE1_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_SKIP_CNTL = 0x06E8  # macro
regSDMA1_QUEUE1_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_CONTEXT_STATUS = 0x06E9  # macro
regSDMA1_QUEUE1_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_DOORBELL = 0x06EA  # macro
regSDMA1_QUEUE1_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_DOORBELL_LOG = 0x0701  # macro
regSDMA1_QUEUE1_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_DOORBELL_OFFSET = 0x0703  # macro
regSDMA1_QUEUE1_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_CSA_ADDR_LO = 0x0704  # macro
regSDMA1_QUEUE1_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_CSA_ADDR_HI = 0x0705  # macro
regSDMA1_QUEUE1_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_SCHEDULE_CNTL = 0x0706  # macro
regSDMA1_QUEUE1_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_IB_SUB_REMAIN = 0x0707  # macro
regSDMA1_QUEUE1_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_PREEMPT = 0x0708  # macro
regSDMA1_QUEUE1_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_DUMMY_REG = 0x0709  # macro
regSDMA1_QUEUE1_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI = 0x070A  # macro
regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO = 0x070B  # macro
regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_AQL_CNTL = 0x070C  # macro
regSDMA1_QUEUE1_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MINOR_PTR_UPDATE = 0x070D  # macro
regSDMA1_QUEUE1_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_RB_PREEMPT = 0x070E  # macro
regSDMA1_QUEUE1_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA0 = 0x0718  # macro
regSDMA1_QUEUE1_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA1 = 0x0719  # macro
regSDMA1_QUEUE1_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA2 = 0x071A  # macro
regSDMA1_QUEUE1_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA3 = 0x071B  # macro
regSDMA1_QUEUE1_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA4 = 0x071C  # macro
regSDMA1_QUEUE1_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA5 = 0x071D  # macro
regSDMA1_QUEUE1_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA6 = 0x071E  # macro
regSDMA1_QUEUE1_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA7 = 0x071F  # macro
regSDMA1_QUEUE1_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA8 = 0x0720  # macro
regSDMA1_QUEUE1_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA9 = 0x0721  # macro
regSDMA1_QUEUE1_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_DATA10 = 0x0722  # macro
regSDMA1_QUEUE1_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE1_MIDCMD_CNTL = 0x0723  # macro
regSDMA1_QUEUE1_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_CNTL = 0x0730  # macro
regSDMA1_QUEUE2_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_BASE = 0x0731  # macro
regSDMA1_QUEUE2_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_BASE_HI = 0x0732  # macro
regSDMA1_QUEUE2_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_RPTR = 0x0733  # macro
regSDMA1_QUEUE2_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_RPTR_HI = 0x0734  # macro
regSDMA1_QUEUE2_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_WPTR = 0x0735  # macro
regSDMA1_QUEUE2_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_WPTR_HI = 0x0736  # macro
regSDMA1_QUEUE2_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_RPTR_ADDR_HI = 0x0738  # macro
regSDMA1_QUEUE2_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_RPTR_ADDR_LO = 0x0739  # macro
regSDMA1_QUEUE2_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_CNTL = 0x073A  # macro
regSDMA1_QUEUE2_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_RPTR = 0x073B  # macro
regSDMA1_QUEUE2_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_OFFSET = 0x073C  # macro
regSDMA1_QUEUE2_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_BASE_LO = 0x073D  # macro
regSDMA1_QUEUE2_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_BASE_HI = 0x073E  # macro
regSDMA1_QUEUE2_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_SIZE = 0x073F  # macro
regSDMA1_QUEUE2_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_SKIP_CNTL = 0x0740  # macro
regSDMA1_QUEUE2_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_CONTEXT_STATUS = 0x0741  # macro
regSDMA1_QUEUE2_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_DOORBELL = 0x0742  # macro
regSDMA1_QUEUE2_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_DOORBELL_LOG = 0x0759  # macro
regSDMA1_QUEUE2_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_DOORBELL_OFFSET = 0x075B  # macro
regSDMA1_QUEUE2_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_CSA_ADDR_LO = 0x075C  # macro
regSDMA1_QUEUE2_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_CSA_ADDR_HI = 0x075D  # macro
regSDMA1_QUEUE2_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_SCHEDULE_CNTL = 0x075E  # macro
regSDMA1_QUEUE2_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_IB_SUB_REMAIN = 0x075F  # macro
regSDMA1_QUEUE2_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_PREEMPT = 0x0760  # macro
regSDMA1_QUEUE2_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_DUMMY_REG = 0x0761  # macro
regSDMA1_QUEUE2_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI = 0x0762  # macro
regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO = 0x0763  # macro
regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_AQL_CNTL = 0x0764  # macro
regSDMA1_QUEUE2_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MINOR_PTR_UPDATE = 0x0765  # macro
regSDMA1_QUEUE2_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_RB_PREEMPT = 0x0766  # macro
regSDMA1_QUEUE2_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA0 = 0x0770  # macro
regSDMA1_QUEUE2_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA1 = 0x0771  # macro
regSDMA1_QUEUE2_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA2 = 0x0772  # macro
regSDMA1_QUEUE2_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA3 = 0x0773  # macro
regSDMA1_QUEUE2_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA4 = 0x0774  # macro
regSDMA1_QUEUE2_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA5 = 0x0775  # macro
regSDMA1_QUEUE2_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA6 = 0x0776  # macro
regSDMA1_QUEUE2_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA7 = 0x0777  # macro
regSDMA1_QUEUE2_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA8 = 0x0778  # macro
regSDMA1_QUEUE2_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA9 = 0x0779  # macro
regSDMA1_QUEUE2_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_DATA10 = 0x077A  # macro
regSDMA1_QUEUE2_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE2_MIDCMD_CNTL = 0x077B  # macro
regSDMA1_QUEUE2_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_CNTL = 0x0788  # macro
regSDMA1_QUEUE3_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_BASE = 0x0789  # macro
regSDMA1_QUEUE3_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_BASE_HI = 0x078A  # macro
regSDMA1_QUEUE3_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_RPTR = 0x078B  # macro
regSDMA1_QUEUE3_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_RPTR_HI = 0x078C  # macro
regSDMA1_QUEUE3_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_WPTR = 0x078D  # macro
regSDMA1_QUEUE3_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_WPTR_HI = 0x078E  # macro
regSDMA1_QUEUE3_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_RPTR_ADDR_HI = 0x0790  # macro
regSDMA1_QUEUE3_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_RPTR_ADDR_LO = 0x0791  # macro
regSDMA1_QUEUE3_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_CNTL = 0x0792  # macro
regSDMA1_QUEUE3_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_RPTR = 0x0793  # macro
regSDMA1_QUEUE3_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_OFFSET = 0x0794  # macro
regSDMA1_QUEUE3_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_BASE_LO = 0x0795  # macro
regSDMA1_QUEUE3_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_BASE_HI = 0x0796  # macro
regSDMA1_QUEUE3_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_SIZE = 0x0797  # macro
regSDMA1_QUEUE3_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_SKIP_CNTL = 0x0798  # macro
regSDMA1_QUEUE3_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_CONTEXT_STATUS = 0x0799  # macro
regSDMA1_QUEUE3_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_DOORBELL = 0x079A  # macro
regSDMA1_QUEUE3_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_DOORBELL_LOG = 0x07B1  # macro
regSDMA1_QUEUE3_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_DOORBELL_OFFSET = 0x07B3  # macro
regSDMA1_QUEUE3_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_CSA_ADDR_LO = 0x07B4  # macro
regSDMA1_QUEUE3_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_CSA_ADDR_HI = 0x07B5  # macro
regSDMA1_QUEUE3_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_SCHEDULE_CNTL = 0x07B6  # macro
regSDMA1_QUEUE3_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_IB_SUB_REMAIN = 0x07B7  # macro
regSDMA1_QUEUE3_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_PREEMPT = 0x07B8  # macro
regSDMA1_QUEUE3_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_DUMMY_REG = 0x07B9  # macro
regSDMA1_QUEUE3_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI = 0x07BA  # macro
regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO = 0x07BB  # macro
regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_AQL_CNTL = 0x07BC  # macro
regSDMA1_QUEUE3_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MINOR_PTR_UPDATE = 0x07BD  # macro
regSDMA1_QUEUE3_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_RB_PREEMPT = 0x07BE  # macro
regSDMA1_QUEUE3_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA0 = 0x07C8  # macro
regSDMA1_QUEUE3_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA1 = 0x07C9  # macro
regSDMA1_QUEUE3_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA2 = 0x07CA  # macro
regSDMA1_QUEUE3_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA3 = 0x07CB  # macro
regSDMA1_QUEUE3_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA4 = 0x07CC  # macro
regSDMA1_QUEUE3_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA5 = 0x07CD  # macro
regSDMA1_QUEUE3_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA6 = 0x07CE  # macro
regSDMA1_QUEUE3_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA7 = 0x07CF  # macro
regSDMA1_QUEUE3_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA8 = 0x07D0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA9 = 0x07D1  # macro
regSDMA1_QUEUE3_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_DATA10 = 0x07D2  # macro
regSDMA1_QUEUE3_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE3_MIDCMD_CNTL = 0x07D3  # macro
regSDMA1_QUEUE3_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_CNTL = 0x07E0  # macro
regSDMA1_QUEUE4_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_BASE = 0x07E1  # macro
regSDMA1_QUEUE4_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_BASE_HI = 0x07E2  # macro
regSDMA1_QUEUE4_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_RPTR = 0x07E3  # macro
regSDMA1_QUEUE4_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_RPTR_HI = 0x07E4  # macro
regSDMA1_QUEUE4_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_WPTR = 0x07E5  # macro
regSDMA1_QUEUE4_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_WPTR_HI = 0x07E6  # macro
regSDMA1_QUEUE4_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_RPTR_ADDR_HI = 0x07E8  # macro
regSDMA1_QUEUE4_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_RPTR_ADDR_LO = 0x07E9  # macro
regSDMA1_QUEUE4_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_CNTL = 0x07EA  # macro
regSDMA1_QUEUE4_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_RPTR = 0x07EB  # macro
regSDMA1_QUEUE4_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_OFFSET = 0x07EC  # macro
regSDMA1_QUEUE4_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_BASE_LO = 0x07ED  # macro
regSDMA1_QUEUE4_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_BASE_HI = 0x07EE  # macro
regSDMA1_QUEUE4_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_SIZE = 0x07EF  # macro
regSDMA1_QUEUE4_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_SKIP_CNTL = 0x07F0  # macro
regSDMA1_QUEUE4_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_CONTEXT_STATUS = 0x07F1  # macro
regSDMA1_QUEUE4_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_DOORBELL = 0x07F2  # macro
regSDMA1_QUEUE4_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_DOORBELL_LOG = 0x0809  # macro
regSDMA1_QUEUE4_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_DOORBELL_OFFSET = 0x080B  # macro
regSDMA1_QUEUE4_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_CSA_ADDR_LO = 0x080C  # macro
regSDMA1_QUEUE4_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_CSA_ADDR_HI = 0x080D  # macro
regSDMA1_QUEUE4_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_SCHEDULE_CNTL = 0x080E  # macro
regSDMA1_QUEUE4_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_IB_SUB_REMAIN = 0x080F  # macro
regSDMA1_QUEUE4_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_PREEMPT = 0x0810  # macro
regSDMA1_QUEUE4_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_DUMMY_REG = 0x0811  # macro
regSDMA1_QUEUE4_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI = 0x0812  # macro
regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO = 0x0813  # macro
regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_AQL_CNTL = 0x0814  # macro
regSDMA1_QUEUE4_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MINOR_PTR_UPDATE = 0x0815  # macro
regSDMA1_QUEUE4_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_RB_PREEMPT = 0x0816  # macro
regSDMA1_QUEUE4_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA0 = 0x0820  # macro
regSDMA1_QUEUE4_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA1 = 0x0821  # macro
regSDMA1_QUEUE4_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA2 = 0x0822  # macro
regSDMA1_QUEUE4_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA3 = 0x0823  # macro
regSDMA1_QUEUE4_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA4 = 0x0824  # macro
regSDMA1_QUEUE4_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA5 = 0x0825  # macro
regSDMA1_QUEUE4_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA6 = 0x0826  # macro
regSDMA1_QUEUE4_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA7 = 0x0827  # macro
regSDMA1_QUEUE4_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA8 = 0x0828  # macro
regSDMA1_QUEUE4_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA9 = 0x0829  # macro
regSDMA1_QUEUE4_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_DATA10 = 0x082A  # macro
regSDMA1_QUEUE4_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE4_MIDCMD_CNTL = 0x082B  # macro
regSDMA1_QUEUE4_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_CNTL = 0x0838  # macro
regSDMA1_QUEUE5_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_BASE = 0x0839  # macro
regSDMA1_QUEUE5_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_BASE_HI = 0x083A  # macro
regSDMA1_QUEUE5_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_RPTR = 0x083B  # macro
regSDMA1_QUEUE5_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_RPTR_HI = 0x083C  # macro
regSDMA1_QUEUE5_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_WPTR = 0x083D  # macro
regSDMA1_QUEUE5_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_WPTR_HI = 0x083E  # macro
regSDMA1_QUEUE5_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_RPTR_ADDR_HI = 0x0840  # macro
regSDMA1_QUEUE5_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_RPTR_ADDR_LO = 0x0841  # macro
regSDMA1_QUEUE5_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_CNTL = 0x0842  # macro
regSDMA1_QUEUE5_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_RPTR = 0x0843  # macro
regSDMA1_QUEUE5_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_OFFSET = 0x0844  # macro
regSDMA1_QUEUE5_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_BASE_LO = 0x0845  # macro
regSDMA1_QUEUE5_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_BASE_HI = 0x0846  # macro
regSDMA1_QUEUE5_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_SIZE = 0x0847  # macro
regSDMA1_QUEUE5_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_SKIP_CNTL = 0x0848  # macro
regSDMA1_QUEUE5_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_CONTEXT_STATUS = 0x0849  # macro
regSDMA1_QUEUE5_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_DOORBELL = 0x084A  # macro
regSDMA1_QUEUE5_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_DOORBELL_LOG = 0x0861  # macro
regSDMA1_QUEUE5_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_DOORBELL_OFFSET = 0x0863  # macro
regSDMA1_QUEUE5_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_CSA_ADDR_LO = 0x0864  # macro
regSDMA1_QUEUE5_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_CSA_ADDR_HI = 0x0865  # macro
regSDMA1_QUEUE5_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_SCHEDULE_CNTL = 0x0866  # macro
regSDMA1_QUEUE5_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_IB_SUB_REMAIN = 0x0867  # macro
regSDMA1_QUEUE5_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_PREEMPT = 0x0868  # macro
regSDMA1_QUEUE5_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_DUMMY_REG = 0x0869  # macro
regSDMA1_QUEUE5_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI = 0x086A  # macro
regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO = 0x086B  # macro
regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_AQL_CNTL = 0x086C  # macro
regSDMA1_QUEUE5_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MINOR_PTR_UPDATE = 0x086D  # macro
regSDMA1_QUEUE5_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_RB_PREEMPT = 0x086E  # macro
regSDMA1_QUEUE5_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA0 = 0x0878  # macro
regSDMA1_QUEUE5_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA1 = 0x0879  # macro
regSDMA1_QUEUE5_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA2 = 0x087A  # macro
regSDMA1_QUEUE5_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA3 = 0x087B  # macro
regSDMA1_QUEUE5_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA4 = 0x087C  # macro
regSDMA1_QUEUE5_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA5 = 0x087D  # macro
regSDMA1_QUEUE5_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA6 = 0x087E  # macro
regSDMA1_QUEUE5_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA7 = 0x087F  # macro
regSDMA1_QUEUE5_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA8 = 0x0880  # macro
regSDMA1_QUEUE5_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA9 = 0x0881  # macro
regSDMA1_QUEUE5_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_DATA10 = 0x0882  # macro
regSDMA1_QUEUE5_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE5_MIDCMD_CNTL = 0x0883  # macro
regSDMA1_QUEUE5_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_CNTL = 0x0890  # macro
regSDMA1_QUEUE6_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_BASE = 0x0891  # macro
regSDMA1_QUEUE6_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_BASE_HI = 0x0892  # macro
regSDMA1_QUEUE6_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_RPTR = 0x0893  # macro
regSDMA1_QUEUE6_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_RPTR_HI = 0x0894  # macro
regSDMA1_QUEUE6_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_WPTR = 0x0895  # macro
regSDMA1_QUEUE6_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_WPTR_HI = 0x0896  # macro
regSDMA1_QUEUE6_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_RPTR_ADDR_HI = 0x0898  # macro
regSDMA1_QUEUE6_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_RPTR_ADDR_LO = 0x0899  # macro
regSDMA1_QUEUE6_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_CNTL = 0x089A  # macro
regSDMA1_QUEUE6_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_RPTR = 0x089B  # macro
regSDMA1_QUEUE6_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_OFFSET = 0x089C  # macro
regSDMA1_QUEUE6_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_BASE_LO = 0x089D  # macro
regSDMA1_QUEUE6_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_BASE_HI = 0x089E  # macro
regSDMA1_QUEUE6_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_SIZE = 0x089F  # macro
regSDMA1_QUEUE6_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_SKIP_CNTL = 0x08A0  # macro
regSDMA1_QUEUE6_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_CONTEXT_STATUS = 0x08A1  # macro
regSDMA1_QUEUE6_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_DOORBELL = 0x08A2  # macro
regSDMA1_QUEUE6_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_DOORBELL_LOG = 0x08B9  # macro
regSDMA1_QUEUE6_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_DOORBELL_OFFSET = 0x08BB  # macro
regSDMA1_QUEUE6_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_CSA_ADDR_LO = 0x08BC  # macro
regSDMA1_QUEUE6_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_CSA_ADDR_HI = 0x08BD  # macro
regSDMA1_QUEUE6_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_SCHEDULE_CNTL = 0x08BE  # macro
regSDMA1_QUEUE6_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_IB_SUB_REMAIN = 0x08BF  # macro
regSDMA1_QUEUE6_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_PREEMPT = 0x08C0  # macro
regSDMA1_QUEUE6_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_DUMMY_REG = 0x08C1  # macro
regSDMA1_QUEUE6_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI = 0x08C2  # macro
regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO = 0x08C3  # macro
regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_AQL_CNTL = 0x08C4  # macro
regSDMA1_QUEUE6_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MINOR_PTR_UPDATE = 0x08C5  # macro
regSDMA1_QUEUE6_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_RB_PREEMPT = 0x08C6  # macro
regSDMA1_QUEUE6_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA0 = 0x08D0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA1 = 0x08D1  # macro
regSDMA1_QUEUE6_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA2 = 0x08D2  # macro
regSDMA1_QUEUE6_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA3 = 0x08D3  # macro
regSDMA1_QUEUE6_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA4 = 0x08D4  # macro
regSDMA1_QUEUE6_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA5 = 0x08D5  # macro
regSDMA1_QUEUE6_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA6 = 0x08D6  # macro
regSDMA1_QUEUE6_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA7 = 0x08D7  # macro
regSDMA1_QUEUE6_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA8 = 0x08D8  # macro
regSDMA1_QUEUE6_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA9 = 0x08D9  # macro
regSDMA1_QUEUE6_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_DATA10 = 0x08DA  # macro
regSDMA1_QUEUE6_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE6_MIDCMD_CNTL = 0x08DB  # macro
regSDMA1_QUEUE6_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_CNTL = 0x08E8  # macro
regSDMA1_QUEUE7_RB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_BASE = 0x08E9  # macro
regSDMA1_QUEUE7_RB_BASE_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_BASE_HI = 0x08EA  # macro
regSDMA1_QUEUE7_RB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_RPTR = 0x08EB  # macro
regSDMA1_QUEUE7_RB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_RPTR_HI = 0x08EC  # macro
regSDMA1_QUEUE7_RB_RPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_WPTR = 0x08ED  # macro
regSDMA1_QUEUE7_RB_WPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_WPTR_HI = 0x08EE  # macro
regSDMA1_QUEUE7_RB_WPTR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_RPTR_ADDR_HI = 0x08F0  # macro
regSDMA1_QUEUE7_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_RPTR_ADDR_LO = 0x08F1  # macro
regSDMA1_QUEUE7_RB_RPTR_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_CNTL = 0x08F2  # macro
regSDMA1_QUEUE7_IB_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_RPTR = 0x08F3  # macro
regSDMA1_QUEUE7_IB_RPTR_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_OFFSET = 0x08F4  # macro
regSDMA1_QUEUE7_IB_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_BASE_LO = 0x08F5  # macro
regSDMA1_QUEUE7_IB_BASE_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_BASE_HI = 0x08F6  # macro
regSDMA1_QUEUE7_IB_BASE_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_SIZE = 0x08F7  # macro
regSDMA1_QUEUE7_IB_SIZE_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_SKIP_CNTL = 0x08F8  # macro
regSDMA1_QUEUE7_SKIP_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_CONTEXT_STATUS = 0x08F9  # macro
regSDMA1_QUEUE7_CONTEXT_STATUS_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_DOORBELL = 0x08FA  # macro
regSDMA1_QUEUE7_DOORBELL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_DOORBELL_LOG = 0x0911  # macro
regSDMA1_QUEUE7_DOORBELL_LOG_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_DOORBELL_OFFSET = 0x0913  # macro
regSDMA1_QUEUE7_DOORBELL_OFFSET_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_CSA_ADDR_LO = 0x0914  # macro
regSDMA1_QUEUE7_CSA_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_CSA_ADDR_HI = 0x0915  # macro
regSDMA1_QUEUE7_CSA_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_SCHEDULE_CNTL = 0x0916  # macro
regSDMA1_QUEUE7_SCHEDULE_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_IB_SUB_REMAIN = 0x0917  # macro
regSDMA1_QUEUE7_IB_SUB_REMAIN_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_PREEMPT = 0x0918  # macro
regSDMA1_QUEUE7_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_DUMMY_REG = 0x0919  # macro
regSDMA1_QUEUE7_DUMMY_REG_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI = 0x091A  # macro
regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO = 0x091B  # macro
regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_AQL_CNTL = 0x091C  # macro
regSDMA1_QUEUE7_RB_AQL_CNTL_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MINOR_PTR_UPDATE = 0x091D  # macro
regSDMA1_QUEUE7_MINOR_PTR_UPDATE_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_RB_PREEMPT = 0x091E  # macro
regSDMA1_QUEUE7_RB_PREEMPT_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA0 = 0x0928  # macro
regSDMA1_QUEUE7_MIDCMD_DATA0_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA1 = 0x0929  # macro
regSDMA1_QUEUE7_MIDCMD_DATA1_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA2 = 0x092A  # macro
regSDMA1_QUEUE7_MIDCMD_DATA2_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA3 = 0x092B  # macro
regSDMA1_QUEUE7_MIDCMD_DATA3_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA4 = 0x092C  # macro
regSDMA1_QUEUE7_MIDCMD_DATA4_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA5 = 0x092D  # macro
regSDMA1_QUEUE7_MIDCMD_DATA5_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA6 = 0x092E  # macro
regSDMA1_QUEUE7_MIDCMD_DATA6_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA7 = 0x092F  # macro
regSDMA1_QUEUE7_MIDCMD_DATA7_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA8 = 0x0930  # macro
regSDMA1_QUEUE7_MIDCMD_DATA8_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA9 = 0x0931  # macro
regSDMA1_QUEUE7_MIDCMD_DATA9_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_DATA10 = 0x0932  # macro
regSDMA1_QUEUE7_MIDCMD_DATA10_BASE_IDX = 0  # macro
regSDMA1_QUEUE7_MIDCMD_CNTL = 0x0933  # macro
regSDMA1_QUEUE7_MIDCMD_CNTL_BASE_IDX = 0  # macro
regSDMA0_UCODE_ADDR = 0x5880  # macro
regSDMA0_UCODE_ADDR_BASE_IDX = 1  # macro
regSDMA0_UCODE_DATA = 0x5881  # macro
regSDMA0_UCODE_DATA_BASE_IDX = 1  # macro
regSDMA0_UCODE_SELFLOAD_CONTROL = 0x5882  # macro
regSDMA0_UCODE_SELFLOAD_CONTROL_BASE_IDX = 1  # macro
regSDMA0_BROADCAST_UCODE_ADDR = 0x5886  # macro
regSDMA0_BROADCAST_UCODE_ADDR_BASE_IDX = 1  # macro
regSDMA0_BROADCAST_UCODE_DATA = 0x5887  # macro
regSDMA0_BROADCAST_UCODE_DATA_BASE_IDX = 1  # macro
regSDMA0_F32_CNTL = 0x589A  # macro
regSDMA0_F32_CNTL_BASE_IDX = 1  # macro
regSDMA1_UCODE_ADDR = 0x58A0  # macro
regSDMA1_UCODE_ADDR_BASE_IDX = 1  # macro
regSDMA1_UCODE_DATA = 0x58A1  # macro
regSDMA1_UCODE_DATA_BASE_IDX = 1  # macro
regSDMA1_UCODE_SELFLOAD_CONTROL = 0x58A2  # macro
regSDMA1_UCODE_SELFLOAD_CONTROL_BASE_IDX = 1  # macro
regSDMA1_BROADCAST_UCODE_ADDR = 0x58A6  # macro
regSDMA1_BROADCAST_UCODE_ADDR_BASE_IDX = 1  # macro
regSDMA1_BROADCAST_UCODE_DATA = 0x58A7  # macro
regSDMA1_BROADCAST_UCODE_DATA_BASE_IDX = 1  # macro
regSDMA1_F32_CNTL = 0x58BA  # macro
regSDMA1_F32_CNTL_BASE_IDX = 1  # macro
regSDMA0_PERFCNT_PERFCOUNTER0_CFG = 0x3E20  # macro
regSDMA0_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX = 1  # macro
regSDMA0_PERFCNT_PERFCOUNTER1_CFG = 0x3E21  # macro
regSDMA0_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX = 1  # macro
regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL = 0x3E22  # macro
regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1  # macro
regSDMA0_PERFCNT_MISC_CNTL = 0x3E23  # macro
regSDMA0_PERFCNT_MISC_CNTL_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER0_SELECT = 0x3E24  # macro
regSDMA0_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER0_SELECT1 = 0x3E25  # macro
regSDMA0_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER1_SELECT = 0x3E26  # macro
regSDMA0_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER1_SELECT1 = 0x3E27  # macro
regSDMA0_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regSDMA1_PERFCNT_PERFCOUNTER0_CFG = 0x3E2C  # macro
regSDMA1_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX = 1  # macro
regSDMA1_PERFCNT_PERFCOUNTER1_CFG = 0x3E2D  # macro
regSDMA1_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX = 1  # macro
regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL = 0x3E2E  # macro
regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1  # macro
regSDMA1_PERFCNT_MISC_CNTL = 0x3E2F  # macro
regSDMA1_PERFCNT_MISC_CNTL_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER0_SELECT = 0x3E30  # macro
regSDMA1_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER0_SELECT1 = 0x3E31  # macro
regSDMA1_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER1_SELECT = 0x3E32  # macro
regSDMA1_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER1_SELECT1 = 0x3E33  # macro
regSDMA1_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regSDMA0_PERFCNT_PERFCOUNTER_LO = 0x3660  # macro
regSDMA0_PERFCNT_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regSDMA0_PERFCNT_PERFCOUNTER_HI = 0x3661  # macro
regSDMA0_PERFCNT_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER0_LO = 0x3662  # macro
regSDMA0_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER0_HI = 0x3663  # macro
regSDMA0_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER1_LO = 0x3664  # macro
regSDMA0_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regSDMA0_PERFCOUNTER1_HI = 0x3665  # macro
regSDMA0_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regSDMA1_PERFCNT_PERFCOUNTER_LO = 0x366C  # macro
regSDMA1_PERFCNT_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regSDMA1_PERFCNT_PERFCOUNTER_HI = 0x366D  # macro
regSDMA1_PERFCNT_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER0_LO = 0x366E  # macro
regSDMA1_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER0_HI = 0x366F  # macro
regSDMA1_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER1_LO = 0x3670  # macro
regSDMA1_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regSDMA1_PERFCOUNTER1_HI = 0x3671  # macro
regSDMA1_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGRBM_CNTL = 0x0DA0  # macro
regGRBM_CNTL_BASE_IDX = 0  # macro
regGRBM_SKEW_CNTL = 0x0DA1  # macro
regGRBM_SKEW_CNTL_BASE_IDX = 0  # macro
regGRBM_STATUS2 = 0x0DA2  # macro
regGRBM_STATUS2_BASE_IDX = 0  # macro
regGRBM_PWR_CNTL = 0x0DA3  # macro
regGRBM_PWR_CNTL_BASE_IDX = 0  # macro
regGRBM_STATUS = 0x0DA4  # macro
regGRBM_STATUS_BASE_IDX = 0  # macro
regGRBM_STATUS_SE0 = 0x0DA5  # macro
regGRBM_STATUS_SE0_BASE_IDX = 0  # macro
regGRBM_STATUS_SE1 = 0x0DA6  # macro
regGRBM_STATUS_SE1_BASE_IDX = 0  # macro
regGRBM_STATUS3 = 0x0DA7  # macro
regGRBM_STATUS3_BASE_IDX = 0  # macro
regGRBM_SOFT_RESET = 0x0DA8  # macro
regGRBM_SOFT_RESET_BASE_IDX = 0  # macro
regGRBM_GFX_CLKEN_CNTL = 0x0DAC  # macro
regGRBM_GFX_CLKEN_CNTL_BASE_IDX = 0  # macro
regGRBM_WAIT_IDLE_CLOCKS = 0x0DAD  # macro
regGRBM_WAIT_IDLE_CLOCKS_BASE_IDX = 0  # macro
regGRBM_STATUS_SE2 = 0x0DAE  # macro
regGRBM_STATUS_SE2_BASE_IDX = 0  # macro
regGRBM_STATUS_SE3 = 0x0DAF  # macro
regGRBM_STATUS_SE3_BASE_IDX = 0  # macro
regGRBM_STATUS_SE4 = 0x0DB0  # macro
regGRBM_STATUS_SE4_BASE_IDX = 0  # macro
regGRBM_STATUS_SE5 = 0x0DB1  # macro
regGRBM_STATUS_SE5_BASE_IDX = 0  # macro
regGRBM_READ_ERROR = 0x0DB6  # macro
regGRBM_READ_ERROR_BASE_IDX = 0  # macro
regGRBM_READ_ERROR2 = 0x0DB7  # macro
regGRBM_READ_ERROR2_BASE_IDX = 0  # macro
regGRBM_INT_CNTL = 0x0DB8  # macro
regGRBM_INT_CNTL_BASE_IDX = 0  # macro
regGRBM_TRAP_OP = 0x0DB9  # macro
regGRBM_TRAP_OP_BASE_IDX = 0  # macro
regGRBM_TRAP_ADDR = 0x0DBA  # macro
regGRBM_TRAP_ADDR_BASE_IDX = 0  # macro
regGRBM_TRAP_ADDR_MSK = 0x0DBB  # macro
regGRBM_TRAP_ADDR_MSK_BASE_IDX = 0  # macro
regGRBM_TRAP_WD = 0x0DBC  # macro
regGRBM_TRAP_WD_BASE_IDX = 0  # macro
regGRBM_TRAP_WD_MSK = 0x0DBD  # macro
regGRBM_TRAP_WD_MSK_BASE_IDX = 0  # macro
regGRBM_DSM_BYPASS = 0x0DBE  # macro
regGRBM_DSM_BYPASS_BASE_IDX = 0  # macro
regGRBM_WRITE_ERROR = 0x0DBF  # macro
regGRBM_WRITE_ERROR_BASE_IDX = 0  # macro
regGRBM_CHIP_REVISION = 0x0DC1  # macro
regGRBM_CHIP_REVISION_BASE_IDX = 0  # macro
regGRBM_IH_CREDIT = 0x0DC4  # macro
regGRBM_IH_CREDIT_BASE_IDX = 0  # macro
regGRBM_PWR_CNTL2 = 0x0DC5  # macro
regGRBM_PWR_CNTL2_BASE_IDX = 0  # macro
regGRBM_UTCL2_INVAL_RANGE_START = 0x0DC6  # macro
regGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX = 0  # macro
regGRBM_UTCL2_INVAL_RANGE_END = 0x0DC7  # macro
regGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX = 0  # macro
regGRBM_INVALID_PIPE = 0x0DC9  # macro
regGRBM_INVALID_PIPE_BASE_IDX = 0  # macro
regGRBM_FENCE_RANGE0 = 0x0DCA  # macro
regGRBM_FENCE_RANGE0_BASE_IDX = 0  # macro
regGRBM_FENCE_RANGE1 = 0x0DCB  # macro
regGRBM_FENCE_RANGE1_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG0 = 0x0DE0  # macro
regGRBM_SCRATCH_REG0_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG1 = 0x0DE1  # macro
regGRBM_SCRATCH_REG1_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG2 = 0x0DE2  # macro
regGRBM_SCRATCH_REG2_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG3 = 0x0DE3  # macro
regGRBM_SCRATCH_REG3_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG4 = 0x0DE4  # macro
regGRBM_SCRATCH_REG4_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG5 = 0x0DE5  # macro
regGRBM_SCRATCH_REG5_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG6 = 0x0DE6  # macro
regGRBM_SCRATCH_REG6_BASE_IDX = 0  # macro
regGRBM_SCRATCH_REG7 = 0x0DE7  # macro
regGRBM_SCRATCH_REG7_BASE_IDX = 0  # macro
regVIOLATION_DATA_ASYNC_VF_PROG = 0x0DF1  # macro
regVIOLATION_DATA_ASYNC_VF_PROG_BASE_IDX = 0  # macro
regCP_CPC_DEBUG_CNTL = 0x0E20  # macro
regCP_CPC_DEBUG_CNTL_BASE_IDX = 0  # macro
regCP_CPC_DEBUG_DATA = 0x0E21  # macro
regCP_CPC_DEBUG_DATA_BASE_IDX = 0  # macro
regCP_CPC_STATUS = 0x0E24  # macro
regCP_CPC_STATUS_BASE_IDX = 0  # macro
regCP_CPC_BUSY_STAT = 0x0E25  # macro
regCP_CPC_BUSY_STAT_BASE_IDX = 0  # macro
regCP_CPC_STALLED_STAT1 = 0x0E26  # macro
regCP_CPC_STALLED_STAT1_BASE_IDX = 0  # macro
regCP_CPF_STATUS = 0x0E27  # macro
regCP_CPF_STATUS_BASE_IDX = 0  # macro
regCP_CPF_BUSY_STAT = 0x0E28  # macro
regCP_CPF_BUSY_STAT_BASE_IDX = 0  # macro
regCP_CPF_STALLED_STAT1 = 0x0E29  # macro
regCP_CPF_STALLED_STAT1_BASE_IDX = 0  # macro
regCP_CPC_BUSY_STAT2 = 0x0E2A  # macro
regCP_CPC_BUSY_STAT2_BASE_IDX = 0  # macro
regCP_CPC_GRBM_FREE_COUNT = 0x0E2B  # macro
regCP_CPC_GRBM_FREE_COUNT_BASE_IDX = 0  # macro
regCP_CPC_PRIV_VIOLATION_ADDR = 0x0E2C  # macro
regCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX = 0  # macro
regCP_MEC_ME1_HEADER_DUMP = 0x0E2E  # macro
regCP_MEC_ME1_HEADER_DUMP_BASE_IDX = 0  # macro
regCP_MEC_ME2_HEADER_DUMP = 0x0E2F  # macro
regCP_MEC_ME2_HEADER_DUMP_BASE_IDX = 0  # macro
regCP_CPC_SCRATCH_INDEX = 0x0E30  # macro
regCP_CPC_SCRATCH_INDEX_BASE_IDX = 0  # macro
regCP_CPC_SCRATCH_DATA = 0x0E31  # macro
regCP_CPC_SCRATCH_DATA_BASE_IDX = 0  # macro
regCP_CPF_GRBM_FREE_COUNT = 0x0E32  # macro
regCP_CPF_GRBM_FREE_COUNT_BASE_IDX = 0  # macro
regCP_CPF_BUSY_STAT2 = 0x0E33  # macro
regCP_CPF_BUSY_STAT2_BASE_IDX = 0  # macro
regCP_CPC_HALT_HYST_COUNT = 0x0E47  # macro
regCP_CPC_HALT_HYST_COUNT_BASE_IDX = 0  # macro
regCP_STALLED_STAT3 = 0x0F3C  # macro
regCP_STALLED_STAT3_BASE_IDX = 0  # macro
regCP_STALLED_STAT1 = 0x0F3D  # macro
regCP_STALLED_STAT1_BASE_IDX = 0  # macro
regCP_STALLED_STAT2 = 0x0F3E  # macro
regCP_STALLED_STAT2_BASE_IDX = 0  # macro
regCP_BUSY_STAT = 0x0F3F  # macro
regCP_BUSY_STAT_BASE_IDX = 0  # macro
regCP_STAT = 0x0F40  # macro
regCP_STAT_BASE_IDX = 0  # macro
regCP_ME_HEADER_DUMP = 0x0F41  # macro
regCP_ME_HEADER_DUMP_BASE_IDX = 0  # macro
regCP_PFP_HEADER_DUMP = 0x0F42  # macro
regCP_PFP_HEADER_DUMP_BASE_IDX = 0  # macro
regCP_GRBM_FREE_COUNT = 0x0F43  # macro
regCP_GRBM_FREE_COUNT_BASE_IDX = 0  # macro
regCP_PFP_INSTR_PNTR = 0x0F45  # macro
regCP_PFP_INSTR_PNTR_BASE_IDX = 0  # macro
regCP_ME_INSTR_PNTR = 0x0F46  # macro
regCP_ME_INSTR_PNTR_BASE_IDX = 0  # macro
regCP_MEC1_INSTR_PNTR = 0x0F48  # macro
regCP_MEC1_INSTR_PNTR_BASE_IDX = 0  # macro
regCP_MEC2_INSTR_PNTR = 0x0F49  # macro
regCP_MEC2_INSTR_PNTR_BASE_IDX = 0  # macro
regCP_CSF_STAT = 0x0F54  # macro
regCP_CSF_STAT_BASE_IDX = 0  # macro
regCP_CNTX_STAT = 0x0F58  # macro
regCP_CNTX_STAT_BASE_IDX = 0  # macro
regCP_ME_PREEMPTION = 0x0F59  # macro
regCP_ME_PREEMPTION_BASE_IDX = 0  # macro
regCP_RB1_RPTR = 0x0F5F  # macro
regCP_RB1_RPTR_BASE_IDX = 0  # macro
regCP_RB0_RPTR = 0x0F60  # macro
regCP_RB0_RPTR_BASE_IDX = 0  # macro
regCP_RB_RPTR = 0x0F60  # macro
regCP_RB_RPTR_BASE_IDX = 0  # macro
regCP_RB_WPTR_DELAY = 0x0F61  # macro
regCP_RB_WPTR_DELAY_BASE_IDX = 0  # macro
regCP_RB_WPTR_POLL_CNTL = 0x0F62  # macro
regCP_RB_WPTR_POLL_CNTL_BASE_IDX = 0  # macro
regCP_ROQ1_THRESHOLDS = 0x0F75  # macro
regCP_ROQ1_THRESHOLDS_BASE_IDX = 0  # macro
regCP_ROQ2_THRESHOLDS = 0x0F76  # macro
regCP_ROQ2_THRESHOLDS_BASE_IDX = 0  # macro
regCP_STQ_THRESHOLDS = 0x0F77  # macro
regCP_STQ_THRESHOLDS_BASE_IDX = 0  # macro
regCP_MEQ_THRESHOLDS = 0x0F79  # macro
regCP_MEQ_THRESHOLDS_BASE_IDX = 0  # macro
regCP_ROQ_AVAIL = 0x0F7A  # macro
regCP_ROQ_AVAIL_BASE_IDX = 0  # macro
regCP_STQ_AVAIL = 0x0F7B  # macro
regCP_STQ_AVAIL_BASE_IDX = 0  # macro
regCP_ROQ2_AVAIL = 0x0F7C  # macro
regCP_ROQ2_AVAIL_BASE_IDX = 0  # macro
regCP_MEQ_AVAIL = 0x0F7D  # macro
regCP_MEQ_AVAIL_BASE_IDX = 0  # macro
regCP_CMD_INDEX = 0x0F7E  # macro
regCP_CMD_INDEX_BASE_IDX = 0  # macro
regCP_CMD_DATA = 0x0F7F  # macro
regCP_CMD_DATA_BASE_IDX = 0  # macro
regCP_ROQ_RB_STAT = 0x0F80  # macro
regCP_ROQ_RB_STAT_BASE_IDX = 0  # macro
regCP_ROQ_IB1_STAT = 0x0F81  # macro
regCP_ROQ_IB1_STAT_BASE_IDX = 0  # macro
regCP_ROQ_IB2_STAT = 0x0F82  # macro
regCP_ROQ_IB2_STAT_BASE_IDX = 0  # macro
regCP_STQ_STAT = 0x0F83  # macro
regCP_STQ_STAT_BASE_IDX = 0  # macro
regCP_STQ_WR_STAT = 0x0F84  # macro
regCP_STQ_WR_STAT_BASE_IDX = 0  # macro
regCP_MEQ_STAT = 0x0F85  # macro
regCP_MEQ_STAT_BASE_IDX = 0  # macro
regCP_ROQ3_THRESHOLDS = 0x0F8C  # macro
regCP_ROQ3_THRESHOLDS_BASE_IDX = 0  # macro
regCP_ROQ_DB_STAT = 0x0F8D  # macro
regCP_ROQ_DB_STAT_BASE_IDX = 0  # macro
regCP_DEBUG_CNTL = 0x0F98  # macro
regCP_DEBUG_CNTL_BASE_IDX = 0  # macro
regCP_DEBUG_DATA = 0x0F99  # macro
regCP_DEBUG_DATA_BASE_IDX = 0  # macro
regCP_PRIV_VIOLATION_ADDR = 0x0F9A  # macro
regCP_PRIV_VIOLATION_ADDR_BASE_IDX = 0  # macro
regVGT_DMA_DATA_FIFO_DEPTH = 0x0FCD  # macro
regVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX = 0  # macro
regVGT_DMA_REQ_FIFO_DEPTH = 0x0FCE  # macro
regVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX = 0  # macro
regVGT_DRAW_INIT_FIFO_DEPTH = 0x0FCF  # macro
regVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX = 0  # macro
regVGT_MC_LAT_CNTL = 0x0FD6  # macro
regVGT_MC_LAT_CNTL_BASE_IDX = 0  # macro
regIA_UTCL1_STATUS_2 = 0x0FD7  # macro
regIA_UTCL1_STATUS_2_BASE_IDX = 0  # macro
regWD_CNTL_STATUS = 0x0FDF  # macro
regWD_CNTL_STATUS_BASE_IDX = 0  # macro
regCC_GC_PRIM_CONFIG = 0x0FE0  # macro
regCC_GC_PRIM_CONFIG_BASE_IDX = 0  # macro
regWD_QOS = 0x0FE2  # macro
regWD_QOS_BASE_IDX = 0  # macro
regWD_UTCL1_CNTL = 0x0FE3  # macro
regWD_UTCL1_CNTL_BASE_IDX = 0  # macro
regWD_UTCL1_STATUS = 0x0FE4  # macro
regWD_UTCL1_STATUS_BASE_IDX = 0  # macro
regIA_UTCL1_CNTL = 0x0FE6  # macro
regIA_UTCL1_CNTL_BASE_IDX = 0  # macro
regIA_UTCL1_STATUS = 0x0FE7  # macro
regIA_UTCL1_STATUS_BASE_IDX = 0  # macro
regCC_GC_SA_UNIT_DISABLE = 0x0FE9  # macro
regCC_GC_SA_UNIT_DISABLE_BASE_IDX = 0  # macro
regGE_RATE_CNTL_1 = 0x0FF4  # macro
regGE_RATE_CNTL_1_BASE_IDX = 0  # macro
regGE_RATE_CNTL_2 = 0x0FF5  # macro
regGE_RATE_CNTL_2_BASE_IDX = 0  # macro
regVGT_SYS_CONFIG = 0x1003  # macro
regVGT_SYS_CONFIG_BASE_IDX = 0  # macro
regGE_PRIV_CONTROL = 0x1004  # macro
regGE_PRIV_CONTROL_BASE_IDX = 0  # macro
regGE_STATUS = 0x1005  # macro
regGE_STATUS_BASE_IDX = 0  # macro
regVGT_GS_MAX_WAVE_ID = 0x1009  # macro
regVGT_GS_MAX_WAVE_ID_BASE_IDX = 0  # macro
regGFX_PIPE_CONTROL = 0x100D  # macro
regGFX_PIPE_CONTROL_BASE_IDX = 0  # macro
regCC_GC_SHADER_ARRAY_CONFIG = 0x100F  # macro
regCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX = 0  # macro
regGE2_SE_CNTL_STATUS = 0x1011  # macro
regGE2_SE_CNTL_STATUS_BASE_IDX = 0  # macro
regGE_SPI_IF_SAFE_REG = 0x1018  # macro
regGE_SPI_IF_SAFE_REG_BASE_IDX = 0  # macro
regGE_PA_IF_SAFE_REG = 0x1019  # macro
regGE_PA_IF_SAFE_REG_BASE_IDX = 0  # macro
regPA_CL_CNTL_STATUS = 0x1024  # macro
regPA_CL_CNTL_STATUS_BASE_IDX = 0  # macro
regPA_CL_ENHANCE = 0x1025  # macro
regPA_CL_ENHANCE_BASE_IDX = 0  # macro
regPA_SU_CNTL_STATUS = 0x1034  # macro
regPA_SU_CNTL_STATUS_BASE_IDX = 0  # macro
regPA_SC_FIFO_DEPTH_CNTL = 0x1035  # macro
regPA_SC_FIFO_DEPTH_CNTL_BASE_IDX = 0  # macro
regSQ_CONFIG = 0x10A0  # macro
regSQ_CONFIG_BASE_IDX = 0  # macro
regSQC_CONFIG = 0x10A1  # macro
regSQC_CONFIG_BASE_IDX = 0  # macro
regLDS_CONFIG = 0x10A2  # macro
regLDS_CONFIG_BASE_IDX = 0  # macro
regSQ_RANDOM_WAVE_PRI = 0x10A3  # macro
regSQ_RANDOM_WAVE_PRI_BASE_IDX = 0  # macro
regSQG_STATUS = 0x10A4  # macro
regSQG_STATUS_BASE_IDX = 0  # macro
regSQ_FIFO_SIZES = 0x10A5  # macro
regSQ_FIFO_SIZES_BASE_IDX = 0  # macro
regSQ_DSM_CNTL = 0x10A6  # macro
regSQ_DSM_CNTL_BASE_IDX = 0  # macro
regSQ_DSM_CNTL2 = 0x10A7  # macro
regSQ_DSM_CNTL2_BASE_IDX = 0  # macro
regSP_CONFIG = 0x10AB  # macro
regSP_CONFIG_BASE_IDX = 0  # macro
regSQ_ARB_CONFIG = 0x10AC  # macro
regSQ_ARB_CONFIG_BASE_IDX = 0  # macro
regSQ_DEBUG_HOST_TRAP_STATUS = 0x10B6  # macro
regSQ_DEBUG_HOST_TRAP_STATUS_BASE_IDX = 0  # macro
regSQG_GL1H_STATUS = 0x10B9  # macro
regSQG_GL1H_STATUS_BASE_IDX = 0  # macro
regSQG_CONFIG = 0x10BA  # macro
regSQG_CONFIG_BASE_IDX = 0  # macro
regSQ_PERF_SNAPSHOT_CTRL = 0x10BB  # macro
regSQ_PERF_SNAPSHOT_CTRL_BASE_IDX = 0  # macro
regCC_GC_SHADER_RATE_CONFIG = 0x10BC  # macro
regCC_GC_SHADER_RATE_CONFIG_BASE_IDX = 0  # macro
regSQ_INTERRUPT_AUTO_MASK = 0x10BE  # macro
regSQ_INTERRUPT_AUTO_MASK_BASE_IDX = 0  # macro
regSQ_INTERRUPT_MSG_CTRL = 0x10BF  # macro
regSQ_INTERRUPT_MSG_CTRL_BASE_IDX = 0  # macro
regSQ_WATCH0_ADDR_H = 0x10D0  # macro
regSQ_WATCH0_ADDR_H_BASE_IDX = 0  # macro
regSQ_WATCH0_ADDR_L = 0x10D1  # macro
regSQ_WATCH0_ADDR_L_BASE_IDX = 0  # macro
regSQ_WATCH0_CNTL = 0x10D2  # macro
regSQ_WATCH0_CNTL_BASE_IDX = 0  # macro
regSQ_WATCH1_ADDR_H = 0x10D3  # macro
regSQ_WATCH1_ADDR_H_BASE_IDX = 0  # macro
regSQ_WATCH1_ADDR_L = 0x10D4  # macro
regSQ_WATCH1_ADDR_L_BASE_IDX = 0  # macro
regSQ_WATCH1_CNTL = 0x10D5  # macro
regSQ_WATCH1_CNTL_BASE_IDX = 0  # macro
regSQ_WATCH2_ADDR_H = 0x10D6  # macro
regSQ_WATCH2_ADDR_H_BASE_IDX = 0  # macro
regSQ_WATCH2_ADDR_L = 0x10D7  # macro
regSQ_WATCH2_ADDR_L_BASE_IDX = 0  # macro
regSQ_WATCH2_CNTL = 0x10D8  # macro
regSQ_WATCH2_CNTL_BASE_IDX = 0  # macro
regSQ_WATCH3_ADDR_H = 0x10D9  # macro
regSQ_WATCH3_ADDR_H_BASE_IDX = 0  # macro
regSQ_WATCH3_ADDR_L = 0x10DA  # macro
regSQ_WATCH3_ADDR_L_BASE_IDX = 0  # macro
regSQ_WATCH3_CNTL = 0x10DB  # macro
regSQ_WATCH3_CNTL_BASE_IDX = 0  # macro
regSQ_IND_INDEX = 0x1118  # macro
regSQ_IND_INDEX_BASE_IDX = 0  # macro
regSQ_IND_DATA = 0x1119  # macro
regSQ_IND_DATA_BASE_IDX = 0  # macro
regSQ_CMD = 0x111B  # macro
regSQ_CMD_BASE_IDX = 0  # macro
regSX_DEBUG_1 = 0x11B8  # macro
regSX_DEBUG_1_BASE_IDX = 0  # macro
regSPI_PS_MAX_WAVE_ID = 0x11DA  # macro
regSPI_PS_MAX_WAVE_ID_BASE_IDX = 0  # macro
regSPI_GFX_CNTL = 0x11DC  # macro
regSPI_GFX_CNTL_BASE_IDX = 0  # macro
regSPI_DSM_CNTL = 0x11E3  # macro
regSPI_DSM_CNTL_BASE_IDX = 0  # macro
regSPI_DSM_CNTL2 = 0x11E4  # macro
regSPI_DSM_CNTL2_BASE_IDX = 0  # macro
regSPI_EDC_CNT = 0x11E5  # macro
regSPI_EDC_CNT_BASE_IDX = 0  # macro
regSPI_CONFIG_PS_CU_EN = 0x11F2  # macro
regSPI_CONFIG_PS_CU_EN_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_CNTL = 0x124A  # macro
regSPI_WF_LIFETIME_CNTL_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_LIMIT_0 = 0x124B  # macro
regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_LIMIT_1 = 0x124C  # macro
regSPI_WF_LIFETIME_LIMIT_1_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_LIMIT_2 = 0x124D  # macro
regSPI_WF_LIFETIME_LIMIT_2_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_LIMIT_3 = 0x124E  # macro
regSPI_WF_LIFETIME_LIMIT_3_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_LIMIT_4 = 0x124F  # macro
regSPI_WF_LIFETIME_LIMIT_4_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_LIMIT_5 = 0x1250  # macro
regSPI_WF_LIFETIME_LIMIT_5_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_0 = 0x1255  # macro
regSPI_WF_LIFETIME_STATUS_0_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_2 = 0x1257  # macro
regSPI_WF_LIFETIME_STATUS_2_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_4 = 0x1259  # macro
regSPI_WF_LIFETIME_STATUS_4_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_6 = 0x125B  # macro
regSPI_WF_LIFETIME_STATUS_6_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_7 = 0x125C  # macro
regSPI_WF_LIFETIME_STATUS_7_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_9 = 0x125E  # macro
regSPI_WF_LIFETIME_STATUS_9_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_11 = 0x1260  # macro
regSPI_WF_LIFETIME_STATUS_11_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_13 = 0x1262  # macro
regSPI_WF_LIFETIME_STATUS_13_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_14 = 0x1263  # macro
regSPI_WF_LIFETIME_STATUS_14_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_15 = 0x1264  # macro
regSPI_WF_LIFETIME_STATUS_15_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_16 = 0x1265  # macro
regSPI_WF_LIFETIME_STATUS_16_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_17 = 0x1266  # macro
regSPI_WF_LIFETIME_STATUS_17_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_18 = 0x1267  # macro
regSPI_WF_LIFETIME_STATUS_18_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_19 = 0x1268  # macro
regSPI_WF_LIFETIME_STATUS_19_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_20 = 0x1269  # macro
regSPI_WF_LIFETIME_STATUS_20_BASE_IDX = 0  # macro
regSPI_WF_LIFETIME_STATUS_21 = 0x126B  # macro
regSPI_WF_LIFETIME_STATUS_21_BASE_IDX = 0  # macro
regSPI_LB_CTR_CTRL = 0x1274  # macro
regSPI_LB_CTR_CTRL_BASE_IDX = 0  # macro
regSPI_LB_WGP_MASK = 0x1275  # macro
regSPI_LB_WGP_MASK_BASE_IDX = 0  # macro
regSPI_LB_DATA_REG = 0x1276  # macro
regSPI_LB_DATA_REG_BASE_IDX = 0  # macro
regSPI_PG_ENABLE_STATIC_WGP_MASK = 0x1277  # macro
regSPI_PG_ENABLE_STATIC_WGP_MASK_BASE_IDX = 0  # macro
regSPI_GDS_CREDITS = 0x1278  # macro
regSPI_GDS_CREDITS_BASE_IDX = 0  # macro
regSPI_SX_EXPORT_BUFFER_SIZES = 0x1279  # macro
regSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX = 0  # macro
regSPI_SX_SCOREBOARD_BUFFER_SIZES = 0x127A  # macro
regSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX = 0  # macro
regSPI_CSQ_WF_ACTIVE_STATUS = 0x127B  # macro
regSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX = 0  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_0 = 0x127C  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX = 0  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_1 = 0x127D  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX = 0  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_2 = 0x127E  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX = 0  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_3 = 0x127F  # macro
regSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX = 0  # macro
regSPI_LB_DATA_WAVES = 0x1284  # macro
regSPI_LB_DATA_WAVES_BASE_IDX = 0  # macro
regSPI_P0_TRAP_SCREEN_PSBA_LO = 0x128C  # macro
regSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX = 0  # macro
regSPI_P0_TRAP_SCREEN_PSBA_HI = 0x128D  # macro
regSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX = 0  # macro
regSPI_P0_TRAP_SCREEN_PSMA_LO = 0x128E  # macro
regSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX = 0  # macro
regSPI_P0_TRAP_SCREEN_PSMA_HI = 0x128F  # macro
regSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX = 0  # macro
regSPI_P0_TRAP_SCREEN_GPR_MIN = 0x1290  # macro
regSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX = 0  # macro
regSPI_P1_TRAP_SCREEN_PSBA_LO = 0x1291  # macro
regSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX = 0  # macro
regSPI_P1_TRAP_SCREEN_PSBA_HI = 0x1292  # macro
regSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX = 0  # macro
regSPI_P1_TRAP_SCREEN_PSMA_LO = 0x1293  # macro
regSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX = 0  # macro
regSPI_P1_TRAP_SCREEN_PSMA_HI = 0x1294  # macro
regSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX = 0  # macro
regSPI_P1_TRAP_SCREEN_GPR_MIN = 0x1295  # macro
regSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX = 0  # macro
regTD_STATUS = 0x12C6  # macro
regTD_STATUS_BASE_IDX = 0  # macro
regTD_DSM_CNTL = 0x12CF  # macro
regTD_DSM_CNTL_BASE_IDX = 0  # macro
regTD_DSM_CNTL2 = 0x12D0  # macro
regTD_DSM_CNTL2_BASE_IDX = 0  # macro
regTD_SCRATCH = 0x12D3  # macro
regTD_SCRATCH_BASE_IDX = 0  # macro
regTA_CNTL = 0x12E1  # macro
regTA_CNTL_BASE_IDX = 0  # macro
regTA_CNTL_AUX = 0x12E2  # macro
regTA_CNTL_AUX_BASE_IDX = 0  # macro
regTA_CNTL2 = 0x12E5  # macro
regTA_CNTL2_BASE_IDX = 0  # macro
regTA_STATUS = 0x12E8  # macro
regTA_STATUS_BASE_IDX = 0  # macro
regTA_SCRATCH = 0x1304  # macro
regTA_SCRATCH_BASE_IDX = 0  # macro
regGDS_CONFIG = 0x1360  # macro
regGDS_CONFIG_BASE_IDX = 0  # macro
regGDS_CNTL_STATUS = 0x1361  # macro
regGDS_CNTL_STATUS_BASE_IDX = 0  # macro
regGDS_ENHANCE = 0x1362  # macro
regGDS_ENHANCE_BASE_IDX = 0  # macro
regGDS_PROTECTION_FAULT = 0x1363  # macro
regGDS_PROTECTION_FAULT_BASE_IDX = 0  # macro
regGDS_VM_PROTECTION_FAULT = 0x1364  # macro
regGDS_VM_PROTECTION_FAULT_BASE_IDX = 0  # macro
regGDS_EDC_CNT = 0x1365  # macro
regGDS_EDC_CNT_BASE_IDX = 0  # macro
regGDS_EDC_GRBM_CNT = 0x1366  # macro
regGDS_EDC_GRBM_CNT_BASE_IDX = 0  # macro
regGDS_EDC_OA_DED = 0x1367  # macro
regGDS_EDC_OA_DED_BASE_IDX = 0  # macro
regGDS_DSM_CNTL = 0x136A  # macro
regGDS_DSM_CNTL_BASE_IDX = 0  # macro
regGDS_EDC_OA_PHY_CNT = 0x136B  # macro
regGDS_EDC_OA_PHY_CNT_BASE_IDX = 0  # macro
regGDS_EDC_OA_PIPE_CNT = 0x136C  # macro
regGDS_EDC_OA_PIPE_CNT_BASE_IDX = 0  # macro
regGDS_DSM_CNTL2 = 0x136D  # macro
regGDS_DSM_CNTL2_BASE_IDX = 0  # macro
regDB_DEBUG = 0x13AC  # macro
regDB_DEBUG_BASE_IDX = 0  # macro
regDB_DEBUG2 = 0x13AD  # macro
regDB_DEBUG2_BASE_IDX = 0  # macro
regDB_DEBUG3 = 0x13AE  # macro
regDB_DEBUG3_BASE_IDX = 0  # macro
regDB_DEBUG4 = 0x13AF  # macro
regDB_DEBUG4_BASE_IDX = 0  # macro
regDB_ETILE_STUTTER_CONTROL = 0x13B0  # macro
regDB_ETILE_STUTTER_CONTROL_BASE_IDX = 0  # macro
regDB_LTILE_STUTTER_CONTROL = 0x13B1  # macro
regDB_LTILE_STUTTER_CONTROL_BASE_IDX = 0  # macro
regDB_EQUAD_STUTTER_CONTROL = 0x13B2  # macro
regDB_EQUAD_STUTTER_CONTROL_BASE_IDX = 0  # macro
regDB_LQUAD_STUTTER_CONTROL = 0x13B3  # macro
regDB_LQUAD_STUTTER_CONTROL_BASE_IDX = 0  # macro
regDB_CREDIT_LIMIT = 0x13B4  # macro
regDB_CREDIT_LIMIT_BASE_IDX = 0  # macro
regDB_WATERMARKS = 0x13B5  # macro
regDB_WATERMARKS_BASE_IDX = 0  # macro
regDB_SUBTILE_CONTROL = 0x13B6  # macro
regDB_SUBTILE_CONTROL_BASE_IDX = 0  # macro
regDB_FREE_CACHELINES = 0x13B7  # macro
regDB_FREE_CACHELINES_BASE_IDX = 0  # macro
regDB_FIFO_DEPTH1 = 0x13B8  # macro
regDB_FIFO_DEPTH1_BASE_IDX = 0  # macro
regDB_FIFO_DEPTH2 = 0x13B9  # macro
regDB_FIFO_DEPTH2_BASE_IDX = 0  # macro
regDB_LAST_OF_BURST_CONFIG = 0x13BA  # macro
regDB_LAST_OF_BURST_CONFIG_BASE_IDX = 0  # macro
regDB_RING_CONTROL = 0x13BB  # macro
regDB_RING_CONTROL_BASE_IDX = 0  # macro
regDB_MEM_ARB_WATERMARKS = 0x13BC  # macro
regDB_MEM_ARB_WATERMARKS_BASE_IDX = 0  # macro
regDB_FIFO_DEPTH3 = 0x13BD  # macro
regDB_FIFO_DEPTH3_BASE_IDX = 0  # macro
regDB_DEBUG6 = 0x13BE  # macro
regDB_DEBUG6_BASE_IDX = 0  # macro
regDB_EXCEPTION_CONTROL = 0x13BF  # macro
regDB_EXCEPTION_CONTROL_BASE_IDX = 0  # macro
regDB_DEBUG7 = 0x13D0  # macro
regDB_DEBUG7_BASE_IDX = 0  # macro
regDB_DEBUG5 = 0x13D1  # macro
regDB_DEBUG5_BASE_IDX = 0  # macro
regDB_FGCG_SRAMS_CLK_CTRL = 0x13D7  # macro
regDB_FGCG_SRAMS_CLK_CTRL_BASE_IDX = 0  # macro
regDB_FGCG_INTERFACES_CLK_CTRL = 0x13D8  # macro
regDB_FGCG_INTERFACES_CLK_CTRL_BASE_IDX = 0  # macro
regDB_FIFO_DEPTH4 = 0x13D9  # macro
regDB_FIFO_DEPTH4_BASE_IDX = 0  # macro
regCC_RB_REDUNDANCY = 0x13DC  # macro
regCC_RB_REDUNDANCY_BASE_IDX = 0  # macro
regCC_RB_BACKEND_DISABLE = 0x13DD  # macro
regCC_RB_BACKEND_DISABLE_BASE_IDX = 0  # macro
regGB_ADDR_CONFIG = 0x13DE  # macro
regGB_ADDR_CONFIG_BASE_IDX = 0  # macro
regGB_BACKEND_MAP = 0x13DF  # macro
regGB_BACKEND_MAP_BASE_IDX = 0  # macro
regGB_GPU_ID = 0x13E0  # macro
regGB_GPU_ID_BASE_IDX = 0  # macro
regCC_RB_DAISY_CHAIN = 0x13E1  # macro
regCC_RB_DAISY_CHAIN_BASE_IDX = 0  # macro
regGB_ADDR_CONFIG_READ = 0x13E2  # macro
regGB_ADDR_CONFIG_READ_BASE_IDX = 0  # macro
regCB_HW_CONTROL_4 = 0x1422  # macro
regCB_HW_CONTROL_4_BASE_IDX = 0  # macro
regCB_HW_CONTROL_3 = 0x1423  # macro
regCB_HW_CONTROL_3_BASE_IDX = 0  # macro
regCB_HW_CONTROL = 0x1424  # macro
regCB_HW_CONTROL_BASE_IDX = 0  # macro
regCB_HW_CONTROL_1 = 0x1425  # macro
regCB_HW_CONTROL_1_BASE_IDX = 0  # macro
regCB_HW_CONTROL_2 = 0x1426  # macro
regCB_HW_CONTROL_2_BASE_IDX = 0  # macro
regCB_DCC_CONFIG = 0x1427  # macro
regCB_DCC_CONFIG_BASE_IDX = 0  # macro
regCB_HW_MEM_ARBITER_RD = 0x1428  # macro
regCB_HW_MEM_ARBITER_RD_BASE_IDX = 0  # macro
regCB_HW_MEM_ARBITER_WR = 0x1429  # macro
regCB_HW_MEM_ARBITER_WR_BASE_IDX = 0  # macro
regCB_FGCG_SRAM_OVERRIDE = 0x142A  # macro
regCB_FGCG_SRAM_OVERRIDE_BASE_IDX = 0  # macro
regCB_DCC_CONFIG2 = 0x142B  # macro
regCB_DCC_CONFIG2_BASE_IDX = 0  # macro
regCHICKEN_BITS = 0x142D  # macro
regCHICKEN_BITS_BASE_IDX = 0  # macro
regCB_CACHE_EVICT_POINTS = 0x142E  # macro
regCB_CACHE_EVICT_POINTS_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_CLI2GRP_MAP0 = 0x17A0  # macro
regGCEA_DRAM_RD_CLI2GRP_MAP0_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_CLI2GRP_MAP1 = 0x17A1  # macro
regGCEA_DRAM_RD_CLI2GRP_MAP1_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_CLI2GRP_MAP0 = 0x17A2  # macro
regGCEA_DRAM_WR_CLI2GRP_MAP0_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_CLI2GRP_MAP1 = 0x17A3  # macro
regGCEA_DRAM_WR_CLI2GRP_MAP1_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_GRP2VC_MAP = 0x17A4  # macro
regGCEA_DRAM_RD_GRP2VC_MAP_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_GRP2VC_MAP = 0x17A5  # macro
regGCEA_DRAM_WR_GRP2VC_MAP_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_LAZY = 0x17A6  # macro
regGCEA_DRAM_RD_LAZY_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_LAZY = 0x17A7  # macro
regGCEA_DRAM_WR_LAZY_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_CAM_CNTL = 0x17A8  # macro
regGCEA_DRAM_RD_CAM_CNTL_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_CAM_CNTL = 0x17A9  # macro
regGCEA_DRAM_WR_CAM_CNTL_BASE_IDX = 0  # macro
regGCEA_DRAM_PAGE_BURST = 0x17AA  # macro
regGCEA_DRAM_PAGE_BURST_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_AGE = 0x17AB  # macro
regGCEA_DRAM_RD_PRI_AGE_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_AGE = 0x17AC  # macro
regGCEA_DRAM_WR_PRI_AGE_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_QUEUING = 0x17AD  # macro
regGCEA_DRAM_RD_PRI_QUEUING_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_QUEUING = 0x17AE  # macro
regGCEA_DRAM_WR_PRI_QUEUING_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_FIXED = 0x17AF  # macro
regGCEA_DRAM_RD_PRI_FIXED_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_FIXED = 0x17B0  # macro
regGCEA_DRAM_WR_PRI_FIXED_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_URGENCY = 0x17B1  # macro
regGCEA_DRAM_RD_PRI_URGENCY_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_URGENCY = 0x17B2  # macro
regGCEA_DRAM_WR_PRI_URGENCY_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI1 = 0x17B3  # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI2 = 0x17B4  # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX = 0  # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI3 = 0x17B5  # macro
regGCEA_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI1 = 0x17B6  # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI2 = 0x17B7  # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX = 0  # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI3 = 0x17B8  # macro
regGCEA_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX = 0  # macro
regGCEA_IO_RD_CLI2GRP_MAP0 = 0x187D  # macro
regGCEA_IO_RD_CLI2GRP_MAP0_BASE_IDX = 0  # macro
regGCEA_IO_RD_CLI2GRP_MAP1 = 0x187E  # macro
regGCEA_IO_RD_CLI2GRP_MAP1_BASE_IDX = 0  # macro
regGCEA_IO_WR_CLI2GRP_MAP0 = 0x187F  # macro
regGCEA_IO_WR_CLI2GRP_MAP0_BASE_IDX = 0  # macro
regGCEA_IO_WR_CLI2GRP_MAP1 = 0x1880  # macro
regGCEA_IO_WR_CLI2GRP_MAP1_BASE_IDX = 0  # macro
regGCEA_IO_RD_COMBINE_FLUSH = 0x1881  # macro
regGCEA_IO_RD_COMBINE_FLUSH_BASE_IDX = 0  # macro
regGCEA_IO_WR_COMBINE_FLUSH = 0x1882  # macro
regGCEA_IO_WR_COMBINE_FLUSH_BASE_IDX = 0  # macro
regGCEA_IO_GROUP_BURST = 0x1883  # macro
regGCEA_IO_GROUP_BURST_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_AGE = 0x1884  # macro
regGCEA_IO_RD_PRI_AGE_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_AGE = 0x1885  # macro
regGCEA_IO_WR_PRI_AGE_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_QUEUING = 0x1886  # macro
regGCEA_IO_RD_PRI_QUEUING_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_QUEUING = 0x1887  # macro
regGCEA_IO_WR_PRI_QUEUING_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_FIXED = 0x1888  # macro
regGCEA_IO_RD_PRI_FIXED_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_FIXED = 0x1889  # macro
regGCEA_IO_WR_PRI_FIXED_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_URGENCY = 0x188A  # macro
regGCEA_IO_RD_PRI_URGENCY_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_URGENCY = 0x188B  # macro
regGCEA_IO_WR_PRI_URGENCY_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_URGENCY_MASKING = 0x188C  # macro
regGCEA_IO_RD_PRI_URGENCY_MASKING_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_URGENCY_MASKING = 0x188D  # macro
regGCEA_IO_WR_PRI_URGENCY_MASKING_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_QUANT_PRI1 = 0x188E  # macro
regGCEA_IO_RD_PRI_QUANT_PRI1_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_QUANT_PRI2 = 0x188F  # macro
regGCEA_IO_RD_PRI_QUANT_PRI2_BASE_IDX = 0  # macro
regGCEA_IO_RD_PRI_QUANT_PRI3 = 0x1890  # macro
regGCEA_IO_RD_PRI_QUANT_PRI3_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_QUANT_PRI1 = 0x1891  # macro
regGCEA_IO_WR_PRI_QUANT_PRI1_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_QUANT_PRI2 = 0x1892  # macro
regGCEA_IO_WR_PRI_QUANT_PRI2_BASE_IDX = 0  # macro
regGCEA_IO_WR_PRI_QUANT_PRI3 = 0x1893  # macro
regGCEA_IO_WR_PRI_QUANT_PRI3_BASE_IDX = 0  # macro
regGCEA_SDP_ARB_FINAL = 0x1896  # macro
regGCEA_SDP_ARB_FINAL_BASE_IDX = 0  # macro
regGCEA_SDP_IO_PRIORITY = 0x1899  # macro
regGCEA_SDP_IO_PRIORITY_BASE_IDX = 0  # macro
regGCEA_SDP_CREDITS = 0x189A  # macro
regGCEA_SDP_CREDITS_BASE_IDX = 0  # macro
regGCEA_SDP_TAG_RESERVE0 = 0x189B  # macro
regGCEA_SDP_TAG_RESERVE0_BASE_IDX = 0  # macro
regGCEA_SDP_TAG_RESERVE1 = 0x189C  # macro
regGCEA_SDP_TAG_RESERVE1_BASE_IDX = 0  # macro
regGCEA_SDP_VCC_RESERVE0 = 0x189D  # macro
regGCEA_SDP_VCC_RESERVE0_BASE_IDX = 0  # macro
regGCEA_SDP_VCC_RESERVE1 = 0x189E  # macro
regGCEA_SDP_VCC_RESERVE1_BASE_IDX = 0  # macro
regGCEA_MISC = 0x14A2  # macro
regGCEA_MISC_BASE_IDX = 0  # macro
regGCEA_LATENCY_SAMPLING = 0x14A3  # macro
regGCEA_LATENCY_SAMPLING_BASE_IDX = 0  # macro
regGCEA_MAM_CTRL2 = 0x14A9  # macro
regGCEA_MAM_CTRL2_BASE_IDX = 0  # macro
regGCEA_MAM_CTRL = 0x14AB  # macro
regGCEA_MAM_CTRL_BASE_IDX = 0  # macro
regGCEA_EDC_CNT = 0x14B2  # macro
regGCEA_EDC_CNT_BASE_IDX = 0  # macro
regGCEA_EDC_CNT2 = 0x14B3  # macro
regGCEA_EDC_CNT2_BASE_IDX = 0  # macro
regGCEA_DSM_CNTL = 0x14B4  # macro
regGCEA_DSM_CNTL_BASE_IDX = 0  # macro
regGCEA_DSM_CNTLA = 0x14B5  # macro
regGCEA_DSM_CNTLA_BASE_IDX = 0  # macro
regGCEA_DSM_CNTLB = 0x14B6  # macro
regGCEA_DSM_CNTLB_BASE_IDX = 0  # macro
regGCEA_DSM_CNTL2 = 0x14B7  # macro
regGCEA_DSM_CNTL2_BASE_IDX = 0  # macro
regGCEA_DSM_CNTL2A = 0x14B8  # macro
regGCEA_DSM_CNTL2A_BASE_IDX = 0  # macro
regGCEA_DSM_CNTL2B = 0x14B9  # macro
regGCEA_DSM_CNTL2B_BASE_IDX = 0  # macro
regGCEA_GL2C_XBR_CREDITS = 0x14BA  # macro
regGCEA_GL2C_XBR_CREDITS_BASE_IDX = 0  # macro
regGCEA_GL2C_XBR_MAXBURST = 0x14BB  # macro
regGCEA_GL2C_XBR_MAXBURST_BASE_IDX = 0  # macro
regGCEA_PROBE_CNTL = 0x14BC  # macro
regGCEA_PROBE_CNTL_BASE_IDX = 0  # macro
regGCEA_PROBE_MAP = 0x14BD  # macro
regGCEA_PROBE_MAP_BASE_IDX = 0  # macro
regGCEA_ERR_STATUS = 0x14BE  # macro
regGCEA_ERR_STATUS_BASE_IDX = 0  # macro
regGCEA_MISC2 = 0x14BF  # macro
regGCEA_MISC2_BASE_IDX = 0  # macro
regGCEA_RRET_MEM_RESERVE = 0x1518  # macro
regGCEA_RRET_MEM_RESERVE_BASE_IDX = 0  # macro
regGCEA_EDC_CNT3 = 0x151A  # macro
regGCEA_EDC_CNT3_BASE_IDX = 0  # macro
regGCEA_SDP_ENABLE = 0x151E  # macro
regGCEA_SDP_ENABLE_BASE_IDX = 0  # macro
regSPI_PQEV_CTRL = 0x14C0  # macro
regSPI_PQEV_CTRL_BASE_IDX = 0  # macro
regSPI_EXP_THROTTLE_CTRL = 0x14C3  # macro
regSPI_EXP_THROTTLE_CTRL_BASE_IDX = 0  # macro
regRMI_GENERAL_CNTL = 0x1880  # macro
regRMI_GENERAL_CNTL_BASE_IDX = 1  # macro
regRMI_GENERAL_CNTL1 = 0x1881  # macro
regRMI_GENERAL_CNTL1_BASE_IDX = 1  # macro
regRMI_GENERAL_STATUS = 0x1882  # macro
regRMI_GENERAL_STATUS_BASE_IDX = 1  # macro
regRMI_SUBBLOCK_STATUS0 = 0x1883  # macro
regRMI_SUBBLOCK_STATUS0_BASE_IDX = 1  # macro
regRMI_SUBBLOCK_STATUS1 = 0x1884  # macro
regRMI_SUBBLOCK_STATUS1_BASE_IDX = 1  # macro
regRMI_SUBBLOCK_STATUS2 = 0x1885  # macro
regRMI_SUBBLOCK_STATUS2_BASE_IDX = 1  # macro
regRMI_SUBBLOCK_STATUS3 = 0x1886  # macro
regRMI_SUBBLOCK_STATUS3_BASE_IDX = 1  # macro
regRMI_XBAR_CONFIG = 0x1887  # macro
regRMI_XBAR_CONFIG_BASE_IDX = 1  # macro
regRMI_PROBE_POP_LOGIC_CNTL = 0x1888  # macro
regRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX = 1  # macro
regRMI_UTC_XNACK_N_MISC_CNTL = 0x1889  # macro
regRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX = 1  # macro
regRMI_DEMUX_CNTL = 0x188A  # macro
regRMI_DEMUX_CNTL_BASE_IDX = 1  # macro
regRMI_UTCL1_CNTL1 = 0x188B  # macro
regRMI_UTCL1_CNTL1_BASE_IDX = 1  # macro
regRMI_UTCL1_CNTL2 = 0x188C  # macro
regRMI_UTCL1_CNTL2_BASE_IDX = 1  # macro
regRMI_UTC_UNIT_CONFIG = 0x188D  # macro
regRMI_UTC_UNIT_CONFIG_BASE_IDX = 1  # macro
regRMI_TCIW_FORMATTER0_CNTL = 0x188E  # macro
regRMI_TCIW_FORMATTER0_CNTL_BASE_IDX = 1  # macro
regRMI_TCIW_FORMATTER1_CNTL = 0x188F  # macro
regRMI_TCIW_FORMATTER1_CNTL_BASE_IDX = 1  # macro
regRMI_SCOREBOARD_CNTL = 0x1890  # macro
regRMI_SCOREBOARD_CNTL_BASE_IDX = 1  # macro
regRMI_SCOREBOARD_STATUS0 = 0x1891  # macro
regRMI_SCOREBOARD_STATUS0_BASE_IDX = 1  # macro
regRMI_SCOREBOARD_STATUS1 = 0x1892  # macro
regRMI_SCOREBOARD_STATUS1_BASE_IDX = 1  # macro
regRMI_SCOREBOARD_STATUS2 = 0x1893  # macro
regRMI_SCOREBOARD_STATUS2_BASE_IDX = 1  # macro
regRMI_XBAR_ARBITER_CONFIG = 0x1894  # macro
regRMI_XBAR_ARBITER_CONFIG_BASE_IDX = 1  # macro
regRMI_XBAR_ARBITER_CONFIG_1 = 0x1895  # macro
regRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX = 1  # macro
regRMI_CLOCK_CNTRL = 0x1896  # macro
regRMI_CLOCK_CNTRL_BASE_IDX = 1  # macro
regRMI_UTCL1_STATUS = 0x1897  # macro
regRMI_UTCL1_STATUS_BASE_IDX = 1  # macro
regRMI_RB_GLX_CID_MAP = 0x1898  # macro
regRMI_RB_GLX_CID_MAP_BASE_IDX = 1  # macro
regRMI_SPARE = 0x189F  # macro
regRMI_SPARE_BASE_IDX = 1  # macro
regRMI_SPARE_1 = 0x18A0  # macro
regRMI_SPARE_1_BASE_IDX = 1  # macro
regRMI_SPARE_2 = 0x18A1  # macro
regRMI_SPARE_2_BASE_IDX = 1  # macro
regCC_RMI_REDUNDANCY = 0x18A2  # macro
regCC_RMI_REDUNDANCY_BASE_IDX = 1  # macro
regGCR_PIO_CNTL = 0x1580  # macro
regGCR_PIO_CNTL_BASE_IDX = 0  # macro
regGCR_PIO_DATA = 0x1581  # macro
regGCR_PIO_DATA_BASE_IDX = 0  # macro
regPMM_CNTL = 0x1582  # macro
regPMM_CNTL_BASE_IDX = 0  # macro
regPMM_STATUS = 0x1583  # macro
regPMM_STATUS_BASE_IDX = 0  # macro
regUTCL1_CTRL_1 = 0x158C  # macro
regUTCL1_CTRL_1_BASE_IDX = 0  # macro
regUTCL1_ALOG = 0x158F  # macro
regUTCL1_ALOG_BASE_IDX = 0  # macro
regUTCL1_STATUS = 0x1594  # macro
regUTCL1_STATUS_BASE_IDX = 0  # macro
regGCMC_VM_NB_TOP_OF_DRAM_SLOT1 = 0x15A4  # macro
regGCMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX = 0  # macro
regGCMC_VM_NB_LOWER_TOP_OF_DRAM2 = 0x15A5  # macro
regGCMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX = 0  # macro
regGCMC_VM_NB_UPPER_TOP_OF_DRAM2 = 0x15A6  # macro
regGCMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX = 0  # macro
regGCMC_VM_FB_OFFSET = 0x15A7  # macro
regGCMC_VM_FB_OFFSET_BASE_IDX = 0  # macro
regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB = 0x15A8  # macro
regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX = 0  # macro
regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB = 0x15A9  # macro
regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX = 0  # macro
regGCMC_VM_STEERING = 0x15AA  # macro
regGCMC_VM_STEERING_BASE_IDX = 0  # macro
regGCMC_MEM_POWER_LS = 0x15AC  # macro
regGCMC_MEM_POWER_LS_BASE_IDX = 0  # macro
regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START = 0x15AD  # macro
regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX = 0  # macro
regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END = 0x15AE  # macro
regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX = 0  # macro
regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START = 0x15AF  # macro
regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START_BASE_IDX = 0  # macro
regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END = 0x15B0  # macro
regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END_BASE_IDX = 0  # macro
regGCMC_VM_APT_CNTL = 0x15B1  # macro
regGCMC_VM_APT_CNTL_BASE_IDX = 0  # macro
regGCMC_VM_LOCAL_FB_ADDRESS_START = 0x15B2  # macro
regGCMC_VM_LOCAL_FB_ADDRESS_START_BASE_IDX = 0  # macro
regGCMC_VM_LOCAL_FB_ADDRESS_END = 0x15B3  # macro
regGCMC_VM_LOCAL_FB_ADDRESS_END_BASE_IDX = 0  # macro
regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL = 0x15B4  # macro
regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL_BASE_IDX = 0  # macro
regGCUTCL2_ICG_CTRL = 0x15B5  # macro
regGCUTCL2_ICG_CTRL_BASE_IDX = 0  # macro
regGCUTCL2_CGTT_BUSY_CTRL = 0x15B7  # macro
regGCUTCL2_CGTT_BUSY_CTRL_BASE_IDX = 0  # macro
regGCMC_VM_FB_NOALLOC_CNTL = 0x15B8  # macro
regGCMC_VM_FB_NOALLOC_CNTL_BASE_IDX = 0  # macro
regGCUTCL2_HARVEST_BYPASS_GROUPS = 0x15B9  # macro
regGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX = 0  # macro
regGCUTCL2_GROUP_RET_FAULT_STATUS = 0x15BB  # macro
regGCUTCL2_GROUP_RET_FAULT_STATUS_BASE_IDX = 0  # macro
regGCVM_L2_CNTL = 0x15BC  # macro
regGCVM_L2_CNTL_BASE_IDX = 0  # macro
regGCVM_L2_CNTL2 = 0x15BD  # macro
regGCVM_L2_CNTL2_BASE_IDX = 0  # macro
regGCVM_L2_CNTL3 = 0x15BE  # macro
regGCVM_L2_CNTL3_BASE_IDX = 0  # macro
regGCVM_L2_STATUS = 0x15BF  # macro
regGCVM_L2_STATUS_BASE_IDX = 0  # macro
regGCVM_DUMMY_PAGE_FAULT_CNTL = 0x15C0  # macro
regGCVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX = 0  # macro
regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32 = 0x15C1  # macro
regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32 = 0x15C2  # macro
regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_CNTL = 0x15C3  # macro
regGCVM_INVALIDATE_CNTL_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_CNTL = 0x15C4  # macro
regGCVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_CNTL2 = 0x15C5  # macro
regGCVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_MM_CNTL3 = 0x15C6  # macro
regGCVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_MM_CNTL4 = 0x15C7  # macro
regGCVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_STATUS = 0x15C8  # macro
regGCVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_ADDR_LO32 = 0x15C9  # macro
regGCVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_ADDR_HI32 = 0x15CA  # macro
regGCVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32 = 0x15CB  # macro
regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32 = 0x15CC  # macro
regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32 = 0x15CE  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32 = 0x15CF  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32 = 0x15D0  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32 = 0x15D1  # macro
regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32 = 0x15D2  # macro
regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32 = 0x15D3  # macro
regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX = 0  # macro
regGCVM_L2_CNTL4 = 0x15D4  # macro
regGCVM_L2_CNTL4_BASE_IDX = 0  # macro
regGCVM_L2_MM_GROUP_RT_CLASSES = 0x15D5  # macro
regGCVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX = 0  # macro
regGCVM_L2_BANK_SELECT_RESERVED_CID = 0x15D6  # macro
regGCVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX = 0  # macro
regGCVM_L2_BANK_SELECT_RESERVED_CID2 = 0x15D7  # macro
regGCVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX = 0  # macro
regGCVM_L2_CACHE_PARITY_CNTL = 0x15D8  # macro
regGCVM_L2_CACHE_PARITY_CNTL_BASE_IDX = 0  # macro
regGCVM_L2_ICG_CTRL = 0x15D9  # macro
regGCVM_L2_ICG_CTRL_BASE_IDX = 0  # macro
regGCVM_L2_CNTL5 = 0x15DA  # macro
regGCVM_L2_CNTL5_BASE_IDX = 0  # macro
regGCVM_L2_GCR_CNTL = 0x15DB  # macro
regGCVM_L2_GCR_CNTL_BASE_IDX = 0  # macro
regGCVML2_WALKER_MACRO_THROTTLE_TIME = 0x15DC  # macro
regGCVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX = 0  # macro
regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT = 0x15DD  # macro
regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX = 0  # macro
regGCVML2_WALKER_MICRO_THROTTLE_TIME = 0x15DE  # macro
regGCVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX = 0  # macro
regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT = 0x15DF  # macro
regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX = 0  # macro
regGCVM_L2_CGTT_BUSY_CTRL = 0x15E0  # macro
regGCVM_L2_CGTT_BUSY_CTRL_BASE_IDX = 0  # macro
regGCVM_L2_PTE_CACHE_DUMP_CNTL = 0x15E1  # macro
regGCVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX = 0  # macro
regGCVM_L2_PTE_CACHE_DUMP_READ = 0x15E2  # macro
regGCVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX = 0  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO = 0x15E5  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX = 0  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI = 0x15E6  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX = 0  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO = 0x15E7  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX = 0  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI = 0x15E8  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX = 0  # macro
regGCVM_L2_BANK_SELECT_MASKS = 0x15E9  # macro
regGCVM_L2_BANK_SELECT_MASKS_BASE_IDX = 0  # macro
regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC = 0x15EA  # macro
regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC_BASE_IDX = 0  # macro
regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC = 0x15EB  # macro
regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC_BASE_IDX = 0  # macro
regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC = 0x15EC  # macro
regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC_BASE_IDX = 0  # macro
regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT = 0x15ED  # macro
regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT_BASE_IDX = 0  # macro
regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ = 0x15EE  # macro
regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ_BASE_IDX = 0  # macro
regGCMC_VM_FB_LOCATION_BASE = 0x1678  # macro
regGCMC_VM_FB_LOCATION_BASE_BASE_IDX = 0  # macro
regGCMC_VM_FB_LOCATION_TOP = 0x1679  # macro
regGCMC_VM_FB_LOCATION_TOP_BASE_IDX = 0  # macro
regGCMC_VM_AGP_TOP = 0x167A  # macro
regGCMC_VM_AGP_TOP_BASE_IDX = 0  # macro
regGCMC_VM_AGP_BOT = 0x167B  # macro
regGCMC_VM_AGP_BOT_BASE_IDX = 0  # macro
regGCMC_VM_AGP_BASE = 0x167C  # macro
regGCMC_VM_AGP_BASE_BASE_IDX = 0  # macro
regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR = 0x167D  # macro
regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX = 0  # macro
regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR = 0x167E  # macro
regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX = 0  # macro
regGCMC_VM_MX_L1_TLB_CNTL = 0x167F  # macro
regGCMC_VM_MX_L1_TLB_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_CNTL = 0x1688  # macro
regGCVM_CONTEXT0_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_CNTL = 0x1689  # macro
regGCVM_CONTEXT1_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_CNTL = 0x168A  # macro
regGCVM_CONTEXT2_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_CNTL = 0x168B  # macro
regGCVM_CONTEXT3_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_CNTL = 0x168C  # macro
regGCVM_CONTEXT4_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_CNTL = 0x168D  # macro
regGCVM_CONTEXT5_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_CNTL = 0x168E  # macro
regGCVM_CONTEXT6_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_CNTL = 0x168F  # macro
regGCVM_CONTEXT7_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_CNTL = 0x1690  # macro
regGCVM_CONTEXT8_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_CNTL = 0x1691  # macro
regGCVM_CONTEXT9_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_CNTL = 0x1692  # macro
regGCVM_CONTEXT10_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_CNTL = 0x1693  # macro
regGCVM_CONTEXT11_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_CNTL = 0x1694  # macro
regGCVM_CONTEXT12_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_CNTL = 0x1695  # macro
regGCVM_CONTEXT13_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_CNTL = 0x1696  # macro
regGCVM_CONTEXT14_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_CNTL = 0x1697  # macro
regGCVM_CONTEXT15_CNTL_BASE_IDX = 0  # macro
regGCVM_CONTEXTS_DISABLE = 0x1698  # macro
regGCVM_CONTEXTS_DISABLE_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG0_SEM = 0x1699  # macro
regGCVM_INVALIDATE_ENG0_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG1_SEM = 0x169A  # macro
regGCVM_INVALIDATE_ENG1_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG2_SEM = 0x169B  # macro
regGCVM_INVALIDATE_ENG2_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG3_SEM = 0x169C  # macro
regGCVM_INVALIDATE_ENG3_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG4_SEM = 0x169D  # macro
regGCVM_INVALIDATE_ENG4_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG5_SEM = 0x169E  # macro
regGCVM_INVALIDATE_ENG5_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG6_SEM = 0x169F  # macro
regGCVM_INVALIDATE_ENG6_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG7_SEM = 0x16A0  # macro
regGCVM_INVALIDATE_ENG7_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG8_SEM = 0x16A1  # macro
regGCVM_INVALIDATE_ENG8_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG9_SEM = 0x16A2  # macro
regGCVM_INVALIDATE_ENG9_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG10_SEM = 0x16A3  # macro
regGCVM_INVALIDATE_ENG10_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG11_SEM = 0x16A4  # macro
regGCVM_INVALIDATE_ENG11_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG12_SEM = 0x16A5  # macro
regGCVM_INVALIDATE_ENG12_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG13_SEM = 0x16A6  # macro
regGCVM_INVALIDATE_ENG13_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG14_SEM = 0x16A7  # macro
regGCVM_INVALIDATE_ENG14_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG15_SEM = 0x16A8  # macro
regGCVM_INVALIDATE_ENG15_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG16_SEM = 0x16A9  # macro
regGCVM_INVALIDATE_ENG16_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG17_SEM = 0x16AA  # macro
regGCVM_INVALIDATE_ENG17_SEM_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG0_REQ = 0x16AB  # macro
regGCVM_INVALIDATE_ENG0_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG1_REQ = 0x16AC  # macro
regGCVM_INVALIDATE_ENG1_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG2_REQ = 0x16AD  # macro
regGCVM_INVALIDATE_ENG2_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG3_REQ = 0x16AE  # macro
regGCVM_INVALIDATE_ENG3_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG4_REQ = 0x16AF  # macro
regGCVM_INVALIDATE_ENG4_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG5_REQ = 0x16B0  # macro
regGCVM_INVALIDATE_ENG5_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG6_REQ = 0x16B1  # macro
regGCVM_INVALIDATE_ENG6_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG7_REQ = 0x16B2  # macro
regGCVM_INVALIDATE_ENG7_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG8_REQ = 0x16B3  # macro
regGCVM_INVALIDATE_ENG8_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG9_REQ = 0x16B4  # macro
regGCVM_INVALIDATE_ENG9_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG10_REQ = 0x16B5  # macro
regGCVM_INVALIDATE_ENG10_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG11_REQ = 0x16B6  # macro
regGCVM_INVALIDATE_ENG11_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG12_REQ = 0x16B7  # macro
regGCVM_INVALIDATE_ENG12_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG13_REQ = 0x16B8  # macro
regGCVM_INVALIDATE_ENG13_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG14_REQ = 0x16B9  # macro
regGCVM_INVALIDATE_ENG14_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG15_REQ = 0x16BA  # macro
regGCVM_INVALIDATE_ENG15_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG16_REQ = 0x16BB  # macro
regGCVM_INVALIDATE_ENG16_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG17_REQ = 0x16BC  # macro
regGCVM_INVALIDATE_ENG17_REQ_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG0_ACK = 0x16BD  # macro
regGCVM_INVALIDATE_ENG0_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG1_ACK = 0x16BE  # macro
regGCVM_INVALIDATE_ENG1_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG2_ACK = 0x16BF  # macro
regGCVM_INVALIDATE_ENG2_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG3_ACK = 0x16C0  # macro
regGCVM_INVALIDATE_ENG3_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG4_ACK = 0x16C1  # macro
regGCVM_INVALIDATE_ENG4_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG5_ACK = 0x16C2  # macro
regGCVM_INVALIDATE_ENG5_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG6_ACK = 0x16C3  # macro
regGCVM_INVALIDATE_ENG6_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG7_ACK = 0x16C4  # macro
regGCVM_INVALIDATE_ENG7_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG8_ACK = 0x16C5  # macro
regGCVM_INVALIDATE_ENG8_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG9_ACK = 0x16C6  # macro
regGCVM_INVALIDATE_ENG9_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG10_ACK = 0x16C7  # macro
regGCVM_INVALIDATE_ENG10_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG11_ACK = 0x16C8  # macro
regGCVM_INVALIDATE_ENG11_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG12_ACK = 0x16C9  # macro
regGCVM_INVALIDATE_ENG12_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG13_ACK = 0x16CA  # macro
regGCVM_INVALIDATE_ENG13_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG14_ACK = 0x16CB  # macro
regGCVM_INVALIDATE_ENG14_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG15_ACK = 0x16CC  # macro
regGCVM_INVALIDATE_ENG15_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG16_ACK = 0x16CD  # macro
regGCVM_INVALIDATE_ENG16_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG17_ACK = 0x16CE  # macro
regGCVM_INVALIDATE_ENG17_ACK_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32 = 0x16CF  # macro
regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32 = 0x16D0  # macro
regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32 = 0x16D1  # macro
regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32 = 0x16D2  # macro
regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32 = 0x16D3  # macro
regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32 = 0x16D4  # macro
regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32 = 0x16D5  # macro
regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32 = 0x16D6  # macro
regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32 = 0x16D7  # macro
regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32 = 0x16D8  # macro
regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32 = 0x16D9  # macro
regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32 = 0x16DA  # macro
regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32 = 0x16DB  # macro
regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32 = 0x16DC  # macro
regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32 = 0x16DD  # macro
regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32 = 0x16DE  # macro
regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32 = 0x16DF  # macro
regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32 = 0x16E0  # macro
regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32 = 0x16E1  # macro
regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32 = 0x16E2  # macro
regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32 = 0x16E3  # macro
regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32 = 0x16E4  # macro
regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32 = 0x16E5  # macro
regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32 = 0x16E6  # macro
regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32 = 0x16E7  # macro
regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32 = 0x16E8  # macro
regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32 = 0x16E9  # macro
regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32 = 0x16EA  # macro
regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32 = 0x16EB  # macro
regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32 = 0x16EC  # macro
regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32 = 0x16ED  # macro
regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32 = 0x16EE  # macro
regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32 = 0x16EF  # macro
regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32 = 0x16F0  # macro
regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32 = 0x16F1  # macro
regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX = 0  # macro
regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32 = 0x16F2  # macro
regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32 = 0x16F3  # macro
regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32 = 0x16F4  # macro
regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32 = 0x16F5  # macro
regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32 = 0x16F6  # macro
regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32 = 0x16F7  # macro
regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32 = 0x16F8  # macro
regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32 = 0x16F9  # macro
regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32 = 0x16FA  # macro
regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32 = 0x16FB  # macro
regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32 = 0x16FC  # macro
regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32 = 0x16FD  # macro
regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32 = 0x16FE  # macro
regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32 = 0x16FF  # macro
regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32 = 0x1700  # macro
regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32 = 0x1701  # macro
regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32 = 0x1702  # macro
regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32 = 0x1703  # macro
regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32 = 0x1704  # macro
regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32 = 0x1705  # macro
regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32 = 0x1706  # macro
regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32 = 0x1707  # macro
regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32 = 0x1708  # macro
regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32 = 0x1709  # macro
regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32 = 0x170A  # macro
regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32 = 0x170B  # macro
regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32 = 0x170C  # macro
regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32 = 0x170D  # macro
regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32 = 0x170E  # macro
regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32 = 0x170F  # macro
regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32 = 0x1710  # macro
regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32 = 0x1711  # macro
regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32 = 0x1712  # macro
regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32 = 0x1713  # macro
regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32 = 0x1714  # macro
regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32 = 0x1715  # macro
regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32 = 0x1716  # macro
regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32 = 0x1717  # macro
regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32 = 0x1718  # macro
regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32 = 0x1719  # macro
regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32 = 0x171A  # macro
regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32 = 0x171B  # macro
regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32 = 0x171C  # macro
regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32 = 0x171D  # macro
regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32 = 0x171E  # macro
regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32 = 0x171F  # macro
regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32 = 0x1720  # macro
regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32 = 0x1721  # macro
regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32 = 0x1722  # macro
regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32 = 0x1723  # macro
regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32 = 0x1724  # macro
regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32 = 0x1725  # macro
regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32 = 0x1726  # macro
regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32 = 0x1727  # macro
regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32 = 0x1728  # macro
regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32 = 0x1729  # macro
regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32 = 0x172A  # macro
regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32 = 0x172B  # macro
regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32 = 0x172C  # macro
regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32 = 0x172D  # macro
regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32 = 0x172E  # macro
regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32 = 0x172F  # macro
regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32 = 0x1730  # macro
regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32 = 0x1731  # macro
regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32 = 0x1732  # macro
regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32 = 0x1733  # macro
regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32 = 0x1734  # macro
regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32 = 0x1735  # macro
regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32 = 0x1736  # macro
regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32 = 0x1737  # macro
regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32 = 0x1738  # macro
regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32 = 0x1739  # macro
regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32 = 0x173A  # macro
regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32 = 0x173B  # macro
regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32 = 0x173C  # macro
regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32 = 0x173D  # macro
regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32 = 0x173E  # macro
regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32 = 0x173F  # macro
regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32 = 0x1740  # macro
regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32 = 0x1741  # macro
regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32 = 0x1742  # macro
regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32 = 0x1743  # macro
regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32 = 0x1744  # macro
regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32 = 0x1745  # macro
regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32 = 0x1746  # macro
regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32 = 0x1747  # macro
regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32 = 0x1748  # macro
regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32 = 0x1749  # macro
regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32 = 0x174A  # macro
regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32 = 0x174B  # macro
regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32 = 0x174C  # macro
regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32 = 0x174D  # macro
regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32 = 0x174E  # macro
regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32 = 0x174F  # macro
regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32 = 0x1750  # macro
regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32 = 0x1751  # macro
regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX = 0  # macro
regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32 = 0x1752  # macro
regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX = 0  # macro
regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1753  # macro
regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1754  # macro
regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1755  # macro
regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1756  # macro
regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1757  # macro
regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1758  # macro
regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1759  # macro
regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x175A  # macro
regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x175B  # macro
regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x175C  # macro
regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x175D  # macro
regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x175E  # macro
regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x175F  # macro
regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1760  # macro
regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1761  # macro
regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1762  # macro
regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES = 0x1763  # macro
regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX = 0  # macro
regGCVML2_PERFCOUNTER2_0_LO = 0x34E0  # macro
regGCVML2_PERFCOUNTER2_0_LO_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_1_LO = 0x34E1  # macro
regGCVML2_PERFCOUNTER2_1_LO_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_0_HI = 0x34E2  # macro
regGCVML2_PERFCOUNTER2_0_HI_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_1_HI = 0x34E3  # macro
regGCVML2_PERFCOUNTER2_1_HI_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER_LO = 0x34E4  # macro
regGCMC_VM_L2_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER_HI = 0x34E5  # macro
regGCMC_VM_L2_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER_LO = 0x34E6  # macro
regGCUTCL2_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER_HI = 0x34E7  # macro
regGCUTCL2_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_0_SELECT = 0x3D20  # macro
regGCVML2_PERFCOUNTER2_0_SELECT_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_1_SELECT = 0x3D21  # macro
regGCVML2_PERFCOUNTER2_1_SELECT_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_0_SELECT1 = 0x3D22  # macro
regGCVML2_PERFCOUNTER2_0_SELECT1_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_1_SELECT1 = 0x3D23  # macro
regGCVML2_PERFCOUNTER2_1_SELECT1_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_0_MODE = 0x3D24  # macro
regGCVML2_PERFCOUNTER2_0_MODE_BASE_IDX = 1  # macro
regGCVML2_PERFCOUNTER2_1_MODE = 0x3D25  # macro
regGCVML2_PERFCOUNTER2_1_MODE_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER0_CFG = 0x3D30  # macro
regGCMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER1_CFG = 0x3D31  # macro
regGCMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER2_CFG = 0x3D32  # macro
regGCMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER3_CFG = 0x3D33  # macro
regGCMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER4_CFG = 0x3D34  # macro
regGCMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER5_CFG = 0x3D35  # macro
regGCMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER6_CFG = 0x3D36  # macro
regGCMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER7_CFG = 0x3D37  # macro
regGCMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX = 1  # macro
regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL = 0x3D38  # macro
regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER0_CFG = 0x3D39  # macro
regGCUTCL2_PERFCOUNTER0_CFG_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER1_CFG = 0x3D3A  # macro
regGCUTCL2_PERFCOUNTER1_CFG_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER2_CFG = 0x3D3B  # macro
regGCUTCL2_PERFCOUNTER2_CFG_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER3_CFG = 0x3D3C  # macro
regGCUTCL2_PERFCOUNTER3_CFG_BASE_IDX = 1  # macro
regGCUTCL2_PERFCOUNTER_RSLT_CNTL = 0x3D3D  # macro
regGCUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF0 = 0x5A80  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF1 = 0x5A81  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF2 = 0x5A82  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF3 = 0x5A83  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF4 = 0x5A84  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF5 = 0x5A85  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF6 = 0x5A86  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF7 = 0x5A87  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF8 = 0x5A88  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF9 = 0x5A89  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF10 = 0x5A8A  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF11 = 0x5A8B  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF12 = 0x5A8C  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF13 = 0x5A8D  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF14 = 0x5A8E  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX = 1  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF15 = 0x5A8F  # macro
regGCMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX = 1  # macro
regGCUTCL2_TRANSLATION_BYPASS_BY_VMID = 0x5E41  # macro
regGCUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX = 1  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL = 0x5E44  # macro
regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_0 = 0x5E48  # macro
regGCMC_VM_MARC_BASE_LO_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_1 = 0x5E49  # macro
regGCMC_VM_MARC_BASE_LO_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_2 = 0x5E4A  # macro
regGCMC_VM_MARC_BASE_LO_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_3 = 0x5E4B  # macro
regGCMC_VM_MARC_BASE_LO_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_4 = 0x5E4C  # macro
regGCMC_VM_MARC_BASE_LO_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_5 = 0x5E4D  # macro
regGCMC_VM_MARC_BASE_LO_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_6 = 0x5E4E  # macro
regGCMC_VM_MARC_BASE_LO_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_7 = 0x5E4F  # macro
regGCMC_VM_MARC_BASE_LO_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_8 = 0x5E50  # macro
regGCMC_VM_MARC_BASE_LO_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_9 = 0x5E51  # macro
regGCMC_VM_MARC_BASE_LO_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_10 = 0x5E52  # macro
regGCMC_VM_MARC_BASE_LO_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_11 = 0x5E53  # macro
regGCMC_VM_MARC_BASE_LO_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_12 = 0x5E54  # macro
regGCMC_VM_MARC_BASE_LO_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_13 = 0x5E55  # macro
regGCMC_VM_MARC_BASE_LO_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_14 = 0x5E56  # macro
regGCMC_VM_MARC_BASE_LO_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_LO_15 = 0x5E57  # macro
regGCMC_VM_MARC_BASE_LO_15_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_0 = 0x5E58  # macro
regGCMC_VM_MARC_BASE_HI_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_1 = 0x5E59  # macro
regGCMC_VM_MARC_BASE_HI_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_2 = 0x5E5A  # macro
regGCMC_VM_MARC_BASE_HI_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_3 = 0x5E5B  # macro
regGCMC_VM_MARC_BASE_HI_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_4 = 0x5E5C  # macro
regGCMC_VM_MARC_BASE_HI_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_5 = 0x5E5D  # macro
regGCMC_VM_MARC_BASE_HI_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_6 = 0x5E5E  # macro
regGCMC_VM_MARC_BASE_HI_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_7 = 0x5E5F  # macro
regGCMC_VM_MARC_BASE_HI_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_8 = 0x5E60  # macro
regGCMC_VM_MARC_BASE_HI_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_9 = 0x5E61  # macro
regGCMC_VM_MARC_BASE_HI_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_10 = 0x5E62  # macro
regGCMC_VM_MARC_BASE_HI_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_11 = 0x5E63  # macro
regGCMC_VM_MARC_BASE_HI_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_12 = 0x5E64  # macro
regGCMC_VM_MARC_BASE_HI_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_13 = 0x5E65  # macro
regGCMC_VM_MARC_BASE_HI_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_14 = 0x5E66  # macro
regGCMC_VM_MARC_BASE_HI_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_BASE_HI_15 = 0x5E67  # macro
regGCMC_VM_MARC_BASE_HI_15_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_0 = 0x5E68  # macro
regGCMC_VM_MARC_RELOC_LO_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_1 = 0x5E69  # macro
regGCMC_VM_MARC_RELOC_LO_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_2 = 0x5E6A  # macro
regGCMC_VM_MARC_RELOC_LO_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_3 = 0x5E6B  # macro
regGCMC_VM_MARC_RELOC_LO_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_4 = 0x5E6C  # macro
regGCMC_VM_MARC_RELOC_LO_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_5 = 0x5E6D  # macro
regGCMC_VM_MARC_RELOC_LO_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_6 = 0x5E6E  # macro
regGCMC_VM_MARC_RELOC_LO_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_7 = 0x5E6F  # macro
regGCMC_VM_MARC_RELOC_LO_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_8 = 0x5E70  # macro
regGCMC_VM_MARC_RELOC_LO_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_9 = 0x5E71  # macro
regGCMC_VM_MARC_RELOC_LO_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_10 = 0x5E72  # macro
regGCMC_VM_MARC_RELOC_LO_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_11 = 0x5E73  # macro
regGCMC_VM_MARC_RELOC_LO_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_12 = 0x5E74  # macro
regGCMC_VM_MARC_RELOC_LO_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_13 = 0x5E75  # macro
regGCMC_VM_MARC_RELOC_LO_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_14 = 0x5E76  # macro
regGCMC_VM_MARC_RELOC_LO_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_LO_15 = 0x5E77  # macro
regGCMC_VM_MARC_RELOC_LO_15_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_0 = 0x5E78  # macro
regGCMC_VM_MARC_RELOC_HI_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_1 = 0x5E79  # macro
regGCMC_VM_MARC_RELOC_HI_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_2 = 0x5E7A  # macro
regGCMC_VM_MARC_RELOC_HI_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_3 = 0x5E7B  # macro
regGCMC_VM_MARC_RELOC_HI_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_4 = 0x5E7C  # macro
regGCMC_VM_MARC_RELOC_HI_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_5 = 0x5E7D  # macro
regGCMC_VM_MARC_RELOC_HI_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_6 = 0x5E7E  # macro
regGCMC_VM_MARC_RELOC_HI_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_7 = 0x5E7F  # macro
regGCMC_VM_MARC_RELOC_HI_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_8 = 0x5E80  # macro
regGCMC_VM_MARC_RELOC_HI_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_9 = 0x5E81  # macro
regGCMC_VM_MARC_RELOC_HI_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_10 = 0x5E82  # macro
regGCMC_VM_MARC_RELOC_HI_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_11 = 0x5E83  # macro
regGCMC_VM_MARC_RELOC_HI_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_12 = 0x5E84  # macro
regGCMC_VM_MARC_RELOC_HI_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_13 = 0x5E85  # macro
regGCMC_VM_MARC_RELOC_HI_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_14 = 0x5E86  # macro
regGCMC_VM_MARC_RELOC_HI_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_RELOC_HI_15 = 0x5E87  # macro
regGCMC_VM_MARC_RELOC_HI_15_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_0 = 0x5E88  # macro
regGCMC_VM_MARC_LEN_LO_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_1 = 0x5E89  # macro
regGCMC_VM_MARC_LEN_LO_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_2 = 0x5E8A  # macro
regGCMC_VM_MARC_LEN_LO_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_3 = 0x5E8B  # macro
regGCMC_VM_MARC_LEN_LO_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_4 = 0x5E8C  # macro
regGCMC_VM_MARC_LEN_LO_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_5 = 0x5E8D  # macro
regGCMC_VM_MARC_LEN_LO_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_6 = 0x5E8E  # macro
regGCMC_VM_MARC_LEN_LO_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_7 = 0x5E8F  # macro
regGCMC_VM_MARC_LEN_LO_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_8 = 0x5E90  # macro
regGCMC_VM_MARC_LEN_LO_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_9 = 0x5E91  # macro
regGCMC_VM_MARC_LEN_LO_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_10 = 0x5E92  # macro
regGCMC_VM_MARC_LEN_LO_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_11 = 0x5E93  # macro
regGCMC_VM_MARC_LEN_LO_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_12 = 0x5E94  # macro
regGCMC_VM_MARC_LEN_LO_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_13 = 0x5E95  # macro
regGCMC_VM_MARC_LEN_LO_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_14 = 0x5E96  # macro
regGCMC_VM_MARC_LEN_LO_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_LO_15 = 0x5E97  # macro
regGCMC_VM_MARC_LEN_LO_15_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_0 = 0x5E98  # macro
regGCMC_VM_MARC_LEN_HI_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_1 = 0x5E99  # macro
regGCMC_VM_MARC_LEN_HI_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_2 = 0x5E9A  # macro
regGCMC_VM_MARC_LEN_HI_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_3 = 0x5E9B  # macro
regGCMC_VM_MARC_LEN_HI_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_4 = 0x5E9C  # macro
regGCMC_VM_MARC_LEN_HI_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_5 = 0x5E9D  # macro
regGCMC_VM_MARC_LEN_HI_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_6 = 0x5E9E  # macro
regGCMC_VM_MARC_LEN_HI_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_7 = 0x5E9F  # macro
regGCMC_VM_MARC_LEN_HI_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_8 = 0x5EA0  # macro
regGCMC_VM_MARC_LEN_HI_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_9 = 0x5EA1  # macro
regGCMC_VM_MARC_LEN_HI_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_10 = 0x5EA2  # macro
regGCMC_VM_MARC_LEN_HI_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_11 = 0x5EA3  # macro
regGCMC_VM_MARC_LEN_HI_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_12 = 0x5EA4  # macro
regGCMC_VM_MARC_LEN_HI_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_13 = 0x5EA5  # macro
regGCMC_VM_MARC_LEN_HI_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_14 = 0x5EA6  # macro
regGCMC_VM_MARC_LEN_HI_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_LEN_HI_15 = 0x5EA7  # macro
regGCMC_VM_MARC_LEN_HI_15_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_0 = 0x5EA8  # macro
regGCMC_VM_MARC_PFVF_MAPPING_0_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_1 = 0x5EA9  # macro
regGCMC_VM_MARC_PFVF_MAPPING_1_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_2 = 0x5EAA  # macro
regGCMC_VM_MARC_PFVF_MAPPING_2_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_3 = 0x5EAB  # macro
regGCMC_VM_MARC_PFVF_MAPPING_3_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_4 = 0x5EAC  # macro
regGCMC_VM_MARC_PFVF_MAPPING_4_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_5 = 0x5EAD  # macro
regGCMC_VM_MARC_PFVF_MAPPING_5_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_6 = 0x5EAE  # macro
regGCMC_VM_MARC_PFVF_MAPPING_6_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_7 = 0x5EAF  # macro
regGCMC_VM_MARC_PFVF_MAPPING_7_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_8 = 0x5EB0  # macro
regGCMC_VM_MARC_PFVF_MAPPING_8_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_9 = 0x5EB1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_9_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_10 = 0x5EB2  # macro
regGCMC_VM_MARC_PFVF_MAPPING_10_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_11 = 0x5EB3  # macro
regGCMC_VM_MARC_PFVF_MAPPING_11_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_12 = 0x5EB4  # macro
regGCMC_VM_MARC_PFVF_MAPPING_12_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_13 = 0x5EB5  # macro
regGCMC_VM_MARC_PFVF_MAPPING_13_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_14 = 0x5EB6  # macro
regGCMC_VM_MARC_PFVF_MAPPING_14_BASE_IDX = 1  # macro
regGCMC_VM_MARC_PFVF_MAPPING_15 = 0x5EB7  # macro
regGCMC_VM_MARC_PFVF_MAPPING_15_BASE_IDX = 1  # macro
regGCUTC_TRANSLATION_FAULT_CNTL0 = 0x5EB8  # macro
regGCUTC_TRANSLATION_FAULT_CNTL0_BASE_IDX = 1  # macro
regGCUTC_TRANSLATION_FAULT_CNTL1 = 0x5EB9  # macro
regGCUTC_TRANSLATION_FAULT_CNTL1_BASE_IDX = 1  # macro
regSPI_SHADER_PGM_RSRC4_PS = 0x19A1  # macro
regSPI_SHADER_PGM_RSRC4_PS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_CHKSUM_PS = 0x19A6  # macro
regSPI_SHADER_PGM_CHKSUM_PS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC3_PS = 0x19A7  # macro
regSPI_SHADER_PGM_RSRC3_PS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_PS = 0x19A8  # macro
regSPI_SHADER_PGM_LO_PS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_PS = 0x19A9  # macro
regSPI_SHADER_PGM_HI_PS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC1_PS = 0x19AA  # macro
regSPI_SHADER_PGM_RSRC1_PS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC2_PS = 0x19AB  # macro
regSPI_SHADER_PGM_RSRC2_PS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_0 = 0x19AC  # macro
regSPI_SHADER_USER_DATA_PS_0_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_1 = 0x19AD  # macro
regSPI_SHADER_USER_DATA_PS_1_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_2 = 0x19AE  # macro
regSPI_SHADER_USER_DATA_PS_2_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_3 = 0x19AF  # macro
regSPI_SHADER_USER_DATA_PS_3_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_4 = 0x19B0  # macro
regSPI_SHADER_USER_DATA_PS_4_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_5 = 0x19B1  # macro
regSPI_SHADER_USER_DATA_PS_5_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_6 = 0x19B2  # macro
regSPI_SHADER_USER_DATA_PS_6_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_7 = 0x19B3  # macro
regSPI_SHADER_USER_DATA_PS_7_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_8 = 0x19B4  # macro
regSPI_SHADER_USER_DATA_PS_8_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_9 = 0x19B5  # macro
regSPI_SHADER_USER_DATA_PS_9_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_10 = 0x19B6  # macro
regSPI_SHADER_USER_DATA_PS_10_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_11 = 0x19B7  # macro
regSPI_SHADER_USER_DATA_PS_11_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_12 = 0x19B8  # macro
regSPI_SHADER_USER_DATA_PS_12_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_13 = 0x19B9  # macro
regSPI_SHADER_USER_DATA_PS_13_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_14 = 0x19BA  # macro
regSPI_SHADER_USER_DATA_PS_14_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_15 = 0x19BB  # macro
regSPI_SHADER_USER_DATA_PS_15_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_16 = 0x19BC  # macro
regSPI_SHADER_USER_DATA_PS_16_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_17 = 0x19BD  # macro
regSPI_SHADER_USER_DATA_PS_17_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_18 = 0x19BE  # macro
regSPI_SHADER_USER_DATA_PS_18_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_19 = 0x19BF  # macro
regSPI_SHADER_USER_DATA_PS_19_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_20 = 0x19C0  # macro
regSPI_SHADER_USER_DATA_PS_20_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_21 = 0x19C1  # macro
regSPI_SHADER_USER_DATA_PS_21_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_22 = 0x19C2  # macro
regSPI_SHADER_USER_DATA_PS_22_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_23 = 0x19C3  # macro
regSPI_SHADER_USER_DATA_PS_23_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_24 = 0x19C4  # macro
regSPI_SHADER_USER_DATA_PS_24_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_25 = 0x19C5  # macro
regSPI_SHADER_USER_DATA_PS_25_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_26 = 0x19C6  # macro
regSPI_SHADER_USER_DATA_PS_26_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_27 = 0x19C7  # macro
regSPI_SHADER_USER_DATA_PS_27_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_28 = 0x19C8  # macro
regSPI_SHADER_USER_DATA_PS_28_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_29 = 0x19C9  # macro
regSPI_SHADER_USER_DATA_PS_29_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_30 = 0x19CA  # macro
regSPI_SHADER_USER_DATA_PS_30_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_PS_31 = 0x19CB  # macro
regSPI_SHADER_USER_DATA_PS_31_BASE_IDX = 0  # macro
regSPI_SHADER_REQ_CTRL_PS = 0x19D0  # macro
regSPI_SHADER_REQ_CTRL_PS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_PS_0 = 0x19D2  # macro
regSPI_SHADER_USER_ACCUM_PS_0_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_PS_1 = 0x19D3  # macro
regSPI_SHADER_USER_ACCUM_PS_1_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_PS_2 = 0x19D4  # macro
regSPI_SHADER_USER_ACCUM_PS_2_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_PS_3 = 0x19D5  # macro
regSPI_SHADER_USER_ACCUM_PS_3_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_CHKSUM_GS = 0x1A20  # macro
regSPI_SHADER_PGM_CHKSUM_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC4_GS = 0x1A21  # macro
regSPI_SHADER_PGM_RSRC4_GS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_ADDR_LO_GS = 0x1A22  # macro
regSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_ADDR_HI_GS = 0x1A23  # macro
regSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_ES_GS = 0x1A24  # macro
regSPI_SHADER_PGM_LO_ES_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_ES_GS = 0x1A25  # macro
regSPI_SHADER_PGM_HI_ES_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC3_GS = 0x1A27  # macro
regSPI_SHADER_PGM_RSRC3_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_GS = 0x1A28  # macro
regSPI_SHADER_PGM_LO_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_GS = 0x1A29  # macro
regSPI_SHADER_PGM_HI_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC1_GS = 0x1A2A  # macro
regSPI_SHADER_PGM_RSRC1_GS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC2_GS = 0x1A2B  # macro
regSPI_SHADER_PGM_RSRC2_GS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_0 = 0x1A2C  # macro
regSPI_SHADER_USER_DATA_GS_0_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_1 = 0x1A2D  # macro
regSPI_SHADER_USER_DATA_GS_1_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_2 = 0x1A2E  # macro
regSPI_SHADER_USER_DATA_GS_2_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_3 = 0x1A2F  # macro
regSPI_SHADER_USER_DATA_GS_3_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_4 = 0x1A30  # macro
regSPI_SHADER_USER_DATA_GS_4_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_5 = 0x1A31  # macro
regSPI_SHADER_USER_DATA_GS_5_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_6 = 0x1A32  # macro
regSPI_SHADER_USER_DATA_GS_6_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_7 = 0x1A33  # macro
regSPI_SHADER_USER_DATA_GS_7_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_8 = 0x1A34  # macro
regSPI_SHADER_USER_DATA_GS_8_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_9 = 0x1A35  # macro
regSPI_SHADER_USER_DATA_GS_9_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_10 = 0x1A36  # macro
regSPI_SHADER_USER_DATA_GS_10_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_11 = 0x1A37  # macro
regSPI_SHADER_USER_DATA_GS_11_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_12 = 0x1A38  # macro
regSPI_SHADER_USER_DATA_GS_12_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_13 = 0x1A39  # macro
regSPI_SHADER_USER_DATA_GS_13_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_14 = 0x1A3A  # macro
regSPI_SHADER_USER_DATA_GS_14_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_15 = 0x1A3B  # macro
regSPI_SHADER_USER_DATA_GS_15_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_16 = 0x1A3C  # macro
regSPI_SHADER_USER_DATA_GS_16_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_17 = 0x1A3D  # macro
regSPI_SHADER_USER_DATA_GS_17_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_18 = 0x1A3E  # macro
regSPI_SHADER_USER_DATA_GS_18_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_19 = 0x1A3F  # macro
regSPI_SHADER_USER_DATA_GS_19_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_20 = 0x1A40  # macro
regSPI_SHADER_USER_DATA_GS_20_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_21 = 0x1A41  # macro
regSPI_SHADER_USER_DATA_GS_21_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_22 = 0x1A42  # macro
regSPI_SHADER_USER_DATA_GS_22_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_23 = 0x1A43  # macro
regSPI_SHADER_USER_DATA_GS_23_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_24 = 0x1A44  # macro
regSPI_SHADER_USER_DATA_GS_24_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_25 = 0x1A45  # macro
regSPI_SHADER_USER_DATA_GS_25_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_26 = 0x1A46  # macro
regSPI_SHADER_USER_DATA_GS_26_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_27 = 0x1A47  # macro
regSPI_SHADER_USER_DATA_GS_27_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_28 = 0x1A48  # macro
regSPI_SHADER_USER_DATA_GS_28_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_29 = 0x1A49  # macro
regSPI_SHADER_USER_DATA_GS_29_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_30 = 0x1A4A  # macro
regSPI_SHADER_USER_DATA_GS_30_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_GS_31 = 0x1A4B  # macro
regSPI_SHADER_USER_DATA_GS_31_BASE_IDX = 0  # macro
regSPI_SHADER_GS_MESHLET_DIM = 0x1A4C  # macro
regSPI_SHADER_GS_MESHLET_DIM_BASE_IDX = 0  # macro
regSPI_SHADER_GS_MESHLET_EXP_ALLOC = 0x1A4D  # macro
regSPI_SHADER_GS_MESHLET_EXP_ALLOC_BASE_IDX = 0  # macro
regSPI_SHADER_REQ_CTRL_ESGS = 0x1A50  # macro
regSPI_SHADER_REQ_CTRL_ESGS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_ESGS_0 = 0x1A52  # macro
regSPI_SHADER_USER_ACCUM_ESGS_0_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_ESGS_1 = 0x1A53  # macro
regSPI_SHADER_USER_ACCUM_ESGS_1_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_ESGS_2 = 0x1A54  # macro
regSPI_SHADER_USER_ACCUM_ESGS_2_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_ESGS_3 = 0x1A55  # macro
regSPI_SHADER_USER_ACCUM_ESGS_3_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_ES = 0x1A68  # macro
regSPI_SHADER_PGM_LO_ES_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_ES = 0x1A69  # macro
regSPI_SHADER_PGM_HI_ES_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_CHKSUM_HS = 0x1AA0  # macro
regSPI_SHADER_PGM_CHKSUM_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC4_HS = 0x1AA1  # macro
regSPI_SHADER_PGM_RSRC4_HS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_ADDR_LO_HS = 0x1AA2  # macro
regSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_ADDR_HI_HS = 0x1AA3  # macro
regSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_LS_HS = 0x1AA4  # macro
regSPI_SHADER_PGM_LO_LS_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_LS_HS = 0x1AA5  # macro
regSPI_SHADER_PGM_HI_LS_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC3_HS = 0x1AA7  # macro
regSPI_SHADER_PGM_RSRC3_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_HS = 0x1AA8  # macro
regSPI_SHADER_PGM_LO_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_HS = 0x1AA9  # macro
regSPI_SHADER_PGM_HI_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC1_HS = 0x1AAA  # macro
regSPI_SHADER_PGM_RSRC1_HS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_RSRC2_HS = 0x1AAB  # macro
regSPI_SHADER_PGM_RSRC2_HS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_0 = 0x1AAC  # macro
regSPI_SHADER_USER_DATA_HS_0_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_1 = 0x1AAD  # macro
regSPI_SHADER_USER_DATA_HS_1_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_2 = 0x1AAE  # macro
regSPI_SHADER_USER_DATA_HS_2_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_3 = 0x1AAF  # macro
regSPI_SHADER_USER_DATA_HS_3_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_4 = 0x1AB0  # macro
regSPI_SHADER_USER_DATA_HS_4_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_5 = 0x1AB1  # macro
regSPI_SHADER_USER_DATA_HS_5_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_6 = 0x1AB2  # macro
regSPI_SHADER_USER_DATA_HS_6_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_7 = 0x1AB3  # macro
regSPI_SHADER_USER_DATA_HS_7_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_8 = 0x1AB4  # macro
regSPI_SHADER_USER_DATA_HS_8_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_9 = 0x1AB5  # macro
regSPI_SHADER_USER_DATA_HS_9_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_10 = 0x1AB6  # macro
regSPI_SHADER_USER_DATA_HS_10_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_11 = 0x1AB7  # macro
regSPI_SHADER_USER_DATA_HS_11_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_12 = 0x1AB8  # macro
regSPI_SHADER_USER_DATA_HS_12_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_13 = 0x1AB9  # macro
regSPI_SHADER_USER_DATA_HS_13_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_14 = 0x1ABA  # macro
regSPI_SHADER_USER_DATA_HS_14_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_15 = 0x1ABB  # macro
regSPI_SHADER_USER_DATA_HS_15_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_16 = 0x1ABC  # macro
regSPI_SHADER_USER_DATA_HS_16_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_17 = 0x1ABD  # macro
regSPI_SHADER_USER_DATA_HS_17_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_18 = 0x1ABE  # macro
regSPI_SHADER_USER_DATA_HS_18_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_19 = 0x1ABF  # macro
regSPI_SHADER_USER_DATA_HS_19_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_20 = 0x1AC0  # macro
regSPI_SHADER_USER_DATA_HS_20_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_21 = 0x1AC1  # macro
regSPI_SHADER_USER_DATA_HS_21_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_22 = 0x1AC2  # macro
regSPI_SHADER_USER_DATA_HS_22_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_23 = 0x1AC3  # macro
regSPI_SHADER_USER_DATA_HS_23_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_24 = 0x1AC4  # macro
regSPI_SHADER_USER_DATA_HS_24_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_25 = 0x1AC5  # macro
regSPI_SHADER_USER_DATA_HS_25_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_26 = 0x1AC6  # macro
regSPI_SHADER_USER_DATA_HS_26_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_27 = 0x1AC7  # macro
regSPI_SHADER_USER_DATA_HS_27_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_28 = 0x1AC8  # macro
regSPI_SHADER_USER_DATA_HS_28_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_29 = 0x1AC9  # macro
regSPI_SHADER_USER_DATA_HS_29_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_30 = 0x1ACA  # macro
regSPI_SHADER_USER_DATA_HS_30_BASE_IDX = 0  # macro
regSPI_SHADER_USER_DATA_HS_31 = 0x1ACB  # macro
regSPI_SHADER_USER_DATA_HS_31_BASE_IDX = 0  # macro
regSPI_SHADER_REQ_CTRL_LSHS = 0x1AD0  # macro
regSPI_SHADER_REQ_CTRL_LSHS_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_LSHS_0 = 0x1AD2  # macro
regSPI_SHADER_USER_ACCUM_LSHS_0_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_LSHS_1 = 0x1AD3  # macro
regSPI_SHADER_USER_ACCUM_LSHS_1_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_LSHS_2 = 0x1AD4  # macro
regSPI_SHADER_USER_ACCUM_LSHS_2_BASE_IDX = 0  # macro
regSPI_SHADER_USER_ACCUM_LSHS_3 = 0x1AD5  # macro
regSPI_SHADER_USER_ACCUM_LSHS_3_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_LO_LS = 0x1AE8  # macro
regSPI_SHADER_PGM_LO_LS_BASE_IDX = 0  # macro
regSPI_SHADER_PGM_HI_LS = 0x1AE9  # macro
regSPI_SHADER_PGM_HI_LS_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_INITIATOR = 0x1BA0  # macro
regCOMPUTE_DISPATCH_INITIATOR_BASE_IDX = 0  # macro
regCOMPUTE_DIM_X = 0x1BA1  # macro
regCOMPUTE_DIM_X_BASE_IDX = 0  # macro
regCOMPUTE_DIM_Y = 0x1BA2  # macro
regCOMPUTE_DIM_Y_BASE_IDX = 0  # macro
regCOMPUTE_DIM_Z = 0x1BA3  # macro
regCOMPUTE_DIM_Z_BASE_IDX = 0  # macro
regCOMPUTE_START_X = 0x1BA4  # macro
regCOMPUTE_START_X_BASE_IDX = 0  # macro
regCOMPUTE_START_Y = 0x1BA5  # macro
regCOMPUTE_START_Y_BASE_IDX = 0  # macro
regCOMPUTE_START_Z = 0x1BA6  # macro
regCOMPUTE_START_Z_BASE_IDX = 0  # macro
regCOMPUTE_NUM_THREAD_X = 0x1BA7  # macro
regCOMPUTE_NUM_THREAD_X_BASE_IDX = 0  # macro
regCOMPUTE_NUM_THREAD_Y = 0x1BA8  # macro
regCOMPUTE_NUM_THREAD_Y_BASE_IDX = 0  # macro
regCOMPUTE_NUM_THREAD_Z = 0x1BA9  # macro
regCOMPUTE_NUM_THREAD_Z_BASE_IDX = 0  # macro
regCOMPUTE_PIPELINESTAT_ENABLE = 0x1BAA  # macro
regCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX = 0  # macro
regCOMPUTE_PERFCOUNT_ENABLE = 0x1BAB  # macro
regCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX = 0  # macro
regCOMPUTE_PGM_LO = 0x1BAC  # macro
regCOMPUTE_PGM_LO_BASE_IDX = 0  # macro
regCOMPUTE_PGM_HI = 0x1BAD  # macro
regCOMPUTE_PGM_HI_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_PKT_ADDR_LO = 0x1BAE  # macro
regCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_PKT_ADDR_HI = 0x1BAF  # macro
regCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_LO = 0x1BB0  # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_HI = 0x1BB1  # macro
regCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX = 0  # macro
regCOMPUTE_PGM_RSRC1 = 0x1BB2  # macro
regCOMPUTE_PGM_RSRC1_BASE_IDX = 0  # macro
regCOMPUTE_PGM_RSRC2 = 0x1BB3  # macro
regCOMPUTE_PGM_RSRC2_BASE_IDX = 0  # macro
regCOMPUTE_VMID = 0x1BB4  # macro
regCOMPUTE_VMID_BASE_IDX = 0  # macro
regCOMPUTE_RESOURCE_LIMITS = 0x1BB5  # macro
regCOMPUTE_RESOURCE_LIMITS_BASE_IDX = 0  # macro
regCOMPUTE_DESTINATION_EN_SE0 = 0x1BB6  # macro
regCOMPUTE_DESTINATION_EN_SE0_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE0 = 0x1BB6  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX = 0  # macro
regCOMPUTE_DESTINATION_EN_SE1 = 0x1BB7  # macro
regCOMPUTE_DESTINATION_EN_SE1_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE1 = 0x1BB7  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX = 0  # macro
regCOMPUTE_TMPRING_SIZE = 0x1BB8  # macro
regCOMPUTE_TMPRING_SIZE_BASE_IDX = 0  # macro
regCOMPUTE_DESTINATION_EN_SE2 = 0x1BB9  # macro
regCOMPUTE_DESTINATION_EN_SE2_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE2 = 0x1BB9  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX = 0  # macro
regCOMPUTE_DESTINATION_EN_SE3 = 0x1BBA  # macro
regCOMPUTE_DESTINATION_EN_SE3_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE3 = 0x1BBA  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX = 0  # macro
regCOMPUTE_RESTART_X = 0x1BBB  # macro
regCOMPUTE_RESTART_X_BASE_IDX = 0  # macro
regCOMPUTE_RESTART_Y = 0x1BBC  # macro
regCOMPUTE_RESTART_Y_BASE_IDX = 0  # macro
regCOMPUTE_RESTART_Z = 0x1BBD  # macro
regCOMPUTE_RESTART_Z_BASE_IDX = 0  # macro
regCOMPUTE_THREAD_TRACE_ENABLE = 0x1BBE  # macro
regCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX = 0  # macro
regCOMPUTE_MISC_RESERVED = 0x1BBF  # macro
regCOMPUTE_MISC_RESERVED_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_ID = 0x1BC0  # macro
regCOMPUTE_DISPATCH_ID_BASE_IDX = 0  # macro
regCOMPUTE_THREADGROUP_ID = 0x1BC1  # macro
regCOMPUTE_THREADGROUP_ID_BASE_IDX = 0  # macro
regCOMPUTE_REQ_CTRL = 0x1BC2  # macro
regCOMPUTE_REQ_CTRL_BASE_IDX = 0  # macro
regCOMPUTE_USER_ACCUM_0 = 0x1BC4  # macro
regCOMPUTE_USER_ACCUM_0_BASE_IDX = 0  # macro
regCOMPUTE_USER_ACCUM_1 = 0x1BC5  # macro
regCOMPUTE_USER_ACCUM_1_BASE_IDX = 0  # macro
regCOMPUTE_USER_ACCUM_2 = 0x1BC6  # macro
regCOMPUTE_USER_ACCUM_2_BASE_IDX = 0  # macro
regCOMPUTE_USER_ACCUM_3 = 0x1BC7  # macro
regCOMPUTE_USER_ACCUM_3_BASE_IDX = 0  # macro
regCOMPUTE_PGM_RSRC3 = 0x1BC8  # macro
regCOMPUTE_PGM_RSRC3_BASE_IDX = 0  # macro
regCOMPUTE_DDID_INDEX = 0x1BC9  # macro
regCOMPUTE_DDID_INDEX_BASE_IDX = 0  # macro
regCOMPUTE_SHADER_CHKSUM = 0x1BCA  # macro
regCOMPUTE_SHADER_CHKSUM_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE4 = 0x1BCB  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE4_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE5 = 0x1BCC  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE5_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE6 = 0x1BCD  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE6_BASE_IDX = 0  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE7 = 0x1BCE  # macro
regCOMPUTE_STATIC_THREAD_MGMT_SE7_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_INTERLEAVE = 0x1BCF  # macro
regCOMPUTE_DISPATCH_INTERLEAVE_BASE_IDX = 0  # macro
regCOMPUTE_RELAUNCH = 0x1BD0  # macro
regCOMPUTE_RELAUNCH_BASE_IDX = 0  # macro
regCOMPUTE_WAVE_RESTORE_ADDR_LO = 0x1BD1  # macro
regCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX = 0  # macro
regCOMPUTE_WAVE_RESTORE_ADDR_HI = 0x1BD2  # macro
regCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX = 0  # macro
regCOMPUTE_RELAUNCH2 = 0x1BD3  # macro
regCOMPUTE_RELAUNCH2_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_0 = 0x1BE0  # macro
regCOMPUTE_USER_DATA_0_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_1 = 0x1BE1  # macro
regCOMPUTE_USER_DATA_1_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_2 = 0x1BE2  # macro
regCOMPUTE_USER_DATA_2_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_3 = 0x1BE3  # macro
regCOMPUTE_USER_DATA_3_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_4 = 0x1BE4  # macro
regCOMPUTE_USER_DATA_4_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_5 = 0x1BE5  # macro
regCOMPUTE_USER_DATA_5_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_6 = 0x1BE6  # macro
regCOMPUTE_USER_DATA_6_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_7 = 0x1BE7  # macro
regCOMPUTE_USER_DATA_7_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_8 = 0x1BE8  # macro
regCOMPUTE_USER_DATA_8_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_9 = 0x1BE9  # macro
regCOMPUTE_USER_DATA_9_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_10 = 0x1BEA  # macro
regCOMPUTE_USER_DATA_10_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_11 = 0x1BEB  # macro
regCOMPUTE_USER_DATA_11_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_12 = 0x1BEC  # macro
regCOMPUTE_USER_DATA_12_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_13 = 0x1BED  # macro
regCOMPUTE_USER_DATA_13_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_14 = 0x1BEE  # macro
regCOMPUTE_USER_DATA_14_BASE_IDX = 0  # macro
regCOMPUTE_USER_DATA_15 = 0x1BEF  # macro
regCOMPUTE_USER_DATA_15_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_TUNNEL = 0x1C1D  # macro
regCOMPUTE_DISPATCH_TUNNEL_BASE_IDX = 0  # macro
regCOMPUTE_DISPATCH_END = 0x1C1E  # macro
regCOMPUTE_DISPATCH_END_BASE_IDX = 0  # macro
regCOMPUTE_NOWHERE = 0x1C1F  # macro
regCOMPUTE_NOWHERE_BASE_IDX = 0  # macro
regSH_RESERVED_REG0 = 0x1C20  # macro
regSH_RESERVED_REG0_BASE_IDX = 0  # macro
regSH_RESERVED_REG1 = 0x1C21  # macro
regSH_RESERVED_REG1_BASE_IDX = 0  # macro
regCP_CU_MASK_ADDR_LO = 0x1DD2  # macro
regCP_CU_MASK_ADDR_LO_BASE_IDX = 0  # macro
regCP_CU_MASK_ADDR_HI = 0x1DD3  # macro
regCP_CU_MASK_ADDR_HI_BASE_IDX = 0  # macro
regCP_CU_MASK_CNTL = 0x1DD4  # macro
regCP_CU_MASK_CNTL_BASE_IDX = 0  # macro
regCP_EOPQ_WAIT_TIME = 0x1DD5  # macro
regCP_EOPQ_WAIT_TIME_BASE_IDX = 0  # macro
regCP_CPC_MGCG_SYNC_CNTL = 0x1DD6  # macro
regCP_CPC_MGCG_SYNC_CNTL_BASE_IDX = 0  # macro
regCPC_INT_INFO = 0x1DD7  # macro
regCPC_INT_INFO_BASE_IDX = 0  # macro
regCP_VIRT_STATUS = 0x1DD8  # macro
regCP_VIRT_STATUS_BASE_IDX = 0  # macro
regCPC_INT_ADDR = 0x1DD9  # macro
regCPC_INT_ADDR_BASE_IDX = 0  # macro
regCPC_INT_PASID = 0x1DDA  # macro
regCPC_INT_PASID_BASE_IDX = 0  # macro
regCP_GFX_ERROR = 0x1DDB  # macro
regCP_GFX_ERROR_BASE_IDX = 0  # macro
regCPG_UTCL1_CNTL = 0x1DDC  # macro
regCPG_UTCL1_CNTL_BASE_IDX = 0  # macro
regCPC_UTCL1_CNTL = 0x1DDD  # macro
regCPC_UTCL1_CNTL_BASE_IDX = 0  # macro
regCPF_UTCL1_CNTL = 0x1DDE  # macro
regCPF_UTCL1_CNTL_BASE_IDX = 0  # macro
regCP_AQL_SMM_STATUS = 0x1DDF  # macro
regCP_AQL_SMM_STATUS_BASE_IDX = 0  # macro
regCP_RB0_BASE = 0x1DE0  # macro
regCP_RB0_BASE_BASE_IDX = 0  # macro
regCP_RB_BASE = 0x1DE0  # macro
regCP_RB_BASE_BASE_IDX = 0  # macro
regCP_RB0_CNTL = 0x1DE1  # macro
regCP_RB0_CNTL_BASE_IDX = 0  # macro
regCP_RB_CNTL = 0x1DE1  # macro
regCP_RB_CNTL_BASE_IDX = 0  # macro
regCP_RB_RPTR_WR = 0x1DE2  # macro
regCP_RB_RPTR_WR_BASE_IDX = 0  # macro
regCP_RB0_RPTR_ADDR = 0x1DE3  # macro
regCP_RB0_RPTR_ADDR_BASE_IDX = 0  # macro
regCP_RB_RPTR_ADDR = 0x1DE3  # macro
regCP_RB_RPTR_ADDR_BASE_IDX = 0  # macro
regCP_RB0_RPTR_ADDR_HI = 0x1DE4  # macro
regCP_RB0_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regCP_RB_RPTR_ADDR_HI = 0x1DE4  # macro
regCP_RB_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regCP_RB0_BUFSZ_MASK = 0x1DE5  # macro
regCP_RB0_BUFSZ_MASK_BASE_IDX = 0  # macro
regCP_RB_BUFSZ_MASK = 0x1DE5  # macro
regCP_RB_BUFSZ_MASK_BASE_IDX = 0  # macro
regCP_INT_CNTL = 0x1DE9  # macro
regCP_INT_CNTL_BASE_IDX = 0  # macro
regCP_INT_STATUS = 0x1DEA  # macro
regCP_INT_STATUS_BASE_IDX = 0  # macro
regCP_DEVICE_ID = 0x1DEB  # macro
regCP_DEVICE_ID_BASE_IDX = 0  # macro
regCP_ME0_PIPE_PRIORITY_CNTS = 0x1DEC  # macro
regCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX = 0  # macro
regCP_RING_PRIORITY_CNTS = 0x1DEC  # macro
regCP_RING_PRIORITY_CNTS_BASE_IDX = 0  # macro
regCP_ME0_PIPE0_PRIORITY = 0x1DED  # macro
regCP_ME0_PIPE0_PRIORITY_BASE_IDX = 0  # macro
regCP_RING0_PRIORITY = 0x1DED  # macro
regCP_RING0_PRIORITY_BASE_IDX = 0  # macro
regCP_ME0_PIPE1_PRIORITY = 0x1DEE  # macro
regCP_ME0_PIPE1_PRIORITY_BASE_IDX = 0  # macro
regCP_RING1_PRIORITY = 0x1DEE  # macro
regCP_RING1_PRIORITY_BASE_IDX = 0  # macro
regCP_FATAL_ERROR = 0x1DF0  # macro
regCP_FATAL_ERROR_BASE_IDX = 0  # macro
regCP_RB_VMID = 0x1DF1  # macro
regCP_RB_VMID_BASE_IDX = 0  # macro
regCP_ME0_PIPE0_VMID = 0x1DF2  # macro
regCP_ME0_PIPE0_VMID_BASE_IDX = 0  # macro
regCP_ME0_PIPE1_VMID = 0x1DF3  # macro
regCP_ME0_PIPE1_VMID_BASE_IDX = 0  # macro
regCP_RB0_WPTR = 0x1DF4  # macro
regCP_RB0_WPTR_BASE_IDX = 0  # macro
regCP_RB_WPTR = 0x1DF4  # macro
regCP_RB_WPTR_BASE_IDX = 0  # macro
regCP_RB0_WPTR_HI = 0x1DF5  # macro
regCP_RB0_WPTR_HI_BASE_IDX = 0  # macro
regCP_RB_WPTR_HI = 0x1DF5  # macro
regCP_RB_WPTR_HI_BASE_IDX = 0  # macro
regCP_RB1_WPTR = 0x1DF6  # macro
regCP_RB1_WPTR_BASE_IDX = 0  # macro
regCP_RB1_WPTR_HI = 0x1DF7  # macro
regCP_RB1_WPTR_HI_BASE_IDX = 0  # macro
regCP_PROCESS_QUANTUM = 0x1DF9  # macro
regCP_PROCESS_QUANTUM_BASE_IDX = 0  # macro
regCP_RB_DOORBELL_RANGE_LOWER = 0x1DFA  # macro
regCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX = 0  # macro
regCP_RB_DOORBELL_RANGE_UPPER = 0x1DFB  # macro
regCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX = 0  # macro
regCP_MEC_DOORBELL_RANGE_LOWER = 0x1DFC  # macro
regCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX = 0  # macro
regCP_MEC_DOORBELL_RANGE_UPPER = 0x1DFD  # macro
regCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX = 0  # macro
regCPG_UTCL1_ERROR = 0x1DFE  # macro
regCPG_UTCL1_ERROR_BASE_IDX = 0  # macro
regCPC_UTCL1_ERROR = 0x1DFF  # macro
regCPC_UTCL1_ERROR_BASE_IDX = 0  # macro
regCP_RB1_BASE = 0x1E00  # macro
regCP_RB1_BASE_BASE_IDX = 0  # macro
regCP_RB1_CNTL = 0x1E01  # macro
regCP_RB1_CNTL_BASE_IDX = 0  # macro
regCP_RB1_RPTR_ADDR = 0x1E02  # macro
regCP_RB1_RPTR_ADDR_BASE_IDX = 0  # macro
regCP_RB1_RPTR_ADDR_HI = 0x1E03  # macro
regCP_RB1_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regCP_RB1_BUFSZ_MASK = 0x1E04  # macro
regCP_RB1_BUFSZ_MASK_BASE_IDX = 0  # macro
regCP_INT_CNTL_RING0 = 0x1E0A  # macro
regCP_INT_CNTL_RING0_BASE_IDX = 0  # macro
regCP_INT_CNTL_RING1 = 0x1E0B  # macro
regCP_INT_CNTL_RING1_BASE_IDX = 0  # macro
regCP_INT_STATUS_RING0 = 0x1E0D  # macro
regCP_INT_STATUS_RING0_BASE_IDX = 0  # macro
regCP_INT_STATUS_RING1 = 0x1E0E  # macro
regCP_INT_STATUS_RING1_BASE_IDX = 0  # macro
regCP_ME_F32_INTERRUPT = 0x1E13  # macro
regCP_ME_F32_INTERRUPT_BASE_IDX = 0  # macro
regCP_PFP_F32_INTERRUPT = 0x1E14  # macro
regCP_PFP_F32_INTERRUPT_BASE_IDX = 0  # macro
regCP_MEC1_F32_INTERRUPT = 0x1E16  # macro
regCP_MEC1_F32_INTERRUPT_BASE_IDX = 0  # macro
regCP_MEC2_F32_INTERRUPT = 0x1E17  # macro
regCP_MEC2_F32_INTERRUPT_BASE_IDX = 0  # macro
regCP_PWR_CNTL = 0x1E18  # macro
regCP_PWR_CNTL_BASE_IDX = 0  # macro
regCP_ECC_FIRSTOCCURRENCE = 0x1E1A  # macro
regCP_ECC_FIRSTOCCURRENCE_BASE_IDX = 0  # macro
regCP_ECC_FIRSTOCCURRENCE_RING0 = 0x1E1B  # macro
regCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX = 0  # macro
regCP_ECC_FIRSTOCCURRENCE_RING1 = 0x1E1C  # macro
regCP_ECC_FIRSTOCCURRENCE_RING1_BASE_IDX = 0  # macro
regGB_EDC_MODE = 0x1E1E  # macro
regGB_EDC_MODE_BASE_IDX = 0  # macro
regCP_DEBUG = 0x1E1F  # macro
regCP_DEBUG_BASE_IDX = 0  # macro
regCP_CPC_DEBUG = 0x1E21  # macro
regCP_CPC_DEBUG_BASE_IDX = 0  # macro
regCP_PQ_WPTR_POLL_CNTL = 0x1E23  # macro
regCP_PQ_WPTR_POLL_CNTL_BASE_IDX = 0  # macro
regCP_PQ_WPTR_POLL_CNTL1 = 0x1E24  # macro
regCP_PQ_WPTR_POLL_CNTL1_BASE_IDX = 0  # macro
regCP_ME1_PIPE0_INT_CNTL = 0x1E25  # macro
regCP_ME1_PIPE0_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME1_PIPE1_INT_CNTL = 0x1E26  # macro
regCP_ME1_PIPE1_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME1_PIPE2_INT_CNTL = 0x1E27  # macro
regCP_ME1_PIPE2_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME1_PIPE3_INT_CNTL = 0x1E28  # macro
regCP_ME1_PIPE3_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME2_PIPE0_INT_CNTL = 0x1E29  # macro
regCP_ME2_PIPE0_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME2_PIPE1_INT_CNTL = 0x1E2A  # macro
regCP_ME2_PIPE1_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME2_PIPE2_INT_CNTL = 0x1E2B  # macro
regCP_ME2_PIPE2_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME2_PIPE3_INT_CNTL = 0x1E2C  # macro
regCP_ME2_PIPE3_INT_CNTL_BASE_IDX = 0  # macro
regCP_ME1_PIPE0_INT_STATUS = 0x1E2D  # macro
regCP_ME1_PIPE0_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME1_PIPE1_INT_STATUS = 0x1E2E  # macro
regCP_ME1_PIPE1_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME1_PIPE2_INT_STATUS = 0x1E2F  # macro
regCP_ME1_PIPE2_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME1_PIPE3_INT_STATUS = 0x1E30  # macro
regCP_ME1_PIPE3_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME2_PIPE0_INT_STATUS = 0x1E31  # macro
regCP_ME2_PIPE0_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME2_PIPE1_INT_STATUS = 0x1E32  # macro
regCP_ME2_PIPE1_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME2_PIPE2_INT_STATUS = 0x1E33  # macro
regCP_ME2_PIPE2_INT_STATUS_BASE_IDX = 0  # macro
regCP_ME2_PIPE3_INT_STATUS = 0x1E34  # macro
regCP_ME2_PIPE3_INT_STATUS_BASE_IDX = 0  # macro
regCP_GFX_QUEUE_INDEX = 0x1E37  # macro
regCP_GFX_QUEUE_INDEX_BASE_IDX = 0  # macro
regCC_GC_EDC_CONFIG = 0x1E38  # macro
regCC_GC_EDC_CONFIG_BASE_IDX = 0  # macro
regCP_ME1_PIPE_PRIORITY_CNTS = 0x1E39  # macro
regCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX = 0  # macro
regCP_ME1_PIPE0_PRIORITY = 0x1E3A  # macro
regCP_ME1_PIPE0_PRIORITY_BASE_IDX = 0  # macro
regCP_ME1_PIPE1_PRIORITY = 0x1E3B  # macro
regCP_ME1_PIPE1_PRIORITY_BASE_IDX = 0  # macro
regCP_ME1_PIPE2_PRIORITY = 0x1E3C  # macro
regCP_ME1_PIPE2_PRIORITY_BASE_IDX = 0  # macro
regCP_ME1_PIPE3_PRIORITY = 0x1E3D  # macro
regCP_ME1_PIPE3_PRIORITY_BASE_IDX = 0  # macro
regCP_ME2_PIPE_PRIORITY_CNTS = 0x1E3E  # macro
regCP_ME2_PIPE_PRIORITY_CNTS_BASE_IDX = 0  # macro
regCP_ME2_PIPE0_PRIORITY = 0x1E3F  # macro
regCP_ME2_PIPE0_PRIORITY_BASE_IDX = 0  # macro
regCP_ME2_PIPE1_PRIORITY = 0x1E40  # macro
regCP_ME2_PIPE1_PRIORITY_BASE_IDX = 0  # macro
regCP_ME2_PIPE2_PRIORITY = 0x1E41  # macro
regCP_ME2_PIPE2_PRIORITY_BASE_IDX = 0  # macro
regCP_ME2_PIPE3_PRIORITY = 0x1E42  # macro
regCP_ME2_PIPE3_PRIORITY_BASE_IDX = 0  # macro
regCP_PFP_PRGRM_CNTR_START = 0x1E44  # macro
regCP_PFP_PRGRM_CNTR_START_BASE_IDX = 0  # macro
regCP_ME_PRGRM_CNTR_START = 0x1E45  # macro
regCP_ME_PRGRM_CNTR_START_BASE_IDX = 0  # macro
regCP_MEC1_PRGRM_CNTR_START = 0x1E46  # macro
regCP_MEC1_PRGRM_CNTR_START_BASE_IDX = 0  # macro
regCP_MEC2_PRGRM_CNTR_START = 0x1E47  # macro
regCP_MEC2_PRGRM_CNTR_START_BASE_IDX = 0  # macro
regCP_PFP_INTR_ROUTINE_START = 0x1E49  # macro
regCP_PFP_INTR_ROUTINE_START_BASE_IDX = 0  # macro
regCP_ME_INTR_ROUTINE_START = 0x1E4A  # macro
regCP_ME_INTR_ROUTINE_START_BASE_IDX = 0  # macro
regCP_MEC1_INTR_ROUTINE_START = 0x1E4B  # macro
regCP_MEC1_INTR_ROUTINE_START_BASE_IDX = 0  # macro
regCP_MEC2_INTR_ROUTINE_START = 0x1E4C  # macro
regCP_MEC2_INTR_ROUTINE_START_BASE_IDX = 0  # macro
regCP_CONTEXT_CNTL = 0x1E4D  # macro
regCP_CONTEXT_CNTL_BASE_IDX = 0  # macro
regCP_MAX_CONTEXT = 0x1E4E  # macro
regCP_MAX_CONTEXT_BASE_IDX = 0  # macro
regCP_IQ_WAIT_TIME1 = 0x1E4F  # macro
regCP_IQ_WAIT_TIME1_BASE_IDX = 0  # macro
regCP_IQ_WAIT_TIME2 = 0x1E50  # macro
regCP_IQ_WAIT_TIME2_BASE_IDX = 0  # macro
regCP_RB0_BASE_HI = 0x1E51  # macro
regCP_RB0_BASE_HI_BASE_IDX = 0  # macro
regCP_RB1_BASE_HI = 0x1E52  # macro
regCP_RB1_BASE_HI_BASE_IDX = 0  # macro
regCP_VMID_RESET = 0x1E53  # macro
regCP_VMID_RESET_BASE_IDX = 0  # macro
regCPC_INT_CNTL = 0x1E54  # macro
regCPC_INT_CNTL_BASE_IDX = 0  # macro
regCPC_INT_STATUS = 0x1E55  # macro
regCPC_INT_STATUS_BASE_IDX = 0  # macro
regCP_VMID_PREEMPT = 0x1E56  # macro
regCP_VMID_PREEMPT_BASE_IDX = 0  # macro
regCPC_INT_CNTX_ID = 0x1E57  # macro
regCPC_INT_CNTX_ID_BASE_IDX = 0  # macro
regCP_PQ_STATUS = 0x1E58  # macro
regCP_PQ_STATUS_BASE_IDX = 0  # macro
regCP_PFP_PRGRM_CNTR_START_HI = 0x1E59  # macro
regCP_PFP_PRGRM_CNTR_START_HI_BASE_IDX = 0  # macro
regCP_MAX_DRAW_COUNT = 0x1E5C  # macro
regCP_MAX_DRAW_COUNT_BASE_IDX = 0  # macro
regCP_MEC1_F32_INT_DIS = 0x1E5D  # macro
regCP_MEC1_F32_INT_DIS_BASE_IDX = 0  # macro
regCP_MEC2_F32_INT_DIS = 0x1E5E  # macro
regCP_MEC2_F32_INT_DIS_BASE_IDX = 0  # macro
regCP_VMID_STATUS = 0x1E5F  # macro
regCP_VMID_STATUS_BASE_IDX = 0  # macro
regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO = 0x1E60  # macro
regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO_BASE_IDX = 0  # macro
regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI = 0x1E61  # macro
regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCPC_SUSPEND_CTX_SAVE_CONTROL = 0x1E62  # macro
regCPC_SUSPEND_CTX_SAVE_CONTROL_BASE_IDX = 0  # macro
regCPC_SUSPEND_CNTL_STACK_OFFSET = 0x1E63  # macro
regCPC_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX = 0  # macro
regCPC_SUSPEND_CNTL_STACK_SIZE = 0x1E64  # macro
regCPC_SUSPEND_CNTL_STACK_SIZE_BASE_IDX = 0  # macro
regCPC_SUSPEND_WG_STATE_OFFSET = 0x1E65  # macro
regCPC_SUSPEND_WG_STATE_OFFSET_BASE_IDX = 0  # macro
regCPC_SUSPEND_CTX_SAVE_SIZE = 0x1E66  # macro
regCPC_SUSPEND_CTX_SAVE_SIZE_BASE_IDX = 0  # macro
regCPC_OS_PIPES = 0x1E67  # macro
regCPC_OS_PIPES_BASE_IDX = 0  # macro
regCP_SUSPEND_RESUME_REQ = 0x1E68  # macro
regCP_SUSPEND_RESUME_REQ_BASE_IDX = 0  # macro
regCP_SUSPEND_CNTL = 0x1E69  # macro
regCP_SUSPEND_CNTL_BASE_IDX = 0  # macro
regCP_IQ_WAIT_TIME3 = 0x1E6A  # macro
regCP_IQ_WAIT_TIME3_BASE_IDX = 0  # macro
regCPC_DDID_BASE_ADDR_LO = 0x1E6B  # macro
regCPC_DDID_BASE_ADDR_LO_BASE_IDX = 0  # macro
regCP_DDID_BASE_ADDR_LO = 0x1E6B  # macro
regCP_DDID_BASE_ADDR_LO_BASE_IDX = 0  # macro
regCPC_DDID_BASE_ADDR_HI = 0x1E6C  # macro
regCPC_DDID_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCP_DDID_BASE_ADDR_HI = 0x1E6C  # macro
regCP_DDID_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCPC_DDID_CNTL = 0x1E6D  # macro
regCPC_DDID_CNTL_BASE_IDX = 0  # macro
regCP_DDID_CNTL = 0x1E6D  # macro
regCP_DDID_CNTL_BASE_IDX = 0  # macro
regCP_GFX_DDID_INFLIGHT_COUNT = 0x1E6E  # macro
regCP_GFX_DDID_INFLIGHT_COUNT_BASE_IDX = 0  # macro
regCP_GFX_DDID_WPTR = 0x1E6F  # macro
regCP_GFX_DDID_WPTR_BASE_IDX = 0  # macro
regCP_GFX_DDID_RPTR = 0x1E70  # macro
regCP_GFX_DDID_RPTR_BASE_IDX = 0  # macro
regCP_GFX_DDID_DELTA_RPT_COUNT = 0x1E71  # macro
regCP_GFX_DDID_DELTA_RPT_COUNT_BASE_IDX = 0  # macro
regCP_GFX_HPD_STATUS0 = 0x1E72  # macro
regCP_GFX_HPD_STATUS0_BASE_IDX = 0  # macro
regCP_GFX_HPD_CONTROL0 = 0x1E73  # macro
regCP_GFX_HPD_CONTROL0_BASE_IDX = 0  # macro
regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO = 0x1E74  # macro
regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO_BASE_IDX = 0  # macro
regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI = 0x1E75  # macro
regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI_BASE_IDX = 0  # macro
regCP_GFX_HPD_OSPRE_FENCE_DATA_LO = 0x1E76  # macro
regCP_GFX_HPD_OSPRE_FENCE_DATA_LO_BASE_IDX = 0  # macro
regCP_GFX_HPD_OSPRE_FENCE_DATA_HI = 0x1E77  # macro
regCP_GFX_HPD_OSPRE_FENCE_DATA_HI_BASE_IDX = 0  # macro
regCP_GFX_INDEX_MUTEX = 0x1E78  # macro
regCP_GFX_INDEX_MUTEX_BASE_IDX = 0  # macro
regCP_ME_PRGRM_CNTR_START_HI = 0x1E79  # macro
regCP_ME_PRGRM_CNTR_START_HI_BASE_IDX = 0  # macro
regCP_PFP_INTR_ROUTINE_START_HI = 0x1E7A  # macro
regCP_PFP_INTR_ROUTINE_START_HI_BASE_IDX = 0  # macro
regCP_ME_INTR_ROUTINE_START_HI = 0x1E7B  # macro
regCP_ME_INTR_ROUTINE_START_HI_BASE_IDX = 0  # macro
regCP_GFX_MQD_BASE_ADDR = 0x1E7E  # macro
regCP_GFX_MQD_BASE_ADDR_BASE_IDX = 0  # macro
regCP_GFX_MQD_BASE_ADDR_HI = 0x1E7F  # macro
regCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCP_GFX_HQD_ACTIVE = 0x1E80  # macro
regCP_GFX_HQD_ACTIVE_BASE_IDX = 0  # macro
regCP_GFX_HQD_VMID = 0x1E81  # macro
regCP_GFX_HQD_VMID_BASE_IDX = 0  # macro
regCP_GFX_HQD_QUEUE_PRIORITY = 0x1E84  # macro
regCP_GFX_HQD_QUEUE_PRIORITY_BASE_IDX = 0  # macro
regCP_GFX_HQD_QUANTUM = 0x1E85  # macro
regCP_GFX_HQD_QUANTUM_BASE_IDX = 0  # macro
regCP_GFX_HQD_BASE = 0x1E86  # macro
regCP_GFX_HQD_BASE_BASE_IDX = 0  # macro
regCP_GFX_HQD_BASE_HI = 0x1E87  # macro
regCP_GFX_HQD_BASE_HI_BASE_IDX = 0  # macro
regCP_GFX_HQD_RPTR = 0x1E88  # macro
regCP_GFX_HQD_RPTR_BASE_IDX = 0  # macro
regCP_GFX_HQD_RPTR_ADDR = 0x1E89  # macro
regCP_GFX_HQD_RPTR_ADDR_BASE_IDX = 0  # macro
regCP_GFX_HQD_RPTR_ADDR_HI = 0x1E8A  # macro
regCP_GFX_HQD_RPTR_ADDR_HI_BASE_IDX = 0  # macro
regCP_RB_WPTR_POLL_ADDR_LO = 0x1E8B  # macro
regCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX = 0  # macro
regCP_RB_WPTR_POLL_ADDR_HI = 0x1E8C  # macro
regCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regCP_RB_DOORBELL_CONTROL = 0x1E8D  # macro
regCP_RB_DOORBELL_CONTROL_BASE_IDX = 0  # macro
regCP_GFX_HQD_OFFSET = 0x1E8E  # macro
regCP_GFX_HQD_OFFSET_BASE_IDX = 0  # macro
regCP_GFX_HQD_CNTL = 0x1E8F  # macro
regCP_GFX_HQD_CNTL_BASE_IDX = 0  # macro
regCP_GFX_HQD_CSMD_RPTR = 0x1E90  # macro
regCP_GFX_HQD_CSMD_RPTR_BASE_IDX = 0  # macro
regCP_GFX_HQD_WPTR = 0x1E91  # macro
regCP_GFX_HQD_WPTR_BASE_IDX = 0  # macro
regCP_GFX_HQD_WPTR_HI = 0x1E92  # macro
regCP_GFX_HQD_WPTR_HI_BASE_IDX = 0  # macro
regCP_GFX_HQD_DEQUEUE_REQUEST = 0x1E93  # macro
regCP_GFX_HQD_DEQUEUE_REQUEST_BASE_IDX = 0  # macro
regCP_GFX_HQD_MAPPED = 0x1E94  # macro
regCP_GFX_HQD_MAPPED_BASE_IDX = 0  # macro
regCP_GFX_HQD_QUE_MGR_CONTROL = 0x1E95  # macro
regCP_GFX_HQD_QUE_MGR_CONTROL_BASE_IDX = 0  # macro
regCP_GFX_HQD_IQ_TIMER = 0x1E96  # macro
regCP_GFX_HQD_IQ_TIMER_BASE_IDX = 0  # macro
regCP_GFX_HQD_HQ_STATUS0 = 0x1E98  # macro
regCP_GFX_HQD_HQ_STATUS0_BASE_IDX = 0  # macro
regCP_GFX_HQD_HQ_CONTROL0 = 0x1E99  # macro
regCP_GFX_HQD_HQ_CONTROL0_BASE_IDX = 0  # macro
regCP_GFX_MQD_CONTROL = 0x1E9A  # macro
regCP_GFX_MQD_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_GFX_CONTROL = 0x1E9F  # macro
regCP_HQD_GFX_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_GFX_STATUS = 0x1EA0  # macro
regCP_HQD_GFX_STATUS_BASE_IDX = 0  # macro
regCP_DMA_WATCH0_ADDR_LO = 0x1EC0  # macro
regCP_DMA_WATCH0_ADDR_LO_BASE_IDX = 0  # macro
regCP_DMA_WATCH0_ADDR_HI = 0x1EC1  # macro
regCP_DMA_WATCH0_ADDR_HI_BASE_IDX = 0  # macro
regCP_DMA_WATCH0_MASK = 0x1EC2  # macro
regCP_DMA_WATCH0_MASK_BASE_IDX = 0  # macro
regCP_DMA_WATCH0_CNTL = 0x1EC3  # macro
regCP_DMA_WATCH0_CNTL_BASE_IDX = 0  # macro
regCP_DMA_WATCH1_ADDR_LO = 0x1EC4  # macro
regCP_DMA_WATCH1_ADDR_LO_BASE_IDX = 0  # macro
regCP_DMA_WATCH1_ADDR_HI = 0x1EC5  # macro
regCP_DMA_WATCH1_ADDR_HI_BASE_IDX = 0  # macro
regCP_DMA_WATCH1_MASK = 0x1EC6  # macro
regCP_DMA_WATCH1_MASK_BASE_IDX = 0  # macro
regCP_DMA_WATCH1_CNTL = 0x1EC7  # macro
regCP_DMA_WATCH1_CNTL_BASE_IDX = 0  # macro
regCP_DMA_WATCH2_ADDR_LO = 0x1EC8  # macro
regCP_DMA_WATCH2_ADDR_LO_BASE_IDX = 0  # macro
regCP_DMA_WATCH2_ADDR_HI = 0x1EC9  # macro
regCP_DMA_WATCH2_ADDR_HI_BASE_IDX = 0  # macro
regCP_DMA_WATCH2_MASK = 0x1ECA  # macro
regCP_DMA_WATCH2_MASK_BASE_IDX = 0  # macro
regCP_DMA_WATCH2_CNTL = 0x1ECB  # macro
regCP_DMA_WATCH2_CNTL_BASE_IDX = 0  # macro
regCP_DMA_WATCH3_ADDR_LO = 0x1ECC  # macro
regCP_DMA_WATCH3_ADDR_LO_BASE_IDX = 0  # macro
regCP_DMA_WATCH3_ADDR_HI = 0x1ECD  # macro
regCP_DMA_WATCH3_ADDR_HI_BASE_IDX = 0  # macro
regCP_DMA_WATCH3_MASK = 0x1ECE  # macro
regCP_DMA_WATCH3_MASK_BASE_IDX = 0  # macro
regCP_DMA_WATCH3_CNTL = 0x1ECF  # macro
regCP_DMA_WATCH3_CNTL_BASE_IDX = 0  # macro
regCP_DMA_WATCH_STAT_ADDR_LO = 0x1ED0  # macro
regCP_DMA_WATCH_STAT_ADDR_LO_BASE_IDX = 0  # macro
regCP_DMA_WATCH_STAT_ADDR_HI = 0x1ED1  # macro
regCP_DMA_WATCH_STAT_ADDR_HI_BASE_IDX = 0  # macro
regCP_DMA_WATCH_STAT = 0x1ED2  # macro
regCP_DMA_WATCH_STAT_BASE_IDX = 0  # macro
regCP_PFP_JT_STAT = 0x1ED3  # macro
regCP_PFP_JT_STAT_BASE_IDX = 0  # macro
regCP_MEC_JT_STAT = 0x1ED5  # macro
regCP_MEC_JT_STAT_BASE_IDX = 0  # macro
regCP_CPC_BUSY_HYSTERESIS = 0x1EDB  # macro
regCP_CPC_BUSY_HYSTERESIS_BASE_IDX = 0  # macro
regCP_CPF_BUSY_HYSTERESIS1 = 0x1EDC  # macro
regCP_CPF_BUSY_HYSTERESIS1_BASE_IDX = 0  # macro
regCP_CPF_BUSY_HYSTERESIS2 = 0x1EDD  # macro
regCP_CPF_BUSY_HYSTERESIS2_BASE_IDX = 0  # macro
regCP_CPG_BUSY_HYSTERESIS1 = 0x1EDE  # macro
regCP_CPG_BUSY_HYSTERESIS1_BASE_IDX = 0  # macro
regCP_CPG_BUSY_HYSTERESIS2 = 0x1EDF  # macro
regCP_CPG_BUSY_HYSTERESIS2_BASE_IDX = 0  # macro
regCP_RB_DOORBELL_CLEAR = 0x1F28  # macro
regCP_RB_DOORBELL_CLEAR_BASE_IDX = 0  # macro
regCP_RB0_ACTIVE = 0x1F40  # macro
regCP_RB0_ACTIVE_BASE_IDX = 0  # macro
regCP_RB_ACTIVE = 0x1F40  # macro
regCP_RB_ACTIVE_BASE_IDX = 0  # macro
regCP_RB1_ACTIVE = 0x1F41  # macro
regCP_RB1_ACTIVE_BASE_IDX = 0  # macro
regCP_RB_STATUS = 0x1F43  # macro
regCP_RB_STATUS_BASE_IDX = 0  # macro
regCPG_RCIU_CAM_INDEX = 0x1F44  # macro
regCPG_RCIU_CAM_INDEX_BASE_IDX = 0  # macro
regCPG_RCIU_CAM_DATA = 0x1F45  # macro
regCPG_RCIU_CAM_DATA_BASE_IDX = 0  # macro
regCPG_RCIU_CAM_DATA_PHASE0 = 0x1F45  # macro
regCPG_RCIU_CAM_DATA_PHASE0_BASE_IDX = 0  # macro
regCPG_RCIU_CAM_DATA_PHASE1 = 0x1F45  # macro
regCPG_RCIU_CAM_DATA_PHASE1_BASE_IDX = 0  # macro
regCPG_RCIU_CAM_DATA_PHASE2 = 0x1F45  # macro
regCPG_RCIU_CAM_DATA_PHASE2_BASE_IDX = 0  # macro
regCP_GPU_TIMESTAMP_OFFSET_LO = 0x1F4C  # macro
regCP_GPU_TIMESTAMP_OFFSET_LO_BASE_IDX = 0  # macro
regCP_GPU_TIMESTAMP_OFFSET_HI = 0x1F4D  # macro
regCP_GPU_TIMESTAMP_OFFSET_HI_BASE_IDX = 0  # macro
regCP_SDMA_DMA_DONE = 0x1F4E  # macro
regCP_SDMA_DMA_DONE_BASE_IDX = 0  # macro
regCP_PFP_SDMA_CS = 0x1F4F  # macro
regCP_PFP_SDMA_CS_BASE_IDX = 0  # macro
regCP_ME_SDMA_CS = 0x1F50  # macro
regCP_ME_SDMA_CS_BASE_IDX = 0  # macro
regCPF_GCR_CNTL = 0x1F53  # macro
regCPF_GCR_CNTL_BASE_IDX = 0  # macro
regCPG_UTCL1_STATUS = 0x1F54  # macro
regCPG_UTCL1_STATUS_BASE_IDX = 0  # macro
regCPC_UTCL1_STATUS = 0x1F55  # macro
regCPC_UTCL1_STATUS_BASE_IDX = 0  # macro
regCPF_UTCL1_STATUS = 0x1F56  # macro
regCPF_UTCL1_STATUS_BASE_IDX = 0  # macro
regCP_SD_CNTL = 0x1F57  # macro
regCP_SD_CNTL_BASE_IDX = 0  # macro
regCP_SOFT_RESET_CNTL = 0x1F59  # macro
regCP_SOFT_RESET_CNTL_BASE_IDX = 0  # macro
regCP_CPC_GFX_CNTL = 0x1F5A  # macro
regCP_CPC_GFX_CNTL_BASE_IDX = 0  # macro
regSPI_ARB_PRIORITY = 0x1F60  # macro
regSPI_ARB_PRIORITY_BASE_IDX = 0  # macro
regSPI_ARB_CYCLES_0 = 0x1F61  # macro
regSPI_ARB_CYCLES_0_BASE_IDX = 0  # macro
regSPI_ARB_CYCLES_1 = 0x1F62  # macro
regSPI_ARB_CYCLES_1_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_GFX = 0x1F67  # macro
regSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_HP3D = 0x1F68  # macro
regSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS0 = 0x1F69  # macro
regSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS1 = 0x1F6A  # macro
regSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS2 = 0x1F6B  # macro
regSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS3 = 0x1F6C  # macro
regSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS4 = 0x1F6D  # macro
regSPI_WCL_PIPE_PERCENT_CS4_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS5 = 0x1F6E  # macro
regSPI_WCL_PIPE_PERCENT_CS5_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS6 = 0x1F6F  # macro
regSPI_WCL_PIPE_PERCENT_CS6_BASE_IDX = 0  # macro
regSPI_WCL_PIPE_PERCENT_CS7 = 0x1F70  # macro
regSPI_WCL_PIPE_PERCENT_CS7_BASE_IDX = 0  # macro
regSPI_USER_ACCUM_VMID_CNTL = 0x1F71  # macro
regSPI_USER_ACCUM_VMID_CNTL_BASE_IDX = 0  # macro
regSPI_GDBG_PER_VMID_CNTL = 0x1F72  # macro
regSPI_GDBG_PER_VMID_CNTL_BASE_IDX = 0  # macro
regSPI_COMPUTE_QUEUE_RESET = 0x1F73  # macro
regSPI_COMPUTE_QUEUE_RESET_BASE_IDX = 0  # macro
regSPI_COMPUTE_WF_CTX_SAVE = 0x1F74  # macro
regSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX = 0  # macro
regCP_HPD_UTCL1_CNTL = 0x1FA3  # macro
regCP_HPD_UTCL1_CNTL_BASE_IDX = 0  # macro
regCP_HPD_UTCL1_ERROR = 0x1FA7  # macro
regCP_HPD_UTCL1_ERROR_BASE_IDX = 0  # macro
regCP_HPD_UTCL1_ERROR_ADDR = 0x1FA8  # macro
regCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX = 0  # macro
regCP_MQD_BASE_ADDR = 0x1FA9  # macro
regCP_MQD_BASE_ADDR_BASE_IDX = 0  # macro
regCP_MQD_BASE_ADDR_HI = 0x1FAA  # macro
regCP_MQD_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCP_HQD_ACTIVE = 0x1FAB  # macro
regCP_HQD_ACTIVE_BASE_IDX = 0  # macro
regCP_HQD_VMID = 0x1FAC  # macro
regCP_HQD_VMID_BASE_IDX = 0  # macro
regCP_HQD_PERSISTENT_STATE = 0x1FAD  # macro
regCP_HQD_PERSISTENT_STATE_BASE_IDX = 0  # macro
regCP_HQD_PIPE_PRIORITY = 0x1FAE  # macro
regCP_HQD_PIPE_PRIORITY_BASE_IDX = 0  # macro
regCP_HQD_QUEUE_PRIORITY = 0x1FAF  # macro
regCP_HQD_QUEUE_PRIORITY_BASE_IDX = 0  # macro
regCP_HQD_QUANTUM = 0x1FB0  # macro
regCP_HQD_QUANTUM_BASE_IDX = 0  # macro
regCP_HQD_PQ_BASE = 0x1FB1  # macro
regCP_HQD_PQ_BASE_BASE_IDX = 0  # macro
regCP_HQD_PQ_BASE_HI = 0x1FB2  # macro
regCP_HQD_PQ_BASE_HI_BASE_IDX = 0  # macro
regCP_HQD_PQ_RPTR = 0x1FB3  # macro
regCP_HQD_PQ_RPTR_BASE_IDX = 0  # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR = 0x1FB4  # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX = 0  # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR_HI = 0x1FB5  # macro
regCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX = 0  # macro
regCP_HQD_PQ_WPTR_POLL_ADDR = 0x1FB6  # macro
regCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX = 0  # macro
regCP_HQD_PQ_WPTR_POLL_ADDR_HI = 0x1FB7  # macro
regCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX = 0  # macro
regCP_HQD_PQ_DOORBELL_CONTROL = 0x1FB8  # macro
regCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_PQ_CONTROL = 0x1FBA  # macro
regCP_HQD_PQ_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_IB_BASE_ADDR = 0x1FBB  # macro
regCP_HQD_IB_BASE_ADDR_BASE_IDX = 0  # macro
regCP_HQD_IB_BASE_ADDR_HI = 0x1FBC  # macro
regCP_HQD_IB_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCP_HQD_IB_RPTR = 0x1FBD  # macro
regCP_HQD_IB_RPTR_BASE_IDX = 0  # macro
regCP_HQD_IB_CONTROL = 0x1FBE  # macro
regCP_HQD_IB_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_IQ_TIMER = 0x1FBF  # macro
regCP_HQD_IQ_TIMER_BASE_IDX = 0  # macro
regCP_HQD_IQ_RPTR = 0x1FC0  # macro
regCP_HQD_IQ_RPTR_BASE_IDX = 0  # macro
regCP_HQD_DEQUEUE_REQUEST = 0x1FC1  # macro
regCP_HQD_DEQUEUE_REQUEST_BASE_IDX = 0  # macro
regCP_HQD_DMA_OFFLOAD = 0x1FC2  # macro
regCP_HQD_DMA_OFFLOAD_BASE_IDX = 0  # macro
regCP_HQD_OFFLOAD = 0x1FC2  # macro
regCP_HQD_OFFLOAD_BASE_IDX = 0  # macro
regCP_HQD_SEMA_CMD = 0x1FC3  # macro
regCP_HQD_SEMA_CMD_BASE_IDX = 0  # macro
regCP_HQD_MSG_TYPE = 0x1FC4  # macro
regCP_HQD_MSG_TYPE_BASE_IDX = 0  # macro
regCP_HQD_ATOMIC0_PREOP_LO = 0x1FC5  # macro
regCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX = 0  # macro
regCP_HQD_ATOMIC0_PREOP_HI = 0x1FC6  # macro
regCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX = 0  # macro
regCP_HQD_ATOMIC1_PREOP_LO = 0x1FC7  # macro
regCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX = 0  # macro
regCP_HQD_ATOMIC1_PREOP_HI = 0x1FC8  # macro
regCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX = 0  # macro
regCP_HQD_HQ_SCHEDULER0 = 0x1FC9  # macro
regCP_HQD_HQ_SCHEDULER0_BASE_IDX = 0  # macro
regCP_HQD_HQ_STATUS0 = 0x1FC9  # macro
regCP_HQD_HQ_STATUS0_BASE_IDX = 0  # macro
regCP_HQD_HQ_CONTROL0 = 0x1FCA  # macro
regCP_HQD_HQ_CONTROL0_BASE_IDX = 0  # macro
regCP_HQD_HQ_SCHEDULER1 = 0x1FCA  # macro
regCP_HQD_HQ_SCHEDULER1_BASE_IDX = 0  # macro
regCP_MQD_CONTROL = 0x1FCB  # macro
regCP_MQD_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_HQ_STATUS1 = 0x1FCC  # macro
regCP_HQD_HQ_STATUS1_BASE_IDX = 0  # macro
regCP_HQD_HQ_CONTROL1 = 0x1FCD  # macro
regCP_HQD_HQ_CONTROL1_BASE_IDX = 0  # macro
regCP_HQD_EOP_BASE_ADDR = 0x1FCE  # macro
regCP_HQD_EOP_BASE_ADDR_BASE_IDX = 0  # macro
regCP_HQD_EOP_BASE_ADDR_HI = 0x1FCF  # macro
regCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCP_HQD_EOP_CONTROL = 0x1FD0  # macro
regCP_HQD_EOP_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_EOP_RPTR = 0x1FD1  # macro
regCP_HQD_EOP_RPTR_BASE_IDX = 0  # macro
regCP_HQD_EOP_WPTR = 0x1FD2  # macro
regCP_HQD_EOP_WPTR_BASE_IDX = 0  # macro
regCP_HQD_EOP_EVENTS = 0x1FD3  # macro
regCP_HQD_EOP_EVENTS_BASE_IDX = 0  # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_LO = 0x1FD4  # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX = 0  # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_HI = 0x1FD5  # macro
regCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX = 0  # macro
regCP_HQD_CTX_SAVE_CONTROL = 0x1FD6  # macro
regCP_HQD_CTX_SAVE_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_CNTL_STACK_OFFSET = 0x1FD7  # macro
regCP_HQD_CNTL_STACK_OFFSET_BASE_IDX = 0  # macro
regCP_HQD_CNTL_STACK_SIZE = 0x1FD8  # macro
regCP_HQD_CNTL_STACK_SIZE_BASE_IDX = 0  # macro
regCP_HQD_WG_STATE_OFFSET = 0x1FD9  # macro
regCP_HQD_WG_STATE_OFFSET_BASE_IDX = 0  # macro
regCP_HQD_CTX_SAVE_SIZE = 0x1FDA  # macro
regCP_HQD_CTX_SAVE_SIZE_BASE_IDX = 0  # macro
regCP_HQD_GDS_RESOURCE_STATE = 0x1FDB  # macro
regCP_HQD_GDS_RESOURCE_STATE_BASE_IDX = 0  # macro
regCP_HQD_ERROR = 0x1FDC  # macro
regCP_HQD_ERROR_BASE_IDX = 0  # macro
regCP_HQD_EOP_WPTR_MEM = 0x1FDD  # macro
regCP_HQD_EOP_WPTR_MEM_BASE_IDX = 0  # macro
regCP_HQD_AQL_CONTROL = 0x1FDE  # macro
regCP_HQD_AQL_CONTROL_BASE_IDX = 0  # macro
regCP_HQD_PQ_WPTR_LO = 0x1FDF  # macro
regCP_HQD_PQ_WPTR_LO_BASE_IDX = 0  # macro
regCP_HQD_PQ_WPTR_HI = 0x1FE0  # macro
regCP_HQD_PQ_WPTR_HI_BASE_IDX = 0  # macro
regCP_HQD_SUSPEND_CNTL_STACK_OFFSET = 0x1FE1  # macro
regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX = 0  # macro
regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT = 0x1FE2  # macro
regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT_BASE_IDX = 0  # macro
regCP_HQD_SUSPEND_WG_STATE_OFFSET = 0x1FE3  # macro
regCP_HQD_SUSPEND_WG_STATE_OFFSET_BASE_IDX = 0  # macro
regCP_HQD_DDID_RPTR = 0x1FE4  # macro
regCP_HQD_DDID_RPTR_BASE_IDX = 0  # macro
regCP_HQD_DDID_WPTR = 0x1FE5  # macro
regCP_HQD_DDID_WPTR_BASE_IDX = 0  # macro
regCP_HQD_DDID_INFLIGHT_COUNT = 0x1FE6  # macro
regCP_HQD_DDID_INFLIGHT_COUNT_BASE_IDX = 0  # macro
regCP_HQD_DDID_DELTA_RPT_COUNT = 0x1FE7  # macro
regCP_HQD_DDID_DELTA_RPT_COUNT_BASE_IDX = 0  # macro
regCP_HQD_DEQUEUE_STATUS = 0x1FE8  # macro
regCP_HQD_DEQUEUE_STATUS_BASE_IDX = 0  # macro
regTCP_WATCH0_ADDR_H = 0x2048  # macro
regTCP_WATCH0_ADDR_H_BASE_IDX = 0  # macro
regTCP_WATCH0_ADDR_L = 0x2049  # macro
regTCP_WATCH0_ADDR_L_BASE_IDX = 0  # macro
regTCP_WATCH0_CNTL = 0x204A  # macro
regTCP_WATCH0_CNTL_BASE_IDX = 0  # macro
regTCP_WATCH1_ADDR_H = 0x204B  # macro
regTCP_WATCH1_ADDR_H_BASE_IDX = 0  # macro
regTCP_WATCH1_ADDR_L = 0x204C  # macro
regTCP_WATCH1_ADDR_L_BASE_IDX = 0  # macro
regTCP_WATCH1_CNTL = 0x204D  # macro
regTCP_WATCH1_CNTL_BASE_IDX = 0  # macro
regTCP_WATCH2_ADDR_H = 0x204E  # macro
regTCP_WATCH2_ADDR_H_BASE_IDX = 0  # macro
regTCP_WATCH2_ADDR_L = 0x204F  # macro
regTCP_WATCH2_ADDR_L_BASE_IDX = 0  # macro
regTCP_WATCH2_CNTL = 0x2050  # macro
regTCP_WATCH2_CNTL_BASE_IDX = 0  # macro
regTCP_WATCH3_ADDR_H = 0x2051  # macro
regTCP_WATCH3_ADDR_H_BASE_IDX = 0  # macro
regTCP_WATCH3_ADDR_L = 0x2052  # macro
regTCP_WATCH3_ADDR_L_BASE_IDX = 0  # macro
regTCP_WATCH3_CNTL = 0x2053  # macro
regTCP_WATCH3_CNTL_BASE_IDX = 0  # macro
regGDS_VMID0_BASE = 0x20A0  # macro
regGDS_VMID0_BASE_BASE_IDX = 0  # macro
regGDS_VMID0_SIZE = 0x20A1  # macro
regGDS_VMID0_SIZE_BASE_IDX = 0  # macro
regGDS_VMID1_BASE = 0x20A2  # macro
regGDS_VMID1_BASE_BASE_IDX = 0  # macro
regGDS_VMID1_SIZE = 0x20A3  # macro
regGDS_VMID1_SIZE_BASE_IDX = 0  # macro
regGDS_VMID2_BASE = 0x20A4  # macro
regGDS_VMID2_BASE_BASE_IDX = 0  # macro
regGDS_VMID2_SIZE = 0x20A5  # macro
regGDS_VMID2_SIZE_BASE_IDX = 0  # macro
regGDS_VMID3_BASE = 0x20A6  # macro
regGDS_VMID3_BASE_BASE_IDX = 0  # macro
regGDS_VMID3_SIZE = 0x20A7  # macro
regGDS_VMID3_SIZE_BASE_IDX = 0  # macro
regGDS_VMID4_BASE = 0x20A8  # macro
regGDS_VMID4_BASE_BASE_IDX = 0  # macro
regGDS_VMID4_SIZE = 0x20A9  # macro
regGDS_VMID4_SIZE_BASE_IDX = 0  # macro
regGDS_VMID5_BASE = 0x20AA  # macro
regGDS_VMID5_BASE_BASE_IDX = 0  # macro
regGDS_VMID5_SIZE = 0x20AB  # macro
regGDS_VMID5_SIZE_BASE_IDX = 0  # macro
regGDS_VMID6_BASE = 0x20AC  # macro
regGDS_VMID6_BASE_BASE_IDX = 0  # macro
regGDS_VMID6_SIZE = 0x20AD  # macro
regGDS_VMID6_SIZE_BASE_IDX = 0  # macro
regGDS_VMID7_BASE = 0x20AE  # macro
regGDS_VMID7_BASE_BASE_IDX = 0  # macro
regGDS_VMID7_SIZE = 0x20AF  # macro
regGDS_VMID7_SIZE_BASE_IDX = 0  # macro
regGDS_VMID8_BASE = 0x20B0  # macro
regGDS_VMID8_BASE_BASE_IDX = 0  # macro
regGDS_VMID8_SIZE = 0x20B1  # macro
regGDS_VMID8_SIZE_BASE_IDX = 0  # macro
regGDS_VMID9_BASE = 0x20B2  # macro
regGDS_VMID9_BASE_BASE_IDX = 0  # macro
regGDS_VMID9_SIZE = 0x20B3  # macro
regGDS_VMID9_SIZE_BASE_IDX = 0  # macro
regGDS_VMID10_BASE = 0x20B4  # macro
regGDS_VMID10_BASE_BASE_IDX = 0  # macro
regGDS_VMID10_SIZE = 0x20B5  # macro
regGDS_VMID10_SIZE_BASE_IDX = 0  # macro
regGDS_VMID11_BASE = 0x20B6  # macro
regGDS_VMID11_BASE_BASE_IDX = 0  # macro
regGDS_VMID11_SIZE = 0x20B7  # macro
regGDS_VMID11_SIZE_BASE_IDX = 0  # macro
regGDS_VMID12_BASE = 0x20B8  # macro
regGDS_VMID12_BASE_BASE_IDX = 0  # macro
regGDS_VMID12_SIZE = 0x20B9  # macro
regGDS_VMID12_SIZE_BASE_IDX = 0  # macro
regGDS_VMID13_BASE = 0x20BA  # macro
regGDS_VMID13_BASE_BASE_IDX = 0  # macro
regGDS_VMID13_SIZE = 0x20BB  # macro
regGDS_VMID13_SIZE_BASE_IDX = 0  # macro
regGDS_VMID14_BASE = 0x20BC  # macro
regGDS_VMID14_BASE_BASE_IDX = 0  # macro
regGDS_VMID14_SIZE = 0x20BD  # macro
regGDS_VMID14_SIZE_BASE_IDX = 0  # macro
regGDS_VMID15_BASE = 0x20BE  # macro
regGDS_VMID15_BASE_BASE_IDX = 0  # macro
regGDS_VMID15_SIZE = 0x20BF  # macro
regGDS_VMID15_SIZE_BASE_IDX = 0  # macro
regGDS_GWS_VMID0 = 0x20C0  # macro
regGDS_GWS_VMID0_BASE_IDX = 0  # macro
regGDS_GWS_VMID1 = 0x20C1  # macro
regGDS_GWS_VMID1_BASE_IDX = 0  # macro
regGDS_GWS_VMID2 = 0x20C2  # macro
regGDS_GWS_VMID2_BASE_IDX = 0  # macro
regGDS_GWS_VMID3 = 0x20C3  # macro
regGDS_GWS_VMID3_BASE_IDX = 0  # macro
regGDS_GWS_VMID4 = 0x20C4  # macro
regGDS_GWS_VMID4_BASE_IDX = 0  # macro
regGDS_GWS_VMID5 = 0x20C5  # macro
regGDS_GWS_VMID5_BASE_IDX = 0  # macro
regGDS_GWS_VMID6 = 0x20C6  # macro
regGDS_GWS_VMID6_BASE_IDX = 0  # macro
regGDS_GWS_VMID7 = 0x20C7  # macro
regGDS_GWS_VMID7_BASE_IDX = 0  # macro
regGDS_GWS_VMID8 = 0x20C8  # macro
regGDS_GWS_VMID8_BASE_IDX = 0  # macro
regGDS_GWS_VMID9 = 0x20C9  # macro
regGDS_GWS_VMID9_BASE_IDX = 0  # macro
regGDS_GWS_VMID10 = 0x20CA  # macro
regGDS_GWS_VMID10_BASE_IDX = 0  # macro
regGDS_GWS_VMID11 = 0x20CB  # macro
regGDS_GWS_VMID11_BASE_IDX = 0  # macro
regGDS_GWS_VMID12 = 0x20CC  # macro
regGDS_GWS_VMID12_BASE_IDX = 0  # macro
regGDS_GWS_VMID13 = 0x20CD  # macro
regGDS_GWS_VMID13_BASE_IDX = 0  # macro
regGDS_GWS_VMID14 = 0x20CE  # macro
regGDS_GWS_VMID14_BASE_IDX = 0  # macro
regGDS_GWS_VMID15 = 0x20CF  # macro
regGDS_GWS_VMID15_BASE_IDX = 0  # macro
regGDS_OA_VMID0 = 0x20D0  # macro
regGDS_OA_VMID0_BASE_IDX = 0  # macro
regGDS_OA_VMID1 = 0x20D1  # macro
regGDS_OA_VMID1_BASE_IDX = 0  # macro
regGDS_OA_VMID2 = 0x20D2  # macro
regGDS_OA_VMID2_BASE_IDX = 0  # macro
regGDS_OA_VMID3 = 0x20D3  # macro
regGDS_OA_VMID3_BASE_IDX = 0  # macro
regGDS_OA_VMID4 = 0x20D4  # macro
regGDS_OA_VMID4_BASE_IDX = 0  # macro
regGDS_OA_VMID5 = 0x20D5  # macro
regGDS_OA_VMID5_BASE_IDX = 0  # macro
regGDS_OA_VMID6 = 0x20D6  # macro
regGDS_OA_VMID6_BASE_IDX = 0  # macro
regGDS_OA_VMID7 = 0x20D7  # macro
regGDS_OA_VMID7_BASE_IDX = 0  # macro
regGDS_OA_VMID8 = 0x20D8  # macro
regGDS_OA_VMID8_BASE_IDX = 0  # macro
regGDS_OA_VMID9 = 0x20D9  # macro
regGDS_OA_VMID9_BASE_IDX = 0  # macro
regGDS_OA_VMID10 = 0x20DA  # macro
regGDS_OA_VMID10_BASE_IDX = 0  # macro
regGDS_OA_VMID11 = 0x20DB  # macro
regGDS_OA_VMID11_BASE_IDX = 0  # macro
regGDS_OA_VMID12 = 0x20DC  # macro
regGDS_OA_VMID12_BASE_IDX = 0  # macro
regGDS_OA_VMID13 = 0x20DD  # macro
regGDS_OA_VMID13_BASE_IDX = 0  # macro
regGDS_OA_VMID14 = 0x20DE  # macro
regGDS_OA_VMID14_BASE_IDX = 0  # macro
regGDS_OA_VMID15 = 0x20DF  # macro
regGDS_OA_VMID15_BASE_IDX = 0  # macro
regGDS_GWS_RESET0 = 0x20E4  # macro
regGDS_GWS_RESET0_BASE_IDX = 0  # macro
regGDS_GWS_RESET1 = 0x20E5  # macro
regGDS_GWS_RESET1_BASE_IDX = 0  # macro
regGDS_GWS_RESOURCE_RESET = 0x20E6  # macro
regGDS_GWS_RESOURCE_RESET_BASE_IDX = 0  # macro
regGDS_COMPUTE_MAX_WAVE_ID = 0x20E8  # macro
regGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX = 0  # macro
regGDS_OA_RESET_MASK = 0x20E9  # macro
regGDS_OA_RESET_MASK_BASE_IDX = 0  # macro
regGDS_OA_RESET = 0x20EA  # macro
regGDS_OA_RESET_BASE_IDX = 0  # macro
regGDS_CS_CTXSW_STATUS = 0x20ED  # macro
regGDS_CS_CTXSW_STATUS_BASE_IDX = 0  # macro
regGDS_CS_CTXSW_CNT0 = 0x20EE  # macro
regGDS_CS_CTXSW_CNT0_BASE_IDX = 0  # macro
regGDS_CS_CTXSW_CNT1 = 0x20EF  # macro
regGDS_CS_CTXSW_CNT1_BASE_IDX = 0  # macro
regGDS_CS_CTXSW_CNT2 = 0x20F0  # macro
regGDS_CS_CTXSW_CNT2_BASE_IDX = 0  # macro
regGDS_CS_CTXSW_CNT3 = 0x20F1  # macro
regGDS_CS_CTXSW_CNT3_BASE_IDX = 0  # macro
regGDS_GFX_CTXSW_STATUS = 0x20F2  # macro
regGDS_GFX_CTXSW_STATUS_BASE_IDX = 0  # macro
regGDS_PS_CTXSW_CNT0 = 0x20F7  # macro
regGDS_PS_CTXSW_CNT0_BASE_IDX = 0  # macro
regGDS_PS_CTXSW_CNT1 = 0x20F8  # macro
regGDS_PS_CTXSW_CNT1_BASE_IDX = 0  # macro
regGDS_PS_CTXSW_CNT2 = 0x20F9  # macro
regGDS_PS_CTXSW_CNT2_BASE_IDX = 0  # macro
regGDS_PS_CTXSW_CNT3 = 0x20FA  # macro
regGDS_PS_CTXSW_CNT3_BASE_IDX = 0  # macro
regGDS_PS_CTXSW_IDX = 0x20FB  # macro
regGDS_PS_CTXSW_IDX_BASE_IDX = 0  # macro
regGDS_GS_CTXSW_CNT0 = 0x2117  # macro
regGDS_GS_CTXSW_CNT0_BASE_IDX = 0  # macro
regGDS_GS_CTXSW_CNT1 = 0x2118  # macro
regGDS_GS_CTXSW_CNT1_BASE_IDX = 0  # macro
regGDS_GS_CTXSW_CNT2 = 0x2119  # macro
regGDS_GS_CTXSW_CNT2_BASE_IDX = 0  # macro
regGDS_GS_CTXSW_CNT3 = 0x211A  # macro
regGDS_GS_CTXSW_CNT3_BASE_IDX = 0  # macro
regGDS_MEMORY_CLEAN = 0x211F  # macro
regGDS_MEMORY_CLEAN_BASE_IDX = 0  # macro
regGUS_IO_RD_COMBINE_FLUSH = 0x2C00  # macro
regGUS_IO_RD_COMBINE_FLUSH_BASE_IDX = 1  # macro
regGUS_IO_WR_COMBINE_FLUSH = 0x2C01  # macro
regGUS_IO_WR_COMBINE_FLUSH_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_AGE_RATE = 0x2C02  # macro
regGUS_IO_RD_PRI_AGE_RATE_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_AGE_RATE = 0x2C03  # macro
regGUS_IO_WR_PRI_AGE_RATE_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_AGE_COEFF = 0x2C04  # macro
regGUS_IO_RD_PRI_AGE_COEFF_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_AGE_COEFF = 0x2C05  # macro
regGUS_IO_WR_PRI_AGE_COEFF_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUEUING = 0x2C06  # macro
regGUS_IO_RD_PRI_QUEUING_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUEUING = 0x2C07  # macro
regGUS_IO_WR_PRI_QUEUING_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_FIXED = 0x2C08  # macro
regGUS_IO_RD_PRI_FIXED_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_FIXED = 0x2C09  # macro
regGUS_IO_WR_PRI_FIXED_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_URGENCY_COEFF = 0x2C0A  # macro
regGUS_IO_RD_PRI_URGENCY_COEFF_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_URGENCY_COEFF = 0x2C0B  # macro
regGUS_IO_WR_PRI_URGENCY_COEFF_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_URGENCY_MODE = 0x2C0C  # macro
regGUS_IO_RD_PRI_URGENCY_MODE_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_URGENCY_MODE = 0x2C0D  # macro
regGUS_IO_WR_PRI_URGENCY_MODE_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT_PRI1 = 0x2C0E  # macro
regGUS_IO_RD_PRI_QUANT_PRI1_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT_PRI2 = 0x2C0F  # macro
regGUS_IO_RD_PRI_QUANT_PRI2_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT_PRI3 = 0x2C10  # macro
regGUS_IO_RD_PRI_QUANT_PRI3_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT_PRI4 = 0x2C11  # macro
regGUS_IO_RD_PRI_QUANT_PRI4_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT_PRI1 = 0x2C12  # macro
regGUS_IO_WR_PRI_QUANT_PRI1_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT_PRI2 = 0x2C13  # macro
regGUS_IO_WR_PRI_QUANT_PRI2_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT_PRI3 = 0x2C14  # macro
regGUS_IO_WR_PRI_QUANT_PRI3_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT_PRI4 = 0x2C15  # macro
regGUS_IO_WR_PRI_QUANT_PRI4_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT1_PRI1 = 0x2C16  # macro
regGUS_IO_RD_PRI_QUANT1_PRI1_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT1_PRI2 = 0x2C17  # macro
regGUS_IO_RD_PRI_QUANT1_PRI2_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT1_PRI3 = 0x2C18  # macro
regGUS_IO_RD_PRI_QUANT1_PRI3_BASE_IDX = 1  # macro
regGUS_IO_RD_PRI_QUANT1_PRI4 = 0x2C19  # macro
regGUS_IO_RD_PRI_QUANT1_PRI4_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT1_PRI1 = 0x2C1A  # macro
regGUS_IO_WR_PRI_QUANT1_PRI1_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT1_PRI2 = 0x2C1B  # macro
regGUS_IO_WR_PRI_QUANT1_PRI2_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT1_PRI3 = 0x2C1C  # macro
regGUS_IO_WR_PRI_QUANT1_PRI3_BASE_IDX = 1  # macro
regGUS_IO_WR_PRI_QUANT1_PRI4 = 0x2C1D  # macro
regGUS_IO_WR_PRI_QUANT1_PRI4_BASE_IDX = 1  # macro
regGUS_DRAM_COMBINE_FLUSH = 0x2C1E  # macro
regGUS_DRAM_COMBINE_FLUSH_BASE_IDX = 1  # macro
regGUS_DRAM_COMBINE_RD_WR_EN = 0x2C1F  # macro
regGUS_DRAM_COMBINE_RD_WR_EN_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_AGE_RATE = 0x2C20  # macro
regGUS_DRAM_PRI_AGE_RATE_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_AGE_COEFF = 0x2C21  # macro
regGUS_DRAM_PRI_AGE_COEFF_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUEUING = 0x2C22  # macro
regGUS_DRAM_PRI_QUEUING_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_FIXED = 0x2C23  # macro
regGUS_DRAM_PRI_FIXED_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_URGENCY_COEFF = 0x2C24  # macro
regGUS_DRAM_PRI_URGENCY_COEFF_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_URGENCY_MODE = 0x2C25  # macro
regGUS_DRAM_PRI_URGENCY_MODE_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT_PRI1 = 0x2C26  # macro
regGUS_DRAM_PRI_QUANT_PRI1_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT_PRI2 = 0x2C27  # macro
regGUS_DRAM_PRI_QUANT_PRI2_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT_PRI3 = 0x2C28  # macro
regGUS_DRAM_PRI_QUANT_PRI3_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT_PRI4 = 0x2C29  # macro
regGUS_DRAM_PRI_QUANT_PRI4_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT_PRI5 = 0x2C2A  # macro
regGUS_DRAM_PRI_QUANT_PRI5_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT1_PRI1 = 0x2C2B  # macro
regGUS_DRAM_PRI_QUANT1_PRI1_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT1_PRI2 = 0x2C2C  # macro
regGUS_DRAM_PRI_QUANT1_PRI2_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT1_PRI3 = 0x2C2D  # macro
regGUS_DRAM_PRI_QUANT1_PRI3_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT1_PRI4 = 0x2C2E  # macro
regGUS_DRAM_PRI_QUANT1_PRI4_BASE_IDX = 1  # macro
regGUS_DRAM_PRI_QUANT1_PRI5 = 0x2C2F  # macro
regGUS_DRAM_PRI_QUANT1_PRI5_BASE_IDX = 1  # macro
regGUS_IO_GROUP_BURST = 0x2C30  # macro
regGUS_IO_GROUP_BURST_BASE_IDX = 1  # macro
regGUS_DRAM_GROUP_BURST = 0x2C31  # macro
regGUS_DRAM_GROUP_BURST_BASE_IDX = 1  # macro
regGUS_SDP_ARB_FINAL = 0x2C32  # macro
regGUS_SDP_ARB_FINAL_BASE_IDX = 1  # macro
regGUS_SDP_QOS_VC_PRIORITY = 0x2C33  # macro
regGUS_SDP_QOS_VC_PRIORITY_BASE_IDX = 1  # macro
regGUS_SDP_CREDITS = 0x2C34  # macro
regGUS_SDP_CREDITS_BASE_IDX = 1  # macro
regGUS_SDP_TAG_RESERVE0 = 0x2C35  # macro
regGUS_SDP_TAG_RESERVE0_BASE_IDX = 1  # macro
regGUS_SDP_TAG_RESERVE1 = 0x2C36  # macro
regGUS_SDP_TAG_RESERVE1_BASE_IDX = 1  # macro
regGUS_SDP_VCC_RESERVE0 = 0x2C37  # macro
regGUS_SDP_VCC_RESERVE0_BASE_IDX = 1  # macro
regGUS_SDP_VCC_RESERVE1 = 0x2C38  # macro
regGUS_SDP_VCC_RESERVE1_BASE_IDX = 1  # macro
regGUS_SDP_VCD_RESERVE0 = 0x2C39  # macro
regGUS_SDP_VCD_RESERVE0_BASE_IDX = 1  # macro
regGUS_SDP_VCD_RESERVE1 = 0x2C3A  # macro
regGUS_SDP_VCD_RESERVE1_BASE_IDX = 1  # macro
regGUS_SDP_REQ_CNTL = 0x2C3B  # macro
regGUS_SDP_REQ_CNTL_BASE_IDX = 1  # macro
regGUS_MISC = 0x2C3C  # macro
regGUS_MISC_BASE_IDX = 1  # macro
regGUS_LATENCY_SAMPLING = 0x2C3D  # macro
regGUS_LATENCY_SAMPLING_BASE_IDX = 1  # macro
regGUS_ERR_STATUS = 0x2C3E  # macro
regGUS_ERR_STATUS_BASE_IDX = 1  # macro
regGUS_MISC2 = 0x2C3F  # macro
regGUS_MISC2_BASE_IDX = 1  # macro
regGUS_SDP_ENABLE = 0x2C45  # macro
regGUS_SDP_ENABLE_BASE_IDX = 1  # macro
regGUS_L1_CH0_CMD_IN = 0x2C46  # macro
regGUS_L1_CH0_CMD_IN_BASE_IDX = 1  # macro
regGUS_L1_CH0_CMD_OUT = 0x2C47  # macro
regGUS_L1_CH0_CMD_OUT_BASE_IDX = 1  # macro
regGUS_L1_CH0_DATA_IN = 0x2C48  # macro
regGUS_L1_CH0_DATA_IN_BASE_IDX = 1  # macro
regGUS_L1_CH0_DATA_OUT = 0x2C49  # macro
regGUS_L1_CH0_DATA_OUT_BASE_IDX = 1  # macro
regGUS_L1_CH0_DATA_U_IN = 0x2C4A  # macro
regGUS_L1_CH0_DATA_U_IN_BASE_IDX = 1  # macro
regGUS_L1_CH0_DATA_U_OUT = 0x2C4B  # macro
regGUS_L1_CH0_DATA_U_OUT_BASE_IDX = 1  # macro
regGUS_L1_CH1_CMD_IN = 0x2C4C  # macro
regGUS_L1_CH1_CMD_IN_BASE_IDX = 1  # macro
regGUS_L1_CH1_CMD_OUT = 0x2C4D  # macro
regGUS_L1_CH1_CMD_OUT_BASE_IDX = 1  # macro
regGUS_L1_CH1_DATA_IN = 0x2C4E  # macro
regGUS_L1_CH1_DATA_IN_BASE_IDX = 1  # macro
regGUS_L1_CH1_DATA_OUT = 0x2C4F  # macro
regGUS_L1_CH1_DATA_OUT_BASE_IDX = 1  # macro
regGUS_L1_CH1_DATA_U_IN = 0x2C50  # macro
regGUS_L1_CH1_DATA_U_IN_BASE_IDX = 1  # macro
regGUS_L1_CH1_DATA_U_OUT = 0x2C51  # macro
regGUS_L1_CH1_DATA_U_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA0_CMD_IN = 0x2C52  # macro
regGUS_L1_SA0_CMD_IN_BASE_IDX = 1  # macro
regGUS_L1_SA0_CMD_OUT = 0x2C53  # macro
regGUS_L1_SA0_CMD_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA0_DATA_IN = 0x2C54  # macro
regGUS_L1_SA0_DATA_IN_BASE_IDX = 1  # macro
regGUS_L1_SA0_DATA_OUT = 0x2C55  # macro
regGUS_L1_SA0_DATA_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA0_DATA_U_IN = 0x2C56  # macro
regGUS_L1_SA0_DATA_U_IN_BASE_IDX = 1  # macro
regGUS_L1_SA0_DATA_U_OUT = 0x2C57  # macro
regGUS_L1_SA0_DATA_U_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA1_CMD_IN = 0x2C58  # macro
regGUS_L1_SA1_CMD_IN_BASE_IDX = 1  # macro
regGUS_L1_SA1_CMD_OUT = 0x2C59  # macro
regGUS_L1_SA1_CMD_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA1_DATA_IN = 0x2C5A  # macro
regGUS_L1_SA1_DATA_IN_BASE_IDX = 1  # macro
regGUS_L1_SA1_DATA_OUT = 0x2C5B  # macro
regGUS_L1_SA1_DATA_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA1_DATA_U_IN = 0x2C5C  # macro
regGUS_L1_SA1_DATA_U_IN_BASE_IDX = 1  # macro
regGUS_L1_SA1_DATA_U_OUT = 0x2C5D  # macro
regGUS_L1_SA1_DATA_U_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA2_CMD_IN = 0x2C5E  # macro
regGUS_L1_SA2_CMD_IN_BASE_IDX = 1  # macro
regGUS_L1_SA2_CMD_OUT = 0x2C5F  # macro
regGUS_L1_SA2_CMD_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA2_DATA_IN = 0x2C60  # macro
regGUS_L1_SA2_DATA_IN_BASE_IDX = 1  # macro
regGUS_L1_SA2_DATA_OUT = 0x2C61  # macro
regGUS_L1_SA2_DATA_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA2_DATA_U_IN = 0x2C62  # macro
regGUS_L1_SA2_DATA_U_IN_BASE_IDX = 1  # macro
regGUS_L1_SA2_DATA_U_OUT = 0x2C63  # macro
regGUS_L1_SA2_DATA_U_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA3_CMD_IN = 0x2C64  # macro
regGUS_L1_SA3_CMD_IN_BASE_IDX = 1  # macro
regGUS_L1_SA3_CMD_OUT = 0x2C65  # macro
regGUS_L1_SA3_CMD_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA3_DATA_IN = 0x2C66  # macro
regGUS_L1_SA3_DATA_IN_BASE_IDX = 1  # macro
regGUS_L1_SA3_DATA_OUT = 0x2C67  # macro
regGUS_L1_SA3_DATA_OUT_BASE_IDX = 1  # macro
regGUS_L1_SA3_DATA_U_IN = 0x2C68  # macro
regGUS_L1_SA3_DATA_U_IN_BASE_IDX = 1  # macro
regGUS_L1_SA3_DATA_U_OUT = 0x2C69  # macro
regGUS_L1_SA3_DATA_U_OUT_BASE_IDX = 1  # macro
regGUS_MISC3 = 0x2C6A  # macro
regGUS_MISC3_BASE_IDX = 1  # macro
regGUS_WRRSP_FIFO_CNTL = 0x2C6B  # macro
regGUS_WRRSP_FIFO_CNTL_BASE_IDX = 1  # macro
regDB_RENDER_CONTROL = 0x0000  # macro
regDB_RENDER_CONTROL_BASE_IDX = 1  # macro
regDB_COUNT_CONTROL = 0x0001  # macro
regDB_COUNT_CONTROL_BASE_IDX = 1  # macro
regDB_DEPTH_VIEW = 0x0002  # macro
regDB_DEPTH_VIEW_BASE_IDX = 1  # macro
regDB_RENDER_OVERRIDE = 0x0003  # macro
regDB_RENDER_OVERRIDE_BASE_IDX = 1  # macro
regDB_RENDER_OVERRIDE2 = 0x0004  # macro
regDB_RENDER_OVERRIDE2_BASE_IDX = 1  # macro
regDB_HTILE_DATA_BASE = 0x0005  # macro
regDB_HTILE_DATA_BASE_BASE_IDX = 1  # macro
regDB_DEPTH_SIZE_XY = 0x0007  # macro
regDB_DEPTH_SIZE_XY_BASE_IDX = 1  # macro
regDB_DEPTH_BOUNDS_MIN = 0x0008  # macro
regDB_DEPTH_BOUNDS_MIN_BASE_IDX = 1  # macro
regDB_DEPTH_BOUNDS_MAX = 0x0009  # macro
regDB_DEPTH_BOUNDS_MAX_BASE_IDX = 1  # macro
regDB_STENCIL_CLEAR = 0x000A  # macro
regDB_STENCIL_CLEAR_BASE_IDX = 1  # macro
regDB_DEPTH_CLEAR = 0x000B  # macro
regDB_DEPTH_CLEAR_BASE_IDX = 1  # macro
regPA_SC_SCREEN_SCISSOR_TL = 0x000C  # macro
regPA_SC_SCREEN_SCISSOR_TL_BASE_IDX = 1  # macro
regPA_SC_SCREEN_SCISSOR_BR = 0x000D  # macro
regPA_SC_SCREEN_SCISSOR_BR_BASE_IDX = 1  # macro
regDB_RESERVED_REG_2 = 0x000F  # macro
regDB_RESERVED_REG_2_BASE_IDX = 1  # macro
regDB_Z_INFO = 0x0010  # macro
regDB_Z_INFO_BASE_IDX = 1  # macro
regDB_STENCIL_INFO = 0x0011  # macro
regDB_STENCIL_INFO_BASE_IDX = 1  # macro
regDB_Z_READ_BASE = 0x0012  # macro
regDB_Z_READ_BASE_BASE_IDX = 1  # macro
regDB_STENCIL_READ_BASE = 0x0013  # macro
regDB_STENCIL_READ_BASE_BASE_IDX = 1  # macro
regDB_Z_WRITE_BASE = 0x0014  # macro
regDB_Z_WRITE_BASE_BASE_IDX = 1  # macro
regDB_STENCIL_WRITE_BASE = 0x0015  # macro
regDB_STENCIL_WRITE_BASE_BASE_IDX = 1  # macro
regDB_RESERVED_REG_1 = 0x0016  # macro
regDB_RESERVED_REG_1_BASE_IDX = 1  # macro
regDB_RESERVED_REG_3 = 0x0017  # macro
regDB_RESERVED_REG_3_BASE_IDX = 1  # macro
regDB_Z_READ_BASE_HI = 0x001A  # macro
regDB_Z_READ_BASE_HI_BASE_IDX = 1  # macro
regDB_STENCIL_READ_BASE_HI = 0x001B  # macro
regDB_STENCIL_READ_BASE_HI_BASE_IDX = 1  # macro
regDB_Z_WRITE_BASE_HI = 0x001C  # macro
regDB_Z_WRITE_BASE_HI_BASE_IDX = 1  # macro
regDB_STENCIL_WRITE_BASE_HI = 0x001D  # macro
regDB_STENCIL_WRITE_BASE_HI_BASE_IDX = 1  # macro
regDB_HTILE_DATA_BASE_HI = 0x001E  # macro
regDB_HTILE_DATA_BASE_HI_BASE_IDX = 1  # macro
regDB_RMI_L2_CACHE_CONTROL = 0x001F  # macro
regDB_RMI_L2_CACHE_CONTROL_BASE_IDX = 1  # macro
regTA_BC_BASE_ADDR = 0x0020  # macro
regTA_BC_BASE_ADDR_BASE_IDX = 1  # macro
regTA_BC_BASE_ADDR_HI = 0x0021  # macro
regTA_BC_BASE_ADDR_HI_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_HI_0 = 0x007A  # macro
regCOHER_DEST_BASE_HI_0_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_HI_1 = 0x007B  # macro
regCOHER_DEST_BASE_HI_1_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_HI_2 = 0x007C  # macro
regCOHER_DEST_BASE_HI_2_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_HI_3 = 0x007D  # macro
regCOHER_DEST_BASE_HI_3_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_2 = 0x007E  # macro
regCOHER_DEST_BASE_2_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_3 = 0x007F  # macro
regCOHER_DEST_BASE_3_BASE_IDX = 1  # macro
regPA_SC_WINDOW_OFFSET = 0x0080  # macro
regPA_SC_WINDOW_OFFSET_BASE_IDX = 1  # macro
regPA_SC_WINDOW_SCISSOR_TL = 0x0081  # macro
regPA_SC_WINDOW_SCISSOR_TL_BASE_IDX = 1  # macro
regPA_SC_WINDOW_SCISSOR_BR = 0x0082  # macro
regPA_SC_WINDOW_SCISSOR_BR_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_RULE = 0x0083  # macro
regPA_SC_CLIPRECT_RULE_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_0_TL = 0x0084  # macro
regPA_SC_CLIPRECT_0_TL_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_0_BR = 0x0085  # macro
regPA_SC_CLIPRECT_0_BR_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_1_TL = 0x0086  # macro
regPA_SC_CLIPRECT_1_TL_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_1_BR = 0x0087  # macro
regPA_SC_CLIPRECT_1_BR_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_2_TL = 0x0088  # macro
regPA_SC_CLIPRECT_2_TL_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_2_BR = 0x0089  # macro
regPA_SC_CLIPRECT_2_BR_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_3_TL = 0x008A  # macro
regPA_SC_CLIPRECT_3_TL_BASE_IDX = 1  # macro
regPA_SC_CLIPRECT_3_BR = 0x008B  # macro
regPA_SC_CLIPRECT_3_BR_BASE_IDX = 1  # macro
regPA_SC_EDGERULE = 0x008C  # macro
regPA_SC_EDGERULE_BASE_IDX = 1  # macro
regPA_SU_HARDWARE_SCREEN_OFFSET = 0x008D  # macro
regPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX = 1  # macro
regCB_TARGET_MASK = 0x008E  # macro
regCB_TARGET_MASK_BASE_IDX = 1  # macro
regCB_SHADER_MASK = 0x008F  # macro
regCB_SHADER_MASK_BASE_IDX = 1  # macro
regPA_SC_GENERIC_SCISSOR_TL = 0x0090  # macro
regPA_SC_GENERIC_SCISSOR_TL_BASE_IDX = 1  # macro
regPA_SC_GENERIC_SCISSOR_BR = 0x0091  # macro
regPA_SC_GENERIC_SCISSOR_BR_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_0 = 0x0092  # macro
regCOHER_DEST_BASE_0_BASE_IDX = 1  # macro
regCOHER_DEST_BASE_1 = 0x0093  # macro
regCOHER_DEST_BASE_1_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_0_TL = 0x0094  # macro
regPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_0_BR = 0x0095  # macro
regPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_1_TL = 0x0096  # macro
regPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_1_BR = 0x0097  # macro
regPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_2_TL = 0x0098  # macro
regPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_2_BR = 0x0099  # macro
regPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_3_TL = 0x009A  # macro
regPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_3_BR = 0x009B  # macro
regPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_4_TL = 0x009C  # macro
regPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_4_BR = 0x009D  # macro
regPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_5_TL = 0x009E  # macro
regPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_5_BR = 0x009F  # macro
regPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_6_TL = 0x00A0  # macro
regPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_6_BR = 0x00A1  # macro
regPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_7_TL = 0x00A2  # macro
regPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_7_BR = 0x00A3  # macro
regPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_8_TL = 0x00A4  # macro
regPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_8_BR = 0x00A5  # macro
regPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_9_TL = 0x00A6  # macro
regPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_9_BR = 0x00A7  # macro
regPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_10_TL = 0x00A8  # macro
regPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_10_BR = 0x00A9  # macro
regPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_11_TL = 0x00AA  # macro
regPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_11_BR = 0x00AB  # macro
regPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_12_TL = 0x00AC  # macro
regPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_12_BR = 0x00AD  # macro
regPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_13_TL = 0x00AE  # macro
regPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_13_BR = 0x00AF  # macro
regPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_14_TL = 0x00B0  # macro
regPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_14_BR = 0x00B1  # macro
regPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_15_TL = 0x00B2  # macro
regPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX = 1  # macro
regPA_SC_VPORT_SCISSOR_15_BR = 0x00B3  # macro
regPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_0 = 0x00B4  # macro
regPA_SC_VPORT_ZMIN_0_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_0 = 0x00B5  # macro
regPA_SC_VPORT_ZMAX_0_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_1 = 0x00B6  # macro
regPA_SC_VPORT_ZMIN_1_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_1 = 0x00B7  # macro
regPA_SC_VPORT_ZMAX_1_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_2 = 0x00B8  # macro
regPA_SC_VPORT_ZMIN_2_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_2 = 0x00B9  # macro
regPA_SC_VPORT_ZMAX_2_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_3 = 0x00BA  # macro
regPA_SC_VPORT_ZMIN_3_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_3 = 0x00BB  # macro
regPA_SC_VPORT_ZMAX_3_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_4 = 0x00BC  # macro
regPA_SC_VPORT_ZMIN_4_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_4 = 0x00BD  # macro
regPA_SC_VPORT_ZMAX_4_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_5 = 0x00BE  # macro
regPA_SC_VPORT_ZMIN_5_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_5 = 0x00BF  # macro
regPA_SC_VPORT_ZMAX_5_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_6 = 0x00C0  # macro
regPA_SC_VPORT_ZMIN_6_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_6 = 0x00C1  # macro
regPA_SC_VPORT_ZMAX_6_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_7 = 0x00C2  # macro
regPA_SC_VPORT_ZMIN_7_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_7 = 0x00C3  # macro
regPA_SC_VPORT_ZMAX_7_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_8 = 0x00C4  # macro
regPA_SC_VPORT_ZMIN_8_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_8 = 0x00C5  # macro
regPA_SC_VPORT_ZMAX_8_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_9 = 0x00C6  # macro
regPA_SC_VPORT_ZMIN_9_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_9 = 0x00C7  # macro
regPA_SC_VPORT_ZMAX_9_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_10 = 0x00C8  # macro
regPA_SC_VPORT_ZMIN_10_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_10 = 0x00C9  # macro
regPA_SC_VPORT_ZMAX_10_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_11 = 0x00CA  # macro
regPA_SC_VPORT_ZMIN_11_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_11 = 0x00CB  # macro
regPA_SC_VPORT_ZMAX_11_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_12 = 0x00CC  # macro
regPA_SC_VPORT_ZMIN_12_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_12 = 0x00CD  # macro
regPA_SC_VPORT_ZMAX_12_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_13 = 0x00CE  # macro
regPA_SC_VPORT_ZMIN_13_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_13 = 0x00CF  # macro
regPA_SC_VPORT_ZMAX_13_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_14 = 0x00D0  # macro
regPA_SC_VPORT_ZMIN_14_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_14 = 0x00D1  # macro
regPA_SC_VPORT_ZMAX_14_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMIN_15 = 0x00D2  # macro
regPA_SC_VPORT_ZMIN_15_BASE_IDX = 1  # macro
regPA_SC_VPORT_ZMAX_15 = 0x00D3  # macro
regPA_SC_VPORT_ZMAX_15_BASE_IDX = 1  # macro
regPA_SC_RASTER_CONFIG = 0x00D4  # macro
regPA_SC_RASTER_CONFIG_BASE_IDX = 1  # macro
regPA_SC_RASTER_CONFIG_1 = 0x00D5  # macro
regPA_SC_RASTER_CONFIG_1_BASE_IDX = 1  # macro
regPA_SC_SCREEN_EXTENT_CONTROL = 0x00D6  # macro
regPA_SC_SCREEN_EXTENT_CONTROL_BASE_IDX = 1  # macro
regPA_SC_TILE_STEERING_OVERRIDE = 0x00D7  # macro
regPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX = 1  # macro
regCP_PERFMON_CNTX_CNTL = 0x00D8  # macro
regCP_PERFMON_CNTX_CNTL_BASE_IDX = 1  # macro
regCP_PIPEID = 0x00D9  # macro
regCP_PIPEID_BASE_IDX = 1  # macro
regCP_RINGID = 0x00D9  # macro
regCP_RINGID_BASE_IDX = 1  # macro
regCP_VMID = 0x00DA  # macro
regCP_VMID_BASE_IDX = 1  # macro
regCONTEXT_RESERVED_REG0 = 0x00DB  # macro
regCONTEXT_RESERVED_REG0_BASE_IDX = 1  # macro
regCONTEXT_RESERVED_REG1 = 0x00DC  # macro
regCONTEXT_RESERVED_REG1_BASE_IDX = 1  # macro
regPA_SC_VRS_OVERRIDE_CNTL = 0x00F4  # macro
regPA_SC_VRS_OVERRIDE_CNTL_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_FEEDBACK_BASE = 0x00F5  # macro
regPA_SC_VRS_RATE_FEEDBACK_BASE_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT = 0x00F6  # macro
regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY = 0x00F7  # macro
regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_CACHE_CNTL = 0x00F9  # macro
regPA_SC_VRS_RATE_CACHE_CNTL_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_BASE = 0x00FC  # macro
regPA_SC_VRS_RATE_BASE_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_BASE_EXT = 0x00FD  # macro
regPA_SC_VRS_RATE_BASE_EXT_BASE_IDX = 1  # macro
regPA_SC_VRS_RATE_SIZE_XY = 0x00FE  # macro
regPA_SC_VRS_RATE_SIZE_XY_BASE_IDX = 1  # macro
regVGT_MULTI_PRIM_IB_RESET_INDX = 0x0103  # macro
regVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX = 1  # macro
regCB_RMI_GL2_CACHE_CONTROL = 0x0104  # macro
regCB_RMI_GL2_CACHE_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND_RED = 0x0105  # macro
regCB_BLEND_RED_BASE_IDX = 1  # macro
regCB_BLEND_GREEN = 0x0106  # macro
regCB_BLEND_GREEN_BASE_IDX = 1  # macro
regCB_BLEND_BLUE = 0x0107  # macro
regCB_BLEND_BLUE_BASE_IDX = 1  # macro
regCB_BLEND_ALPHA = 0x0108  # macro
regCB_BLEND_ALPHA_BASE_IDX = 1  # macro
regCB_FDCC_CONTROL = 0x0109  # macro
regCB_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COVERAGE_OUT_CONTROL = 0x010A  # macro
regCB_COVERAGE_OUT_CONTROL_BASE_IDX = 1  # macro
regDB_STENCIL_CONTROL = 0x010B  # macro
regDB_STENCIL_CONTROL_BASE_IDX = 1  # macro
regDB_STENCILREFMASK = 0x010C  # macro
regDB_STENCILREFMASK_BASE_IDX = 1  # macro
regDB_STENCILREFMASK_BF = 0x010D  # macro
regDB_STENCILREFMASK_BF_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE = 0x010F  # macro
regPA_CL_VPORT_XSCALE_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET = 0x0110  # macro
regPA_CL_VPORT_XOFFSET_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE = 0x0111  # macro
regPA_CL_VPORT_YSCALE_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET = 0x0112  # macro
regPA_CL_VPORT_YOFFSET_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE = 0x0113  # macro
regPA_CL_VPORT_ZSCALE_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET = 0x0114  # macro
regPA_CL_VPORT_ZOFFSET_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_1 = 0x0115  # macro
regPA_CL_VPORT_XSCALE_1_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_1 = 0x0116  # macro
regPA_CL_VPORT_XOFFSET_1_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_1 = 0x0117  # macro
regPA_CL_VPORT_YSCALE_1_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_1 = 0x0118  # macro
regPA_CL_VPORT_YOFFSET_1_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_1 = 0x0119  # macro
regPA_CL_VPORT_ZSCALE_1_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_1 = 0x011A  # macro
regPA_CL_VPORT_ZOFFSET_1_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_2 = 0x011B  # macro
regPA_CL_VPORT_XSCALE_2_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_2 = 0x011C  # macro
regPA_CL_VPORT_XOFFSET_2_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_2 = 0x011D  # macro
regPA_CL_VPORT_YSCALE_2_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_2 = 0x011E  # macro
regPA_CL_VPORT_YOFFSET_2_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_2 = 0x011F  # macro
regPA_CL_VPORT_ZSCALE_2_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_2 = 0x0120  # macro
regPA_CL_VPORT_ZOFFSET_2_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_3 = 0x0121  # macro
regPA_CL_VPORT_XSCALE_3_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_3 = 0x0122  # macro
regPA_CL_VPORT_XOFFSET_3_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_3 = 0x0123  # macro
regPA_CL_VPORT_YSCALE_3_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_3 = 0x0124  # macro
regPA_CL_VPORT_YOFFSET_3_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_3 = 0x0125  # macro
regPA_CL_VPORT_ZSCALE_3_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_3 = 0x0126  # macro
regPA_CL_VPORT_ZOFFSET_3_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_4 = 0x0127  # macro
regPA_CL_VPORT_XSCALE_4_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_4 = 0x0128  # macro
regPA_CL_VPORT_XOFFSET_4_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_4 = 0x0129  # macro
regPA_CL_VPORT_YSCALE_4_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_4 = 0x012A  # macro
regPA_CL_VPORT_YOFFSET_4_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_4 = 0x012B  # macro
regPA_CL_VPORT_ZSCALE_4_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_4 = 0x012C  # macro
regPA_CL_VPORT_ZOFFSET_4_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_5 = 0x012D  # macro
regPA_CL_VPORT_XSCALE_5_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_5 = 0x012E  # macro
regPA_CL_VPORT_XOFFSET_5_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_5 = 0x012F  # macro
regPA_CL_VPORT_YSCALE_5_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_5 = 0x0130  # macro
regPA_CL_VPORT_YOFFSET_5_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_5 = 0x0131  # macro
regPA_CL_VPORT_ZSCALE_5_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_5 = 0x0132  # macro
regPA_CL_VPORT_ZOFFSET_5_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_6 = 0x0133  # macro
regPA_CL_VPORT_XSCALE_6_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_6 = 0x0134  # macro
regPA_CL_VPORT_XOFFSET_6_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_6 = 0x0135  # macro
regPA_CL_VPORT_YSCALE_6_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_6 = 0x0136  # macro
regPA_CL_VPORT_YOFFSET_6_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_6 = 0x0137  # macro
regPA_CL_VPORT_ZSCALE_6_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_6 = 0x0138  # macro
regPA_CL_VPORT_ZOFFSET_6_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_7 = 0x0139  # macro
regPA_CL_VPORT_XSCALE_7_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_7 = 0x013A  # macro
regPA_CL_VPORT_XOFFSET_7_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_7 = 0x013B  # macro
regPA_CL_VPORT_YSCALE_7_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_7 = 0x013C  # macro
regPA_CL_VPORT_YOFFSET_7_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_7 = 0x013D  # macro
regPA_CL_VPORT_ZSCALE_7_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_7 = 0x013E  # macro
regPA_CL_VPORT_ZOFFSET_7_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_8 = 0x013F  # macro
regPA_CL_VPORT_XSCALE_8_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_8 = 0x0140  # macro
regPA_CL_VPORT_XOFFSET_8_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_8 = 0x0141  # macro
regPA_CL_VPORT_YSCALE_8_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_8 = 0x0142  # macro
regPA_CL_VPORT_YOFFSET_8_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_8 = 0x0143  # macro
regPA_CL_VPORT_ZSCALE_8_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_8 = 0x0144  # macro
regPA_CL_VPORT_ZOFFSET_8_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_9 = 0x0145  # macro
regPA_CL_VPORT_XSCALE_9_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_9 = 0x0146  # macro
regPA_CL_VPORT_XOFFSET_9_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_9 = 0x0147  # macro
regPA_CL_VPORT_YSCALE_9_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_9 = 0x0148  # macro
regPA_CL_VPORT_YOFFSET_9_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_9 = 0x0149  # macro
regPA_CL_VPORT_ZSCALE_9_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_9 = 0x014A  # macro
regPA_CL_VPORT_ZOFFSET_9_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_10 = 0x014B  # macro
regPA_CL_VPORT_XSCALE_10_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_10 = 0x014C  # macro
regPA_CL_VPORT_XOFFSET_10_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_10 = 0x014D  # macro
regPA_CL_VPORT_YSCALE_10_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_10 = 0x014E  # macro
regPA_CL_VPORT_YOFFSET_10_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_10 = 0x014F  # macro
regPA_CL_VPORT_ZSCALE_10_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_10 = 0x0150  # macro
regPA_CL_VPORT_ZOFFSET_10_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_11 = 0x0151  # macro
regPA_CL_VPORT_XSCALE_11_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_11 = 0x0152  # macro
regPA_CL_VPORT_XOFFSET_11_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_11 = 0x0153  # macro
regPA_CL_VPORT_YSCALE_11_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_11 = 0x0154  # macro
regPA_CL_VPORT_YOFFSET_11_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_11 = 0x0155  # macro
regPA_CL_VPORT_ZSCALE_11_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_11 = 0x0156  # macro
regPA_CL_VPORT_ZOFFSET_11_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_12 = 0x0157  # macro
regPA_CL_VPORT_XSCALE_12_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_12 = 0x0158  # macro
regPA_CL_VPORT_XOFFSET_12_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_12 = 0x0159  # macro
regPA_CL_VPORT_YSCALE_12_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_12 = 0x015A  # macro
regPA_CL_VPORT_YOFFSET_12_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_12 = 0x015B  # macro
regPA_CL_VPORT_ZSCALE_12_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_12 = 0x015C  # macro
regPA_CL_VPORT_ZOFFSET_12_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_13 = 0x015D  # macro
regPA_CL_VPORT_XSCALE_13_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_13 = 0x015E  # macro
regPA_CL_VPORT_XOFFSET_13_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_13 = 0x015F  # macro
regPA_CL_VPORT_YSCALE_13_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_13 = 0x0160  # macro
regPA_CL_VPORT_YOFFSET_13_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_13 = 0x0161  # macro
regPA_CL_VPORT_ZSCALE_13_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_13 = 0x0162  # macro
regPA_CL_VPORT_ZOFFSET_13_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_14 = 0x0163  # macro
regPA_CL_VPORT_XSCALE_14_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_14 = 0x0164  # macro
regPA_CL_VPORT_XOFFSET_14_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_14 = 0x0165  # macro
regPA_CL_VPORT_YSCALE_14_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_14 = 0x0166  # macro
regPA_CL_VPORT_YOFFSET_14_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_14 = 0x0167  # macro
regPA_CL_VPORT_ZSCALE_14_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_14 = 0x0168  # macro
regPA_CL_VPORT_ZOFFSET_14_BASE_IDX = 1  # macro
regPA_CL_VPORT_XSCALE_15 = 0x0169  # macro
regPA_CL_VPORT_XSCALE_15_BASE_IDX = 1  # macro
regPA_CL_VPORT_XOFFSET_15 = 0x016A  # macro
regPA_CL_VPORT_XOFFSET_15_BASE_IDX = 1  # macro
regPA_CL_VPORT_YSCALE_15 = 0x016B  # macro
regPA_CL_VPORT_YSCALE_15_BASE_IDX = 1  # macro
regPA_CL_VPORT_YOFFSET_15 = 0x016C  # macro
regPA_CL_VPORT_YOFFSET_15_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZSCALE_15 = 0x016D  # macro
regPA_CL_VPORT_ZSCALE_15_BASE_IDX = 1  # macro
regPA_CL_VPORT_ZOFFSET_15 = 0x016E  # macro
regPA_CL_VPORT_ZOFFSET_15_BASE_IDX = 1  # macro
regPA_CL_UCP_0_X = 0x016F  # macro
regPA_CL_UCP_0_X_BASE_IDX = 1  # macro
regPA_CL_UCP_0_Y = 0x0170  # macro
regPA_CL_UCP_0_Y_BASE_IDX = 1  # macro
regPA_CL_UCP_0_Z = 0x0171  # macro
regPA_CL_UCP_0_Z_BASE_IDX = 1  # macro
regPA_CL_UCP_0_W = 0x0172  # macro
regPA_CL_UCP_0_W_BASE_IDX = 1  # macro
regPA_CL_UCP_1_X = 0x0173  # macro
regPA_CL_UCP_1_X_BASE_IDX = 1  # macro
regPA_CL_UCP_1_Y = 0x0174  # macro
regPA_CL_UCP_1_Y_BASE_IDX = 1  # macro
regPA_CL_UCP_1_Z = 0x0175  # macro
regPA_CL_UCP_1_Z_BASE_IDX = 1  # macro
regPA_CL_UCP_1_W = 0x0176  # macro
regPA_CL_UCP_1_W_BASE_IDX = 1  # macro
regPA_CL_UCP_2_X = 0x0177  # macro
regPA_CL_UCP_2_X_BASE_IDX = 1  # macro
regPA_CL_UCP_2_Y = 0x0178  # macro
regPA_CL_UCP_2_Y_BASE_IDX = 1  # macro
regPA_CL_UCP_2_Z = 0x0179  # macro
regPA_CL_UCP_2_Z_BASE_IDX = 1  # macro
regPA_CL_UCP_2_W = 0x017A  # macro
regPA_CL_UCP_2_W_BASE_IDX = 1  # macro
regPA_CL_UCP_3_X = 0x017B  # macro
regPA_CL_UCP_3_X_BASE_IDX = 1  # macro
regPA_CL_UCP_3_Y = 0x017C  # macro
regPA_CL_UCP_3_Y_BASE_IDX = 1  # macro
regPA_CL_UCP_3_Z = 0x017D  # macro
regPA_CL_UCP_3_Z_BASE_IDX = 1  # macro
regPA_CL_UCP_3_W = 0x017E  # macro
regPA_CL_UCP_3_W_BASE_IDX = 1  # macro
regPA_CL_UCP_4_X = 0x017F  # macro
regPA_CL_UCP_4_X_BASE_IDX = 1  # macro
regPA_CL_UCP_4_Y = 0x0180  # macro
regPA_CL_UCP_4_Y_BASE_IDX = 1  # macro
regPA_CL_UCP_4_Z = 0x0181  # macro
regPA_CL_UCP_4_Z_BASE_IDX = 1  # macro
regPA_CL_UCP_4_W = 0x0182  # macro
regPA_CL_UCP_4_W_BASE_IDX = 1  # macro
regPA_CL_UCP_5_X = 0x0183  # macro
regPA_CL_UCP_5_X_BASE_IDX = 1  # macro
regPA_CL_UCP_5_Y = 0x0184  # macro
regPA_CL_UCP_5_Y_BASE_IDX = 1  # macro
regPA_CL_UCP_5_Z = 0x0185  # macro
regPA_CL_UCP_5_Z_BASE_IDX = 1  # macro
regPA_CL_UCP_5_W = 0x0186  # macro
regPA_CL_UCP_5_W_BASE_IDX = 1  # macro
regPA_CL_PROG_NEAR_CLIP_Z = 0x0187  # macro
regPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX = 1  # macro
regPA_RATE_CNTL = 0x0188  # macro
regPA_RATE_CNTL_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_0 = 0x0191  # macro
regSPI_PS_INPUT_CNTL_0_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_1 = 0x0192  # macro
regSPI_PS_INPUT_CNTL_1_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_2 = 0x0193  # macro
regSPI_PS_INPUT_CNTL_2_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_3 = 0x0194  # macro
regSPI_PS_INPUT_CNTL_3_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_4 = 0x0195  # macro
regSPI_PS_INPUT_CNTL_4_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_5 = 0x0196  # macro
regSPI_PS_INPUT_CNTL_5_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_6 = 0x0197  # macro
regSPI_PS_INPUT_CNTL_6_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_7 = 0x0198  # macro
regSPI_PS_INPUT_CNTL_7_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_8 = 0x0199  # macro
regSPI_PS_INPUT_CNTL_8_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_9 = 0x019A  # macro
regSPI_PS_INPUT_CNTL_9_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_10 = 0x019B  # macro
regSPI_PS_INPUT_CNTL_10_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_11 = 0x019C  # macro
regSPI_PS_INPUT_CNTL_11_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_12 = 0x019D  # macro
regSPI_PS_INPUT_CNTL_12_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_13 = 0x019E  # macro
regSPI_PS_INPUT_CNTL_13_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_14 = 0x019F  # macro
regSPI_PS_INPUT_CNTL_14_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_15 = 0x01A0  # macro
regSPI_PS_INPUT_CNTL_15_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_16 = 0x01A1  # macro
regSPI_PS_INPUT_CNTL_16_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_17 = 0x01A2  # macro
regSPI_PS_INPUT_CNTL_17_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_18 = 0x01A3  # macro
regSPI_PS_INPUT_CNTL_18_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_19 = 0x01A4  # macro
regSPI_PS_INPUT_CNTL_19_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_20 = 0x01A5  # macro
regSPI_PS_INPUT_CNTL_20_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_21 = 0x01A6  # macro
regSPI_PS_INPUT_CNTL_21_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_22 = 0x01A7  # macro
regSPI_PS_INPUT_CNTL_22_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_23 = 0x01A8  # macro
regSPI_PS_INPUT_CNTL_23_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_24 = 0x01A9  # macro
regSPI_PS_INPUT_CNTL_24_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_25 = 0x01AA  # macro
regSPI_PS_INPUT_CNTL_25_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_26 = 0x01AB  # macro
regSPI_PS_INPUT_CNTL_26_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_27 = 0x01AC  # macro
regSPI_PS_INPUT_CNTL_27_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_28 = 0x01AD  # macro
regSPI_PS_INPUT_CNTL_28_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_29 = 0x01AE  # macro
regSPI_PS_INPUT_CNTL_29_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_30 = 0x01AF  # macro
regSPI_PS_INPUT_CNTL_30_BASE_IDX = 1  # macro
regSPI_PS_INPUT_CNTL_31 = 0x01B0  # macro
regSPI_PS_INPUT_CNTL_31_BASE_IDX = 1  # macro
regSPI_VS_OUT_CONFIG = 0x01B1  # macro
regSPI_VS_OUT_CONFIG_BASE_IDX = 1  # macro
regSPI_PS_INPUT_ENA = 0x01B3  # macro
regSPI_PS_INPUT_ENA_BASE_IDX = 1  # macro
regSPI_PS_INPUT_ADDR = 0x01B4  # macro
regSPI_PS_INPUT_ADDR_BASE_IDX = 1  # macro
regSPI_INTERP_CONTROL_0 = 0x01B5  # macro
regSPI_INTERP_CONTROL_0_BASE_IDX = 1  # macro
regSPI_PS_IN_CONTROL = 0x01B6  # macro
regSPI_PS_IN_CONTROL_BASE_IDX = 1  # macro
regSPI_BARYC_CNTL = 0x01B8  # macro
regSPI_BARYC_CNTL_BASE_IDX = 1  # macro
regSPI_TMPRING_SIZE = 0x01BA  # macro
regSPI_TMPRING_SIZE_BASE_IDX = 1  # macro
regSPI_GFX_SCRATCH_BASE_LO = 0x01BB  # macro
regSPI_GFX_SCRATCH_BASE_LO_BASE_IDX = 1  # macro
regSPI_GFX_SCRATCH_BASE_HI = 0x01BC  # macro
regSPI_GFX_SCRATCH_BASE_HI_BASE_IDX = 1  # macro
regSPI_SHADER_IDX_FORMAT = 0x01C2  # macro
regSPI_SHADER_IDX_FORMAT_BASE_IDX = 1  # macro
regSPI_SHADER_POS_FORMAT = 0x01C3  # macro
regSPI_SHADER_POS_FORMAT_BASE_IDX = 1  # macro
regSPI_SHADER_Z_FORMAT = 0x01C4  # macro
regSPI_SHADER_Z_FORMAT_BASE_IDX = 1  # macro
regSPI_SHADER_COL_FORMAT = 0x01C5  # macro
regSPI_SHADER_COL_FORMAT_BASE_IDX = 1  # macro
regSX_PS_DOWNCONVERT_CONTROL = 0x01D4  # macro
regSX_PS_DOWNCONVERT_CONTROL_BASE_IDX = 1  # macro
regSX_PS_DOWNCONVERT = 0x01D5  # macro
regSX_PS_DOWNCONVERT_BASE_IDX = 1  # macro
regSX_BLEND_OPT_EPSILON = 0x01D6  # macro
regSX_BLEND_OPT_EPSILON_BASE_IDX = 1  # macro
regSX_BLEND_OPT_CONTROL = 0x01D7  # macro
regSX_BLEND_OPT_CONTROL_BASE_IDX = 1  # macro
regSX_MRT0_BLEND_OPT = 0x01D8  # macro
regSX_MRT0_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT1_BLEND_OPT = 0x01D9  # macro
regSX_MRT1_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT2_BLEND_OPT = 0x01DA  # macro
regSX_MRT2_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT3_BLEND_OPT = 0x01DB  # macro
regSX_MRT3_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT4_BLEND_OPT = 0x01DC  # macro
regSX_MRT4_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT5_BLEND_OPT = 0x01DD  # macro
regSX_MRT5_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT6_BLEND_OPT = 0x01DE  # macro
regSX_MRT6_BLEND_OPT_BASE_IDX = 1  # macro
regSX_MRT7_BLEND_OPT = 0x01DF  # macro
regSX_MRT7_BLEND_OPT_BASE_IDX = 1  # macro
regCB_BLEND0_CONTROL = 0x01E0  # macro
regCB_BLEND0_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND1_CONTROL = 0x01E1  # macro
regCB_BLEND1_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND2_CONTROL = 0x01E2  # macro
regCB_BLEND2_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND3_CONTROL = 0x01E3  # macro
regCB_BLEND3_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND4_CONTROL = 0x01E4  # macro
regCB_BLEND4_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND5_CONTROL = 0x01E5  # macro
regCB_BLEND5_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND6_CONTROL = 0x01E6  # macro
regCB_BLEND6_CONTROL_BASE_IDX = 1  # macro
regCB_BLEND7_CONTROL = 0x01E7  # macro
regCB_BLEND7_CONTROL_BASE_IDX = 1  # macro
regGFX_COPY_STATE = 0x01F4  # macro
regGFX_COPY_STATE_BASE_IDX = 1  # macro
regPA_CL_POINT_X_RAD = 0x01F5  # macro
regPA_CL_POINT_X_RAD_BASE_IDX = 1  # macro
regPA_CL_POINT_Y_RAD = 0x01F6  # macro
regPA_CL_POINT_Y_RAD_BASE_IDX = 1  # macro
regPA_CL_POINT_SIZE = 0x01F7  # macro
regPA_CL_POINT_SIZE_BASE_IDX = 1  # macro
regPA_CL_POINT_CULL_RAD = 0x01F8  # macro
regPA_CL_POINT_CULL_RAD_BASE_IDX = 1  # macro
regVGT_DMA_BASE_HI = 0x01F9  # macro
regVGT_DMA_BASE_HI_BASE_IDX = 1  # macro
regVGT_DMA_BASE = 0x01FA  # macro
regVGT_DMA_BASE_BASE_IDX = 1  # macro
regVGT_DRAW_INITIATOR = 0x01FC  # macro
regVGT_DRAW_INITIATOR_BASE_IDX = 1  # macro
regVGT_EVENT_ADDRESS_REG = 0x01FE  # macro
regVGT_EVENT_ADDRESS_REG_BASE_IDX = 1  # macro
regGE_MAX_OUTPUT_PER_SUBGROUP = 0x01FF  # macro
regGE_MAX_OUTPUT_PER_SUBGROUP_BASE_IDX = 1  # macro
regDB_DEPTH_CONTROL = 0x0200  # macro
regDB_DEPTH_CONTROL_BASE_IDX = 1  # macro
regDB_EQAA = 0x0201  # macro
regDB_EQAA_BASE_IDX = 1  # macro
regCB_COLOR_CONTROL = 0x0202  # macro
regCB_COLOR_CONTROL_BASE_IDX = 1  # macro
regDB_SHADER_CONTROL = 0x0203  # macro
regDB_SHADER_CONTROL_BASE_IDX = 1  # macro
regPA_CL_CLIP_CNTL = 0x0204  # macro
regPA_CL_CLIP_CNTL_BASE_IDX = 1  # macro
regPA_SU_SC_MODE_CNTL = 0x0205  # macro
regPA_SU_SC_MODE_CNTL_BASE_IDX = 1  # macro
regPA_CL_VTE_CNTL = 0x0206  # macro
regPA_CL_VTE_CNTL_BASE_IDX = 1  # macro
regPA_CL_VS_OUT_CNTL = 0x0207  # macro
regPA_CL_VS_OUT_CNTL_BASE_IDX = 1  # macro
regPA_CL_NANINF_CNTL = 0x0208  # macro
regPA_CL_NANINF_CNTL_BASE_IDX = 1  # macro
regPA_SU_LINE_STIPPLE_CNTL = 0x0209  # macro
regPA_SU_LINE_STIPPLE_CNTL_BASE_IDX = 1  # macro
regPA_SU_LINE_STIPPLE_SCALE = 0x020A  # macro
regPA_SU_LINE_STIPPLE_SCALE_BASE_IDX = 1  # macro
regPA_SU_PRIM_FILTER_CNTL = 0x020B  # macro
regPA_SU_PRIM_FILTER_CNTL_BASE_IDX = 1  # macro
regPA_SU_SMALL_PRIM_FILTER_CNTL = 0x020C  # macro
regPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX = 1  # macro
regPA_CL_NGG_CNTL = 0x020E  # macro
regPA_CL_NGG_CNTL_BASE_IDX = 1  # macro
regPA_SU_OVER_RASTERIZATION_CNTL = 0x020F  # macro
regPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX = 1  # macro
regPA_STEREO_CNTL = 0x0210  # macro
regPA_STEREO_CNTL_BASE_IDX = 1  # macro
regPA_STATE_STEREO_X = 0x0211  # macro
regPA_STATE_STEREO_X_BASE_IDX = 1  # macro
regPA_CL_VRS_CNTL = 0x0212  # macro
regPA_CL_VRS_CNTL_BASE_IDX = 1  # macro
regPA_SU_POINT_SIZE = 0x0280  # macro
regPA_SU_POINT_SIZE_BASE_IDX = 1  # macro
regPA_SU_POINT_MINMAX = 0x0281  # macro
regPA_SU_POINT_MINMAX_BASE_IDX = 1  # macro
regPA_SU_LINE_CNTL = 0x0282  # macro
regPA_SU_LINE_CNTL_BASE_IDX = 1  # macro
regPA_SC_LINE_STIPPLE = 0x0283  # macro
regPA_SC_LINE_STIPPLE_BASE_IDX = 1  # macro
regVGT_HOS_MAX_TESS_LEVEL = 0x0286  # macro
regVGT_HOS_MAX_TESS_LEVEL_BASE_IDX = 1  # macro
regVGT_HOS_MIN_TESS_LEVEL = 0x0287  # macro
regVGT_HOS_MIN_TESS_LEVEL_BASE_IDX = 1  # macro
regPA_SC_MODE_CNTL_0 = 0x0292  # macro
regPA_SC_MODE_CNTL_0_BASE_IDX = 1  # macro
regPA_SC_MODE_CNTL_1 = 0x0293  # macro
regPA_SC_MODE_CNTL_1_BASE_IDX = 1  # macro
regVGT_ENHANCE = 0x0294  # macro
regVGT_ENHANCE_BASE_IDX = 1  # macro
regIA_ENHANCE = 0x029C  # macro
regIA_ENHANCE_BASE_IDX = 1  # macro
regVGT_DMA_SIZE = 0x029D  # macro
regVGT_DMA_SIZE_BASE_IDX = 1  # macro
regVGT_DMA_MAX_SIZE = 0x029E  # macro
regVGT_DMA_MAX_SIZE_BASE_IDX = 1  # macro
regVGT_DMA_INDEX_TYPE = 0x029F  # macro
regVGT_DMA_INDEX_TYPE_BASE_IDX = 1  # macro
regWD_ENHANCE = 0x02A0  # macro
regWD_ENHANCE_BASE_IDX = 1  # macro
regVGT_PRIMITIVEID_EN = 0x02A1  # macro
regVGT_PRIMITIVEID_EN_BASE_IDX = 1  # macro
regVGT_DMA_NUM_INSTANCES = 0x02A2  # macro
regVGT_DMA_NUM_INSTANCES_BASE_IDX = 1  # macro
regVGT_PRIMITIVEID_RESET = 0x02A3  # macro
regVGT_PRIMITIVEID_RESET_BASE_IDX = 1  # macro
regVGT_EVENT_INITIATOR = 0x02A4  # macro
regVGT_EVENT_INITIATOR_BASE_IDX = 1  # macro
regVGT_DRAW_PAYLOAD_CNTL = 0x02A6  # macro
regVGT_DRAW_PAYLOAD_CNTL_BASE_IDX = 1  # macro
regVGT_ESGS_RING_ITEMSIZE = 0x02AB  # macro
regVGT_ESGS_RING_ITEMSIZE_BASE_IDX = 1  # macro
regVGT_REUSE_OFF = 0x02AD  # macro
regVGT_REUSE_OFF_BASE_IDX = 1  # macro
regDB_HTILE_SURFACE = 0x02AF  # macro
regDB_HTILE_SURFACE_BASE_IDX = 1  # macro
regDB_SRESULTS_COMPARE_STATE0 = 0x02B0  # macro
regDB_SRESULTS_COMPARE_STATE0_BASE_IDX = 1  # macro
regDB_SRESULTS_COMPARE_STATE1 = 0x02B1  # macro
regDB_SRESULTS_COMPARE_STATE1_BASE_IDX = 1  # macro
regDB_PRELOAD_CONTROL = 0x02B2  # macro
regDB_PRELOAD_CONTROL_BASE_IDX = 1  # macro
regVGT_STRMOUT_DRAW_OPAQUE_OFFSET = 0x02CA  # macro
regVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX = 1  # macro
regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE = 0x02CB  # macro
regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX = 1  # macro
regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE = 0x02CC  # macro
regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX = 1  # macro
regVGT_GS_MAX_VERT_OUT = 0x02CE  # macro
regVGT_GS_MAX_VERT_OUT_BASE_IDX = 1  # macro
regGE_NGG_SUBGRP_CNTL = 0x02D3  # macro
regGE_NGG_SUBGRP_CNTL_BASE_IDX = 1  # macro
regVGT_TESS_DISTRIBUTION = 0x02D4  # macro
regVGT_TESS_DISTRIBUTION_BASE_IDX = 1  # macro
regVGT_SHADER_STAGES_EN = 0x02D5  # macro
regVGT_SHADER_STAGES_EN_BASE_IDX = 1  # macro
regVGT_LS_HS_CONFIG = 0x02D6  # macro
regVGT_LS_HS_CONFIG_BASE_IDX = 1  # macro
regVGT_TF_PARAM = 0x02DB  # macro
regVGT_TF_PARAM_BASE_IDX = 1  # macro
regDB_ALPHA_TO_MASK = 0x02DC  # macro
regDB_ALPHA_TO_MASK_BASE_IDX = 1  # macro
regPA_SU_POLY_OFFSET_DB_FMT_CNTL = 0x02DE  # macro
regPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX = 1  # macro
regPA_SU_POLY_OFFSET_CLAMP = 0x02DF  # macro
regPA_SU_POLY_OFFSET_CLAMP_BASE_IDX = 1  # macro
regPA_SU_POLY_OFFSET_FRONT_SCALE = 0x02E0  # macro
regPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX = 1  # macro
regPA_SU_POLY_OFFSET_FRONT_OFFSET = 0x02E1  # macro
regPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX = 1  # macro
regPA_SU_POLY_OFFSET_BACK_SCALE = 0x02E2  # macro
regPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX = 1  # macro
regPA_SU_POLY_OFFSET_BACK_OFFSET = 0x02E3  # macro
regPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX = 1  # macro
regVGT_GS_INSTANCE_CNT = 0x02E4  # macro
regVGT_GS_INSTANCE_CNT_BASE_IDX = 1  # macro
regPA_SC_CENTROID_PRIORITY_0 = 0x02F5  # macro
regPA_SC_CENTROID_PRIORITY_0_BASE_IDX = 1  # macro
regPA_SC_CENTROID_PRIORITY_1 = 0x02F6  # macro
regPA_SC_CENTROID_PRIORITY_1_BASE_IDX = 1  # macro
regPA_SC_LINE_CNTL = 0x02F7  # macro
regPA_SC_LINE_CNTL_BASE_IDX = 1  # macro
regPA_SC_AA_CONFIG = 0x02F8  # macro
regPA_SC_AA_CONFIG_BASE_IDX = 1  # macro
regPA_SU_VTX_CNTL = 0x02F9  # macro
regPA_SU_VTX_CNTL_BASE_IDX = 1  # macro
regPA_CL_GB_VERT_CLIP_ADJ = 0x02FA  # macro
regPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX = 1  # macro
regPA_CL_GB_VERT_DISC_ADJ = 0x02FB  # macro
regPA_CL_GB_VERT_DISC_ADJ_BASE_IDX = 1  # macro
regPA_CL_GB_HORZ_CLIP_ADJ = 0x02FC  # macro
regPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX = 1  # macro
regPA_CL_GB_HORZ_DISC_ADJ = 0x02FD  # macro
regPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 = 0x02FE  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 = 0x02FF  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 = 0x0300  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 = 0x0301  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 = 0x0302  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 = 0x0303  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 = 0x0304  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 = 0x0305  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 = 0x0306  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 = 0x0307  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 = 0x0308  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 = 0x0309  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 = 0x030A  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 = 0x030B  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 = 0x030C  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX = 1  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 = 0x030D  # macro
regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX = 1  # macro
regPA_SC_AA_MASK_X0Y0_X1Y0 = 0x030E  # macro
regPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX = 1  # macro
regPA_SC_AA_MASK_X0Y1_X1Y1 = 0x030F  # macro
regPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX = 1  # macro
regPA_SC_SHADER_CONTROL = 0x0310  # macro
regPA_SC_SHADER_CONTROL_BASE_IDX = 1  # macro
regPA_SC_BINNER_CNTL_0 = 0x0311  # macro
regPA_SC_BINNER_CNTL_0_BASE_IDX = 1  # macro
regPA_SC_BINNER_CNTL_1 = 0x0312  # macro
regPA_SC_BINNER_CNTL_1_BASE_IDX = 1  # macro
regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL = 0x0313  # macro
regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX = 1  # macro
regPA_SC_NGG_MODE_CNTL = 0x0314  # macro
regPA_SC_NGG_MODE_CNTL_BASE_IDX = 1  # macro
regPA_SC_BINNER_CNTL_2 = 0x0315  # macro
regPA_SC_BINNER_CNTL_2_BASE_IDX = 1  # macro
regCB_COLOR0_BASE = 0x0318  # macro
regCB_COLOR0_BASE_BASE_IDX = 1  # macro
regCB_COLOR0_VIEW = 0x031B  # macro
regCB_COLOR0_VIEW_BASE_IDX = 1  # macro
regCB_COLOR0_INFO = 0x031C  # macro
regCB_COLOR0_INFO_BASE_IDX = 1  # macro
regCB_COLOR0_ATTRIB = 0x031D  # macro
regCB_COLOR0_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR0_FDCC_CONTROL = 0x031E  # macro
regCB_COLOR0_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR0_DCC_BASE = 0x0325  # macro
regCB_COLOR0_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR1_BASE = 0x0327  # macro
regCB_COLOR1_BASE_BASE_IDX = 1  # macro
regCB_COLOR1_VIEW = 0x032A  # macro
regCB_COLOR1_VIEW_BASE_IDX = 1  # macro
regCB_COLOR1_INFO = 0x032B  # macro
regCB_COLOR1_INFO_BASE_IDX = 1  # macro
regCB_COLOR1_ATTRIB = 0x032C  # macro
regCB_COLOR1_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR1_FDCC_CONTROL = 0x032D  # macro
regCB_COLOR1_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR1_DCC_BASE = 0x0334  # macro
regCB_COLOR1_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR2_BASE = 0x0336  # macro
regCB_COLOR2_BASE_BASE_IDX = 1  # macro
regCB_COLOR2_VIEW = 0x0339  # macro
regCB_COLOR2_VIEW_BASE_IDX = 1  # macro
regCB_COLOR2_INFO = 0x033A  # macro
regCB_COLOR2_INFO_BASE_IDX = 1  # macro
regCB_COLOR2_ATTRIB = 0x033B  # macro
regCB_COLOR2_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR2_FDCC_CONTROL = 0x033C  # macro
regCB_COLOR2_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR2_DCC_BASE = 0x0343  # macro
regCB_COLOR2_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR3_BASE = 0x0345  # macro
regCB_COLOR3_BASE_BASE_IDX = 1  # macro
regCB_COLOR3_VIEW = 0x0348  # macro
regCB_COLOR3_VIEW_BASE_IDX = 1  # macro
regCB_COLOR3_INFO = 0x0349  # macro
regCB_COLOR3_INFO_BASE_IDX = 1  # macro
regCB_COLOR3_ATTRIB = 0x034A  # macro
regCB_COLOR3_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR3_FDCC_CONTROL = 0x034B  # macro
regCB_COLOR3_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR3_DCC_BASE = 0x0352  # macro
regCB_COLOR3_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR4_BASE = 0x0354  # macro
regCB_COLOR4_BASE_BASE_IDX = 1  # macro
regCB_COLOR4_VIEW = 0x0357  # macro
regCB_COLOR4_VIEW_BASE_IDX = 1  # macro
regCB_COLOR4_INFO = 0x0358  # macro
regCB_COLOR4_INFO_BASE_IDX = 1  # macro
regCB_COLOR4_ATTRIB = 0x0359  # macro
regCB_COLOR4_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR4_FDCC_CONTROL = 0x035A  # macro
regCB_COLOR4_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR4_DCC_BASE = 0x0361  # macro
regCB_COLOR4_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR5_BASE = 0x0363  # macro
regCB_COLOR5_BASE_BASE_IDX = 1  # macro
regCB_COLOR5_VIEW = 0x0366  # macro
regCB_COLOR5_VIEW_BASE_IDX = 1  # macro
regCB_COLOR5_INFO = 0x0367  # macro
regCB_COLOR5_INFO_BASE_IDX = 1  # macro
regCB_COLOR5_ATTRIB = 0x0368  # macro
regCB_COLOR5_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR5_FDCC_CONTROL = 0x0369  # macro
regCB_COLOR5_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR5_DCC_BASE = 0x0370  # macro
regCB_COLOR5_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR6_BASE = 0x0372  # macro
regCB_COLOR6_BASE_BASE_IDX = 1  # macro
regCB_COLOR6_VIEW = 0x0375  # macro
regCB_COLOR6_VIEW_BASE_IDX = 1  # macro
regCB_COLOR6_INFO = 0x0376  # macro
regCB_COLOR6_INFO_BASE_IDX = 1  # macro
regCB_COLOR6_ATTRIB = 0x0377  # macro
regCB_COLOR6_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR6_FDCC_CONTROL = 0x0378  # macro
regCB_COLOR6_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR6_DCC_BASE = 0x037F  # macro
regCB_COLOR6_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR7_BASE = 0x0381  # macro
regCB_COLOR7_BASE_BASE_IDX = 1  # macro
regCB_COLOR7_VIEW = 0x0384  # macro
regCB_COLOR7_VIEW_BASE_IDX = 1  # macro
regCB_COLOR7_INFO = 0x0385  # macro
regCB_COLOR7_INFO_BASE_IDX = 1  # macro
regCB_COLOR7_ATTRIB = 0x0386  # macro
regCB_COLOR7_ATTRIB_BASE_IDX = 1  # macro
regCB_COLOR7_FDCC_CONTROL = 0x0387  # macro
regCB_COLOR7_FDCC_CONTROL_BASE_IDX = 1  # macro
regCB_COLOR7_DCC_BASE = 0x038E  # macro
regCB_COLOR7_DCC_BASE_BASE_IDX = 1  # macro
regCB_COLOR0_BASE_EXT = 0x0390  # macro
regCB_COLOR0_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR1_BASE_EXT = 0x0391  # macro
regCB_COLOR1_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR2_BASE_EXT = 0x0392  # macro
regCB_COLOR2_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR3_BASE_EXT = 0x0393  # macro
regCB_COLOR3_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR4_BASE_EXT = 0x0394  # macro
regCB_COLOR4_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR5_BASE_EXT = 0x0395  # macro
regCB_COLOR5_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR6_BASE_EXT = 0x0396  # macro
regCB_COLOR6_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR7_BASE_EXT = 0x0397  # macro
regCB_COLOR7_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR0_DCC_BASE_EXT = 0x03A8  # macro
regCB_COLOR0_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR1_DCC_BASE_EXT = 0x03A9  # macro
regCB_COLOR1_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR2_DCC_BASE_EXT = 0x03AA  # macro
regCB_COLOR2_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR3_DCC_BASE_EXT = 0x03AB  # macro
regCB_COLOR3_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR4_DCC_BASE_EXT = 0x03AC  # macro
regCB_COLOR4_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR5_DCC_BASE_EXT = 0x03AD  # macro
regCB_COLOR5_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR6_DCC_BASE_EXT = 0x03AE  # macro
regCB_COLOR6_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR7_DCC_BASE_EXT = 0x03AF  # macro
regCB_COLOR7_DCC_BASE_EXT_BASE_IDX = 1  # macro
regCB_COLOR0_ATTRIB2 = 0x03B0  # macro
regCB_COLOR0_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR1_ATTRIB2 = 0x03B1  # macro
regCB_COLOR1_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR2_ATTRIB2 = 0x03B2  # macro
regCB_COLOR2_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR3_ATTRIB2 = 0x03B3  # macro
regCB_COLOR3_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR4_ATTRIB2 = 0x03B4  # macro
regCB_COLOR4_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR5_ATTRIB2 = 0x03B5  # macro
regCB_COLOR5_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR6_ATTRIB2 = 0x03B6  # macro
regCB_COLOR6_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR7_ATTRIB2 = 0x03B7  # macro
regCB_COLOR7_ATTRIB2_BASE_IDX = 1  # macro
regCB_COLOR0_ATTRIB3 = 0x03B8  # macro
regCB_COLOR0_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR1_ATTRIB3 = 0x03B9  # macro
regCB_COLOR1_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR2_ATTRIB3 = 0x03BA  # macro
regCB_COLOR2_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR3_ATTRIB3 = 0x03BB  # macro
regCB_COLOR3_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR4_ATTRIB3 = 0x03BC  # macro
regCB_COLOR4_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR5_ATTRIB3 = 0x03BD  # macro
regCB_COLOR5_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR6_ATTRIB3 = 0x03BE  # macro
regCB_COLOR6_ATTRIB3_BASE_IDX = 1  # macro
regCB_COLOR7_ATTRIB3 = 0x03BF  # macro
regCB_COLOR7_ATTRIB3_BASE_IDX = 1  # macro
regCONFIG_RESERVED_REG0 = 0x0800  # macro
regCONFIG_RESERVED_REG0_BASE_IDX = 1  # macro
regCONFIG_RESERVED_REG1 = 0x0801  # macro
regCONFIG_RESERVED_REG1_BASE_IDX = 1  # macro
regCP_MEC_CNTL = 0x0802  # macro
regCP_MEC_CNTL_BASE_IDX = 1  # macro
regCP_ME_CNTL = 0x0803  # macro
regCP_ME_CNTL_BASE_IDX = 1  # macro
regGRBM_GFX_CNTL = 0x0900  # macro
regGRBM_GFX_CNTL_BASE_IDX = 1  # macro
regGRBM_NOWHERE = 0x0901  # macro
regGRBM_NOWHERE_BASE_IDX = 1  # macro
regPA_SC_VRS_SURFACE_CNTL = 0x0940  # macro
regPA_SC_VRS_SURFACE_CNTL_BASE_IDX = 1  # macro
regPA_SC_ENHANCE = 0x0941  # macro
regPA_SC_ENHANCE_BASE_IDX = 1  # macro
regPA_SC_ENHANCE_1 = 0x0942  # macro
regPA_SC_ENHANCE_1_BASE_IDX = 1  # macro
regPA_SC_ENHANCE_2 = 0x0943  # macro
regPA_SC_ENHANCE_2_BASE_IDX = 1  # macro
regPA_SC_ENHANCE_3 = 0x0944  # macro
regPA_SC_ENHANCE_3_BASE_IDX = 1  # macro
regPA_SC_BINNER_CNTL_OVERRIDE = 0x0946  # macro
regPA_SC_BINNER_CNTL_OVERRIDE_BASE_IDX = 1  # macro
regPA_SC_PBB_OVERRIDE_FLAG = 0x0947  # macro
regPA_SC_PBB_OVERRIDE_FLAG_BASE_IDX = 1  # macro
regPA_SC_DSM_CNTL = 0x0948  # macro
regPA_SC_DSM_CNTL_BASE_IDX = 1  # macro
regPA_SC_TILE_STEERING_CREST_OVERRIDE = 0x0949  # macro
regPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX = 1  # macro
regPA_SC_FIFO_SIZE = 0x094A  # macro
regPA_SC_FIFO_SIZE_BASE_IDX = 1  # macro
regPA_SC_IF_FIFO_SIZE = 0x094B  # macro
regPA_SC_IF_FIFO_SIZE_BASE_IDX = 1  # macro
regPA_SC_PACKER_WAVE_ID_CNTL = 0x094C  # macro
regPA_SC_PACKER_WAVE_ID_CNTL_BASE_IDX = 1  # macro
regPA_SC_ATM_CNTL = 0x094D  # macro
regPA_SC_ATM_CNTL_BASE_IDX = 1  # macro
regPA_SC_PKR_WAVE_TABLE_CNTL = 0x094E  # macro
regPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX = 1  # macro
regPA_SC_FORCE_EOV_MAX_CNTS = 0x094F  # macro
regPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX = 1  # macro
regPA_SC_BINNER_EVENT_CNTL_0 = 0x0950  # macro
regPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX = 1  # macro
regPA_SC_BINNER_EVENT_CNTL_1 = 0x0951  # macro
regPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX = 1  # macro
regPA_SC_BINNER_EVENT_CNTL_2 = 0x0952  # macro
regPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX = 1  # macro
regPA_SC_BINNER_EVENT_CNTL_3 = 0x0953  # macro
regPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX = 1  # macro
regPA_SC_BINNER_TIMEOUT_COUNTER = 0x0954  # macro
regPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX = 1  # macro
regPA_SC_BINNER_PERF_CNTL_0 = 0x0955  # macro
regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX = 1  # macro
regPA_SC_BINNER_PERF_CNTL_1 = 0x0956  # macro
regPA_SC_BINNER_PERF_CNTL_1_BASE_IDX = 1  # macro
regPA_SC_BINNER_PERF_CNTL_2 = 0x0957  # macro
regPA_SC_BINNER_PERF_CNTL_2_BASE_IDX = 1  # macro
regPA_SC_BINNER_PERF_CNTL_3 = 0x0958  # macro
regPA_SC_BINNER_PERF_CNTL_3_BASE_IDX = 1  # macro
regPA_SC_P3D_TRAP_SCREEN_HV_LOCK = 0x095B  # macro
regPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX = 1  # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK = 0x095C  # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX = 1  # macro
regPA_SC_TRAP_SCREEN_HV_LOCK = 0x095D  # macro
regPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX = 1  # macro
regPA_PH_INTERFACE_FIFO_SIZE = 0x095E  # macro
regPA_PH_INTERFACE_FIFO_SIZE_BASE_IDX = 1  # macro
regPA_PH_ENHANCE = 0x095F  # macro
regPA_PH_ENHANCE_BASE_IDX = 1  # macro
regPA_SC_VRS_SURFACE_CNTL_1 = 0x0960  # macro
regPA_SC_VRS_SURFACE_CNTL_1_BASE_IDX = 1  # macro
regSQ_RUNTIME_CONFIG = 0x09E0  # macro
regSQ_RUNTIME_CONFIG_BASE_IDX = 1  # macro
regSQ_DEBUG_STS_GLOBAL = 0x09E1  # macro
regSQ_DEBUG_STS_GLOBAL_BASE_IDX = 1  # macro
regSQ_DEBUG_STS_GLOBAL2 = 0x09E2  # macro
regSQ_DEBUG_STS_GLOBAL2_BASE_IDX = 1  # macro
regSH_MEM_BASES = 0x09E3  # macro
regSH_MEM_BASES_BASE_IDX = 1  # macro
regSH_MEM_CONFIG = 0x09E4  # macro
regSH_MEM_CONFIG_BASE_IDX = 1  # macro
regSQ_DEBUG = 0x09E5  # macro
regSQ_DEBUG_BASE_IDX = 1  # macro
regSQ_SHADER_TBA_LO = 0x09E6  # macro
regSQ_SHADER_TBA_LO_BASE_IDX = 1  # macro
regSQ_SHADER_TBA_HI = 0x09E7  # macro
regSQ_SHADER_TBA_HI_BASE_IDX = 1  # macro
regSQ_SHADER_TMA_LO = 0x09E8  # macro
regSQ_SHADER_TMA_LO_BASE_IDX = 1  # macro
regSQ_SHADER_TMA_HI = 0x09E9  # macro
regSQ_SHADER_TMA_HI_BASE_IDX = 1  # macro
regCP_DEBUG_2 = 0x1800  # macro
regCP_DEBUG_2_BASE_IDX = 1  # macro
regCP_FETCHER_SOURCE = 0x1801  # macro
regCP_FETCHER_SOURCE_BASE_IDX = 1  # macro
regCP_HPD_MES_ROQ_OFFSETS = 0x1821  # macro
regCP_HPD_MES_ROQ_OFFSETS_BASE_IDX = 1  # macro
regCP_HPD_ROQ_OFFSETS = 0x1821  # macro
regCP_HPD_ROQ_OFFSETS_BASE_IDX = 1  # macro
regCP_HPD_STATUS0 = 0x1822  # macro
regCP_HPD_STATUS0_BASE_IDX = 1  # macro
regDIDT_INDEX_AUTO_INCR_EN = 0x1900  # macro
regDIDT_INDEX_AUTO_INCR_EN_BASE_IDX = 1  # macro
regDIDT_EDC_CTRL = 0x1901  # macro
regDIDT_EDC_CTRL_BASE_IDX = 1  # macro
regDIDT_EDC_THROTTLE_CTRL = 0x1902  # macro
regDIDT_EDC_THROTTLE_CTRL_BASE_IDX = 1  # macro
regDIDT_EDC_THRESHOLD = 0x1903  # macro
regDIDT_EDC_THRESHOLD_BASE_IDX = 1  # macro
regDIDT_EDC_STALL_PATTERN_1_2 = 0x1904  # macro
regDIDT_EDC_STALL_PATTERN_1_2_BASE_IDX = 1  # macro
regDIDT_EDC_STALL_PATTERN_3_4 = 0x1905  # macro
regDIDT_EDC_STALL_PATTERN_3_4_BASE_IDX = 1  # macro
regDIDT_EDC_STALL_PATTERN_5_6 = 0x1906  # macro
regDIDT_EDC_STALL_PATTERN_5_6_BASE_IDX = 1  # macro
regDIDT_EDC_STALL_PATTERN_7 = 0x1907  # macro
regDIDT_EDC_STALL_PATTERN_7_BASE_IDX = 1  # macro
regDIDT_EDC_STATUS = 0x1908  # macro
regDIDT_EDC_STATUS_BASE_IDX = 1  # macro
regDIDT_EDC_DYNAMIC_THRESHOLD_RO = 0x1909  # macro
regDIDT_EDC_DYNAMIC_THRESHOLD_RO_BASE_IDX = 1  # macro
regDIDT_EDC_OVERFLOW = 0x190A  # macro
regDIDT_EDC_OVERFLOW_BASE_IDX = 1  # macro
regDIDT_EDC_ROLLING_POWER_DELTA = 0x190B  # macro
regDIDT_EDC_ROLLING_POWER_DELTA_BASE_IDX = 1  # macro
regDIDT_IND_INDEX = 0x190C  # macro
regDIDT_IND_INDEX_BASE_IDX = 1  # macro
regDIDT_IND_DATA = 0x190D  # macro
regDIDT_IND_DATA_BASE_IDX = 1  # macro
regSPI_GDBG_WAVE_CNTL = 0x1943  # macro
regSPI_GDBG_WAVE_CNTL_BASE_IDX = 1  # macro
regSPI_GDBG_TRAP_CONFIG = 0x1944  # macro
regSPI_GDBG_TRAP_CONFIG_BASE_IDX = 1  # macro
regSPI_GDBG_WAVE_CNTL3 = 0x1945  # macro
regSPI_GDBG_WAVE_CNTL3_BASE_IDX = 1  # macro
regSPI_ARB_CNTL_0 = 0x1949  # macro
regSPI_ARB_CNTL_0_BASE_IDX = 1  # macro
regSPI_FEATURE_CTRL = 0x194A  # macro
regSPI_FEATURE_CTRL_BASE_IDX = 1  # macro
regSPI_SHADER_RSRC_LIMIT_CTRL = 0x194B  # macro
regSPI_SHADER_RSRC_LIMIT_CTRL_BASE_IDX = 1  # macro
regSPI_COMPUTE_WF_CTX_SAVE_STATUS = 0x194E  # macro
regSPI_COMPUTE_WF_CTX_SAVE_STATUS_BASE_IDX = 1  # macro
regTCP_INVALIDATE = 0x19A0  # macro
regTCP_INVALIDATE_BASE_IDX = 1  # macro
regTCP_STATUS = 0x19A1  # macro
regTCP_STATUS_BASE_IDX = 1  # macro
regTCP_CNTL = 0x19A2  # macro
regTCP_CNTL_BASE_IDX = 1  # macro
regTCP_CNTL2 = 0x19A3  # macro
regTCP_CNTL2_BASE_IDX = 1  # macro
regTCP_DEBUG_INDEX = 0x19A5  # macro
regTCP_DEBUG_INDEX_BASE_IDX = 1  # macro
regTCP_DEBUG_DATA = 0x19A6  # macro
regTCP_DEBUG_DATA_BASE_IDX = 1  # macro
regGDS_ENHANCE2 = 0x19B0  # macro
regGDS_ENHANCE2_BASE_IDX = 1  # macro
regGDS_OA_CGPG_RESTORE = 0x19B1  # macro
regGDS_OA_CGPG_RESTORE_BASE_IDX = 1  # macro
regUTCL1_CTRL_0 = 0x1980  # macro
regUTCL1_CTRL_0_BASE_IDX = 1  # macro
regUTCL1_UTCL0_INVREQ_DISABLE = 0x1984  # macro
regUTCL1_UTCL0_INVREQ_DISABLE_BASE_IDX = 1  # macro
regUTCL1_CTRL_2 = 0x1985  # macro
regUTCL1_CTRL_2_BASE_IDX = 1  # macro
regUTCL1_FIFO_SIZING = 0x1986  # macro
regUTCL1_FIFO_SIZING_BASE_IDX = 1  # macro
regGCRD_SA0_TARGETS_DISABLE = 0x1987  # macro
regGCRD_SA0_TARGETS_DISABLE_BASE_IDX = 1  # macro
regGCRD_SA1_TARGETS_DISABLE = 0x1989  # macro
regGCRD_SA1_TARGETS_DISABLE_BASE_IDX = 1  # macro
regGCRD_CREDIT_SAFE = 0x198A  # macro
regGCRD_CREDIT_SAFE_BASE_IDX = 1  # macro
regGCR_GENERAL_CNTL = 0x1990  # macro
regGCR_GENERAL_CNTL_BASE_IDX = 1  # macro
regGCR_CMD_STATUS = 0x1992  # macro
regGCR_CMD_STATUS_BASE_IDX = 1  # macro
regGCR_SPARE = 0x1993  # macro
regGCR_SPARE_BASE_IDX = 1  # macro
regPMM_CNTL2 = 0x1999  # macro
regPMM_CNTL2_BASE_IDX = 1  # macro
regSEDC_GL1_GL2_OVERRIDES = 0x1AC0  # macro
regSEDC_GL1_GL2_OVERRIDES_BASE_IDX = 1  # macro
regGC_CAC_CTRL_1 = 0x1AD0  # macro
regGC_CAC_CTRL_1_BASE_IDX = 1  # macro
regGC_CAC_CTRL_2 = 0x1AD1  # macro
regGC_CAC_CTRL_2_BASE_IDX = 1  # macro
regGC_CAC_AGGR_LOWER = 0x1AD2  # macro
regGC_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regGC_CAC_AGGR_UPPER = 0x1AD3  # macro
regGC_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regSE0_CAC_AGGR_LOWER = 0x1AD4  # macro
regSE0_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regSE0_CAC_AGGR_UPPER = 0x1AD5  # macro
regSE0_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regSE1_CAC_AGGR_LOWER = 0x1AD6  # macro
regSE1_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regSE1_CAC_AGGR_UPPER = 0x1AD7  # macro
regSE1_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regSE2_CAC_AGGR_LOWER = 0x1AD8  # macro
regSE2_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regSE2_CAC_AGGR_UPPER = 0x1AD9  # macro
regSE2_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regSE3_CAC_AGGR_LOWER = 0x1ADA  # macro
regSE3_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regSE3_CAC_AGGR_UPPER = 0x1ADB  # macro
regSE3_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regSE4_CAC_AGGR_LOWER = 0x1ADC  # macro
regSE4_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regSE4_CAC_AGGR_UPPER = 0x1ADD  # macro
regSE4_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regSE5_CAC_AGGR_LOWER = 0x1ADE  # macro
regSE5_CAC_AGGR_LOWER_BASE_IDX = 1  # macro
regSE5_CAC_AGGR_UPPER = 0x1ADF  # macro
regSE5_CAC_AGGR_UPPER_BASE_IDX = 1  # macro
regGC_CAC_AGGR_GFXCLK_CYCLE = 0x1AE4  # macro
regGC_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE0_CAC_AGGR_GFXCLK_CYCLE = 0x1AE5  # macro
regSE0_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE1_CAC_AGGR_GFXCLK_CYCLE = 0x1AE6  # macro
regSE1_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE2_CAC_AGGR_GFXCLK_CYCLE = 0x1AE7  # macro
regSE2_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE3_CAC_AGGR_GFXCLK_CYCLE = 0x1AE8  # macro
regSE3_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE4_CAC_AGGR_GFXCLK_CYCLE = 0x1AE9  # macro
regSE4_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE5_CAC_AGGR_GFXCLK_CYCLE = 0x1AEA  # macro
regSE5_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regGC_EDC_CTRL = 0x1AED  # macro
regGC_EDC_CTRL_BASE_IDX = 1  # macro
regGC_EDC_THRESHOLD = 0x1AEE  # macro
regGC_EDC_THRESHOLD_BASE_IDX = 1  # macro
regGC_EDC_STRETCH_CTRL = 0x1AEF  # macro
regGC_EDC_STRETCH_CTRL_BASE_IDX = 1  # macro
regGC_EDC_STRETCH_THRESHOLD = 0x1AF0  # macro
regGC_EDC_STRETCH_THRESHOLD_BASE_IDX = 1  # macro
regEDC_HYSTERESIS_CNTL = 0x1AF1  # macro
regEDC_HYSTERESIS_CNTL_BASE_IDX = 1  # macro
regGC_THROTTLE_CTRL = 0x1AF2  # macro
regGC_THROTTLE_CTRL_BASE_IDX = 1  # macro
regGC_THROTTLE_CTRL1 = 0x1AF3  # macro
regGC_THROTTLE_CTRL1_BASE_IDX = 1  # macro
regPCC_STALL_PATTERN_CTRL = 0x1AF4  # macro
regPCC_STALL_PATTERN_CTRL_BASE_IDX = 1  # macro
regPWRBRK_STALL_PATTERN_CTRL = 0x1AF5  # macro
regPWRBRK_STALL_PATTERN_CTRL_BASE_IDX = 1  # macro
regPCC_STALL_PATTERN_1_2 = 0x1AF6  # macro
regPCC_STALL_PATTERN_1_2_BASE_IDX = 1  # macro
regPCC_STALL_PATTERN_3_4 = 0x1AF7  # macro
regPCC_STALL_PATTERN_3_4_BASE_IDX = 1  # macro
regPCC_STALL_PATTERN_5_6 = 0x1AF8  # macro
regPCC_STALL_PATTERN_5_6_BASE_IDX = 1  # macro
regPCC_STALL_PATTERN_7 = 0x1AF9  # macro
regPCC_STALL_PATTERN_7_BASE_IDX = 1  # macro
regPWRBRK_STALL_PATTERN_1_2 = 0x1AFA  # macro
regPWRBRK_STALL_PATTERN_1_2_BASE_IDX = 1  # macro
regPWRBRK_STALL_PATTERN_3_4 = 0x1AFB  # macro
regPWRBRK_STALL_PATTERN_3_4_BASE_IDX = 1  # macro
regPWRBRK_STALL_PATTERN_5_6 = 0x1AFC  # macro
regPWRBRK_STALL_PATTERN_5_6_BASE_IDX = 1  # macro
regPWRBRK_STALL_PATTERN_7 = 0x1AFD  # macro
regPWRBRK_STALL_PATTERN_7_BASE_IDX = 1  # macro
regDIDT_STALL_PATTERN_CTRL = 0x1AFE  # macro
regDIDT_STALL_PATTERN_CTRL_BASE_IDX = 1  # macro
regDIDT_STALL_PATTERN_1_2 = 0x1AFF  # macro
regDIDT_STALL_PATTERN_1_2_BASE_IDX = 1  # macro
regDIDT_STALL_PATTERN_3_4 = 0x1B00  # macro
regDIDT_STALL_PATTERN_3_4_BASE_IDX = 1  # macro
regDIDT_STALL_PATTERN_5_6 = 0x1B01  # macro
regDIDT_STALL_PATTERN_5_6_BASE_IDX = 1  # macro
regDIDT_STALL_PATTERN_7 = 0x1B02  # macro
regDIDT_STALL_PATTERN_7_BASE_IDX = 1  # macro
regPCC_PWRBRK_HYSTERESIS_CTRL = 0x1B03  # macro
regPCC_PWRBRK_HYSTERESIS_CTRL_BASE_IDX = 1  # macro
regEDC_STRETCH_PERF_COUNTER = 0x1B04  # macro
regEDC_STRETCH_PERF_COUNTER_BASE_IDX = 1  # macro
regEDC_UNSTRETCH_PERF_COUNTER = 0x1B05  # macro
regEDC_UNSTRETCH_PERF_COUNTER_BASE_IDX = 1  # macro
regEDC_STRETCH_NUM_PERF_COUNTER = 0x1B06  # macro
regEDC_STRETCH_NUM_PERF_COUNTER_BASE_IDX = 1  # macro
regGC_EDC_STATUS = 0x1B07  # macro
regGC_EDC_STATUS_BASE_IDX = 1  # macro
regGC_EDC_OVERFLOW = 0x1B08  # macro
regGC_EDC_OVERFLOW_BASE_IDX = 1  # macro
regGC_EDC_ROLLING_POWER_DELTA = 0x1B09  # macro
regGC_EDC_ROLLING_POWER_DELTA_BASE_IDX = 1  # macro
regGC_THROTTLE_STATUS = 0x1B0A  # macro
regGC_THROTTLE_STATUS_BASE_IDX = 1  # macro
regEDC_PERF_COUNTER = 0x1B0B  # macro
regEDC_PERF_COUNTER_BASE_IDX = 1  # macro
regPCC_PERF_COUNTER = 0x1B0C  # macro
regPCC_PERF_COUNTER_BASE_IDX = 1  # macro
regPWRBRK_PERF_COUNTER = 0x1B0D  # macro
regPWRBRK_PERF_COUNTER_BASE_IDX = 1  # macro
regEDC_HYSTERESIS_STAT = 0x1B0E  # macro
regEDC_HYSTERESIS_STAT_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_CP_0 = 0x1B10  # macro
regGC_CAC_WEIGHT_CP_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_CP_1 = 0x1B11  # macro
regGC_CAC_WEIGHT_CP_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_EA_0 = 0x1B12  # macro
regGC_CAC_WEIGHT_EA_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_EA_1 = 0x1B13  # macro
regGC_CAC_WEIGHT_EA_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_EA_2 = 0x1B14  # macro
regGC_CAC_WEIGHT_EA_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_0 = 0x1B15  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_1 = 0x1B16  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_2 = 0x1B17  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_3 = 0x1B18  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_3_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_4 = 0x1B19  # macro
regGC_CAC_WEIGHT_UTCL2_ROUTER_4_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_VML2_0 = 0x1B1A  # macro
regGC_CAC_WEIGHT_UTCL2_VML2_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_VML2_1 = 0x1B1B  # macro
regGC_CAC_WEIGHT_UTCL2_VML2_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_VML2_2 = 0x1B1C  # macro
regGC_CAC_WEIGHT_UTCL2_VML2_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_WALKER_0 = 0x1B1D  # macro
regGC_CAC_WEIGHT_UTCL2_WALKER_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_WALKER_1 = 0x1B1E  # macro
regGC_CAC_WEIGHT_UTCL2_WALKER_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_UTCL2_WALKER_2 = 0x1B1F  # macro
regGC_CAC_WEIGHT_UTCL2_WALKER_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GDS_0 = 0x1B20  # macro
regGC_CAC_WEIGHT_GDS_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GDS_1 = 0x1B21  # macro
regGC_CAC_WEIGHT_GDS_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GDS_2 = 0x1B22  # macro
regGC_CAC_WEIGHT_GDS_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_0 = 0x1B23  # macro
regGC_CAC_WEIGHT_GE_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_1 = 0x1B24  # macro
regGC_CAC_WEIGHT_GE_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_2 = 0x1B25  # macro
regGC_CAC_WEIGHT_GE_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_3 = 0x1B26  # macro
regGC_CAC_WEIGHT_GE_3_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_4 = 0x1B27  # macro
regGC_CAC_WEIGHT_GE_4_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_5 = 0x1B28  # macro
regGC_CAC_WEIGHT_GE_5_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GE_6 = 0x1B29  # macro
regGC_CAC_WEIGHT_GE_6_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_PMM_0 = 0x1B2E  # macro
regGC_CAC_WEIGHT_PMM_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GL2C_0 = 0x1B2F  # macro
regGC_CAC_WEIGHT_GL2C_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GL2C_1 = 0x1B30  # macro
regGC_CAC_WEIGHT_GL2C_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GL2C_2 = 0x1B31  # macro
regGC_CAC_WEIGHT_GL2C_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_PH_0 = 0x1B32  # macro
regGC_CAC_WEIGHT_PH_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_PH_1 = 0x1B33  # macro
regGC_CAC_WEIGHT_PH_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_PH_2 = 0x1B34  # macro
regGC_CAC_WEIGHT_PH_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_PH_3 = 0x1B35  # macro
regGC_CAC_WEIGHT_PH_3_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_SDMA_0 = 0x1B36  # macro
regGC_CAC_WEIGHT_SDMA_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_SDMA_1 = 0x1B37  # macro
regGC_CAC_WEIGHT_SDMA_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_SDMA_2 = 0x1B38  # macro
regGC_CAC_WEIGHT_SDMA_2_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_SDMA_3 = 0x1B39  # macro
regGC_CAC_WEIGHT_SDMA_3_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_SDMA_4 = 0x1B3A  # macro
regGC_CAC_WEIGHT_SDMA_4_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_SDMA_5 = 0x1B3B  # macro
regGC_CAC_WEIGHT_SDMA_5_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_CHC_0 = 0x1B3C  # macro
regGC_CAC_WEIGHT_CHC_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_CHC_1 = 0x1B3D  # macro
regGC_CAC_WEIGHT_CHC_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GUS_0 = 0x1B3E  # macro
regGC_CAC_WEIGHT_GUS_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GUS_1 = 0x1B3F  # macro
regGC_CAC_WEIGHT_GUS_1_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_RLC_0 = 0x1B40  # macro
regGC_CAC_WEIGHT_RLC_0_BASE_IDX = 1  # macro
regGC_CAC_WEIGHT_GRBM_0 = 0x1B44  # macro
regGC_CAC_WEIGHT_GRBM_0_BASE_IDX = 1  # macro
regGC_EDC_CLK_MONITOR_CTRL = 0x1B56  # macro
regGC_EDC_CLK_MONITOR_CTRL_BASE_IDX = 1  # macro
regGC_CAC_IND_INDEX = 0x1B58  # macro
regGC_CAC_IND_INDEX_BASE_IDX = 1  # macro
regGC_CAC_IND_DATA = 0x1B59  # macro
regGC_CAC_IND_DATA_BASE_IDX = 1  # macro
regSE_CAC_CTRL_1 = 0x1B70  # macro
regSE_CAC_CTRL_1_BASE_IDX = 1  # macro
regSE_CAC_CTRL_2 = 0x1B71  # macro
regSE_CAC_CTRL_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TA_0 = 0x1B72  # macro
regSE_CAC_WEIGHT_TA_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TD_0 = 0x1B73  # macro
regSE_CAC_WEIGHT_TD_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TD_1 = 0x1B74  # macro
regSE_CAC_WEIGHT_TD_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TD_2 = 0x1B75  # macro
regSE_CAC_WEIGHT_TD_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TD_3 = 0x1B76  # macro
regSE_CAC_WEIGHT_TD_3_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TD_4 = 0x1B77  # macro
regSE_CAC_WEIGHT_TD_4_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TD_5 = 0x1B78  # macro
regSE_CAC_WEIGHT_TD_5_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TCP_0 = 0x1B79  # macro
regSE_CAC_WEIGHT_TCP_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TCP_1 = 0x1B7A  # macro
regSE_CAC_WEIGHT_TCP_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TCP_2 = 0x1B7B  # macro
regSE_CAC_WEIGHT_TCP_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_TCP_3 = 0x1B7C  # macro
regSE_CAC_WEIGHT_TCP_3_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SQ_0 = 0x1B7D  # macro
regSE_CAC_WEIGHT_SQ_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SQ_1 = 0x1B7E  # macro
regSE_CAC_WEIGHT_SQ_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SQ_2 = 0x1B7F  # macro
regSE_CAC_WEIGHT_SQ_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SP_0 = 0x1B80  # macro
regSE_CAC_WEIGHT_SP_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SP_1 = 0x1B81  # macro
regSE_CAC_WEIGHT_SP_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_LDS_0 = 0x1B82  # macro
regSE_CAC_WEIGHT_LDS_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_LDS_1 = 0x1B83  # macro
regSE_CAC_WEIGHT_LDS_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_LDS_2 = 0x1B84  # macro
regSE_CAC_WEIGHT_LDS_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_LDS_3 = 0x1B85  # macro
regSE_CAC_WEIGHT_LDS_3_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SQC_0 = 0x1B87  # macro
regSE_CAC_WEIGHT_SQC_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SQC_1 = 0x1B88  # macro
regSE_CAC_WEIGHT_SQC_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CU_0 = 0x1B89  # macro
regSE_CAC_WEIGHT_CU_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_BCI_0 = 0x1B8A  # macro
regSE_CAC_WEIGHT_BCI_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_0 = 0x1B8B  # macro
regSE_CAC_WEIGHT_CB_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_1 = 0x1B8C  # macro
regSE_CAC_WEIGHT_CB_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_2 = 0x1B8D  # macro
regSE_CAC_WEIGHT_CB_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_3 = 0x1B8E  # macro
regSE_CAC_WEIGHT_CB_3_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_4 = 0x1B8F  # macro
regSE_CAC_WEIGHT_CB_4_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_5 = 0x1B90  # macro
regSE_CAC_WEIGHT_CB_5_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_6 = 0x1B91  # macro
regSE_CAC_WEIGHT_CB_6_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_7 = 0x1B92  # macro
regSE_CAC_WEIGHT_CB_7_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_8 = 0x1B93  # macro
regSE_CAC_WEIGHT_CB_8_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_9 = 0x1B94  # macro
regSE_CAC_WEIGHT_CB_9_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_10 = 0x1B95  # macro
regSE_CAC_WEIGHT_CB_10_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_CB_11 = 0x1B96  # macro
regSE_CAC_WEIGHT_CB_11_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_DB_0 = 0x1B97  # macro
regSE_CAC_WEIGHT_DB_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_DB_1 = 0x1B98  # macro
regSE_CAC_WEIGHT_DB_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_DB_2 = 0x1B99  # macro
regSE_CAC_WEIGHT_DB_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_DB_3 = 0x1B9A  # macro
regSE_CAC_WEIGHT_DB_3_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_DB_4 = 0x1B9B  # macro
regSE_CAC_WEIGHT_DB_4_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_RMI_0 = 0x1B9C  # macro
regSE_CAC_WEIGHT_RMI_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_RMI_1 = 0x1B9D  # macro
regSE_CAC_WEIGHT_RMI_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SX_0 = 0x1B9E  # macro
regSE_CAC_WEIGHT_SX_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SXRB_0 = 0x1B9F  # macro
regSE_CAC_WEIGHT_SXRB_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_UTCL1_0 = 0x1BA0  # macro
regSE_CAC_WEIGHT_UTCL1_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_GL1C_0 = 0x1BA1  # macro
regSE_CAC_WEIGHT_GL1C_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_GL1C_1 = 0x1BA2  # macro
regSE_CAC_WEIGHT_GL1C_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_GL1C_2 = 0x1BA3  # macro
regSE_CAC_WEIGHT_GL1C_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SPI_0 = 0x1BA4  # macro
regSE_CAC_WEIGHT_SPI_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SPI_1 = 0x1BA5  # macro
regSE_CAC_WEIGHT_SPI_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SPI_2 = 0x1BA6  # macro
regSE_CAC_WEIGHT_SPI_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_PC_0 = 0x1BA7  # macro
regSE_CAC_WEIGHT_PC_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_PA_0 = 0x1BA8  # macro
regSE_CAC_WEIGHT_PA_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_PA_1 = 0x1BA9  # macro
regSE_CAC_WEIGHT_PA_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_PA_2 = 0x1BAA  # macro
regSE_CAC_WEIGHT_PA_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_PA_3 = 0x1BAB  # macro
regSE_CAC_WEIGHT_PA_3_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SC_0 = 0x1BAC  # macro
regSE_CAC_WEIGHT_SC_0_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SC_1 = 0x1BAD  # macro
regSE_CAC_WEIGHT_SC_1_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SC_2 = 0x1BAE  # macro
regSE_CAC_WEIGHT_SC_2_BASE_IDX = 1  # macro
regSE_CAC_WEIGHT_SC_3 = 0x1BAF  # macro
regSE_CAC_WEIGHT_SC_3_BASE_IDX = 1  # macro
regSE_CAC_WINDOW_AGGR_VALUE = 0x1BB0  # macro
regSE_CAC_WINDOW_AGGR_VALUE_BASE_IDX = 1  # macro
regSE_CAC_WINDOW_GFXCLK_CYCLE = 0x1BB1  # macro
regSE_CAC_WINDOW_GFXCLK_CYCLE_BASE_IDX = 1  # macro
regSE_CAC_IND_INDEX = 0x1BCE  # macro
regSE_CAC_IND_INDEX_BASE_IDX = 1  # macro
regSE_CAC_IND_DATA = 0x1BCF  # macro
regSE_CAC_IND_DATA_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_0 = 0x1C00  # macro
regSPI_RESOURCE_RESERVE_CU_0_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_1 = 0x1C01  # macro
regSPI_RESOURCE_RESERVE_CU_1_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_2 = 0x1C02  # macro
regSPI_RESOURCE_RESERVE_CU_2_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_3 = 0x1C03  # macro
regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_4 = 0x1C04  # macro
regSPI_RESOURCE_RESERVE_CU_4_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_5 = 0x1C05  # macro
regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_6 = 0x1C06  # macro
regSPI_RESOURCE_RESERVE_CU_6_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_7 = 0x1C07  # macro
regSPI_RESOURCE_RESERVE_CU_7_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_8 = 0x1C08  # macro
regSPI_RESOURCE_RESERVE_CU_8_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_9 = 0x1C09  # macro
regSPI_RESOURCE_RESERVE_CU_9_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_10 = 0x1C0A  # macro
regSPI_RESOURCE_RESERVE_CU_10_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_11 = 0x1C0B  # macro
regSPI_RESOURCE_RESERVE_CU_11_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_12 = 0x1C0C  # macro
regSPI_RESOURCE_RESERVE_CU_12_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_13 = 0x1C0D  # macro
regSPI_RESOURCE_RESERVE_CU_13_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_14 = 0x1C0E  # macro
regSPI_RESOURCE_RESERVE_CU_14_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_CU_15 = 0x1C0F  # macro
regSPI_RESOURCE_RESERVE_CU_15_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_0 = 0x1C10  # macro
regSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_1 = 0x1C11  # macro
regSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_2 = 0x1C12  # macro
regSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_3 = 0x1C13  # macro
regSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_4 = 0x1C14  # macro
regSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_5 = 0x1C15  # macro
regSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_6 = 0x1C16  # macro
regSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_7 = 0x1C17  # macro
regSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_8 = 0x1C18  # macro
regSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_9 = 0x1C19  # macro
regSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_10 = 0x1C1A  # macro
regSPI_RESOURCE_RESERVE_EN_CU_10_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_11 = 0x1C1B  # macro
regSPI_RESOURCE_RESERVE_EN_CU_11_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_12 = 0x1C1C  # macro
regSPI_RESOURCE_RESERVE_EN_CU_12_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_13 = 0x1C1D  # macro
regSPI_RESOURCE_RESERVE_EN_CU_13_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_14 = 0x1C1E  # macro
regSPI_RESOURCE_RESERVE_EN_CU_14_BASE_IDX = 1  # macro
regSPI_RESOURCE_RESERVE_EN_CU_15 = 0x1C1F  # macro
regSPI_RESOURCE_RESERVE_EN_CU_15_BASE_IDX = 1  # macro
regCP_EOP_DONE_ADDR_LO = 0x2000  # macro
regCP_EOP_DONE_ADDR_LO_BASE_IDX = 1  # macro
regCP_EOP_DONE_ADDR_HI = 0x2001  # macro
regCP_EOP_DONE_ADDR_HI_BASE_IDX = 1  # macro
regCP_EOP_DONE_DATA_LO = 0x2002  # macro
regCP_EOP_DONE_DATA_LO_BASE_IDX = 1  # macro
regCP_EOP_DONE_DATA_HI = 0x2003  # macro
regCP_EOP_DONE_DATA_HI_BASE_IDX = 1  # macro
regCP_EOP_LAST_FENCE_LO = 0x2004  # macro
regCP_EOP_LAST_FENCE_LO_BASE_IDX = 1  # macro
regCP_EOP_LAST_FENCE_HI = 0x2005  # macro
regCP_EOP_LAST_FENCE_HI_BASE_IDX = 1  # macro
regCP_PIPE_STATS_ADDR_LO = 0x2018  # macro
regCP_PIPE_STATS_ADDR_LO_BASE_IDX = 1  # macro
regCP_PIPE_STATS_ADDR_HI = 0x2019  # macro
regCP_PIPE_STATS_ADDR_HI_BASE_IDX = 1  # macro
regCP_VGT_IAVERT_COUNT_LO = 0x201A  # macro
regCP_VGT_IAVERT_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_IAVERT_COUNT_HI = 0x201B  # macro
regCP_VGT_IAVERT_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_IAPRIM_COUNT_LO = 0x201C  # macro
regCP_VGT_IAPRIM_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_IAPRIM_COUNT_HI = 0x201D  # macro
regCP_VGT_IAPRIM_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_GSPRIM_COUNT_LO = 0x201E  # macro
regCP_VGT_GSPRIM_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_GSPRIM_COUNT_HI = 0x201F  # macro
regCP_VGT_GSPRIM_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_VSINVOC_COUNT_LO = 0x2020  # macro
regCP_VGT_VSINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_VSINVOC_COUNT_HI = 0x2021  # macro
regCP_VGT_VSINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_GSINVOC_COUNT_LO = 0x2022  # macro
regCP_VGT_GSINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_GSINVOC_COUNT_HI = 0x2023  # macro
regCP_VGT_GSINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_HSINVOC_COUNT_LO = 0x2024  # macro
regCP_VGT_HSINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_HSINVOC_COUNT_HI = 0x2025  # macro
regCP_VGT_HSINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_DSINVOC_COUNT_LO = 0x2026  # macro
regCP_VGT_DSINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_DSINVOC_COUNT_HI = 0x2027  # macro
regCP_VGT_DSINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_PA_CINVOC_COUNT_LO = 0x2028  # macro
regCP_PA_CINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_PA_CINVOC_COUNT_HI = 0x2029  # macro
regCP_PA_CINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_PA_CPRIM_COUNT_LO = 0x202A  # macro
regCP_PA_CPRIM_COUNT_LO_BASE_IDX = 1  # macro
regCP_PA_CPRIM_COUNT_HI = 0x202B  # macro
regCP_PA_CPRIM_COUNT_HI_BASE_IDX = 1  # macro
regCP_SC_PSINVOC_COUNT0_LO = 0x202C  # macro
regCP_SC_PSINVOC_COUNT0_LO_BASE_IDX = 1  # macro
regCP_SC_PSINVOC_COUNT0_HI = 0x202D  # macro
regCP_SC_PSINVOC_COUNT0_HI_BASE_IDX = 1  # macro
regCP_SC_PSINVOC_COUNT1_LO = 0x202E  # macro
regCP_SC_PSINVOC_COUNT1_LO_BASE_IDX = 1  # macro
regCP_SC_PSINVOC_COUNT1_HI = 0x202F  # macro
regCP_SC_PSINVOC_COUNT1_HI_BASE_IDX = 1  # macro
regCP_VGT_CSINVOC_COUNT_LO = 0x2030  # macro
regCP_VGT_CSINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_CSINVOC_COUNT_HI = 0x2031  # macro
regCP_VGT_CSINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_VGT_ASINVOC_COUNT_LO = 0x2032  # macro
regCP_VGT_ASINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_VGT_ASINVOC_COUNT_HI = 0x2033  # macro
regCP_VGT_ASINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_PIPE_STATS_CONTROL = 0x203D  # macro
regCP_PIPE_STATS_CONTROL_BASE_IDX = 1  # macro
regSCRATCH_REG0 = 0x2040  # macro
regSCRATCH_REG0_BASE_IDX = 1  # macro
regSCRATCH_REG1 = 0x2041  # macro
regSCRATCH_REG1_BASE_IDX = 1  # macro
regSCRATCH_REG2 = 0x2042  # macro
regSCRATCH_REG2_BASE_IDX = 1  # macro
regSCRATCH_REG3 = 0x2043  # macro
regSCRATCH_REG3_BASE_IDX = 1  # macro
regSCRATCH_REG4 = 0x2044  # macro
regSCRATCH_REG4_BASE_IDX = 1  # macro
regSCRATCH_REG5 = 0x2045  # macro
regSCRATCH_REG5_BASE_IDX = 1  # macro
regSCRATCH_REG6 = 0x2046  # macro
regSCRATCH_REG6_BASE_IDX = 1  # macro
regSCRATCH_REG7 = 0x2047  # macro
regSCRATCH_REG7_BASE_IDX = 1  # macro
regSCRATCH_REG_ATOMIC = 0x2048  # macro
regSCRATCH_REG_ATOMIC_BASE_IDX = 1  # macro
regSCRATCH_REG_CMPSWAP_ATOMIC = 0x2048  # macro
regSCRATCH_REG_CMPSWAP_ATOMIC_BASE_IDX = 1  # macro
regCP_APPEND_DDID_CNT = 0x204B  # macro
regCP_APPEND_DDID_CNT_BASE_IDX = 1  # macro
regCP_APPEND_DATA_HI = 0x204C  # macro
regCP_APPEND_DATA_HI_BASE_IDX = 1  # macro
regCP_APPEND_LAST_CS_FENCE_HI = 0x204D  # macro
regCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX = 1  # macro
regCP_APPEND_LAST_PS_FENCE_HI = 0x204E  # macro
regCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX = 1  # macro
regCP_PFP_ATOMIC_PREOP_LO = 0x2052  # macro
regCP_PFP_ATOMIC_PREOP_LO_BASE_IDX = 1  # macro
regCP_PFP_ATOMIC_PREOP_HI = 0x2053  # macro
regCP_PFP_ATOMIC_PREOP_HI_BASE_IDX = 1  # macro
regCP_PFP_GDS_ATOMIC0_PREOP_LO = 0x2054  # macro
regCP_PFP_GDS_ATOMIC0_PREOP_LO_BASE_IDX = 1  # macro
regCP_PFP_GDS_ATOMIC0_PREOP_HI = 0x2055  # macro
regCP_PFP_GDS_ATOMIC0_PREOP_HI_BASE_IDX = 1  # macro
regCP_PFP_GDS_ATOMIC1_PREOP_LO = 0x2056  # macro
regCP_PFP_GDS_ATOMIC1_PREOP_LO_BASE_IDX = 1  # macro
regCP_PFP_GDS_ATOMIC1_PREOP_HI = 0x2057  # macro
regCP_PFP_GDS_ATOMIC1_PREOP_HI_BASE_IDX = 1  # macro
regCP_APPEND_ADDR_LO = 0x2058  # macro
regCP_APPEND_ADDR_LO_BASE_IDX = 1  # macro
regCP_APPEND_ADDR_HI = 0x2059  # macro
regCP_APPEND_ADDR_HI_BASE_IDX = 1  # macro
regCP_APPEND_DATA = 0x205A  # macro
regCP_APPEND_DATA_BASE_IDX = 1  # macro
regCP_APPEND_DATA_LO = 0x205A  # macro
regCP_APPEND_DATA_LO_BASE_IDX = 1  # macro
regCP_APPEND_LAST_CS_FENCE = 0x205B  # macro
regCP_APPEND_LAST_CS_FENCE_BASE_IDX = 1  # macro
regCP_APPEND_LAST_CS_FENCE_LO = 0x205B  # macro
regCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX = 1  # macro
regCP_APPEND_LAST_PS_FENCE = 0x205C  # macro
regCP_APPEND_LAST_PS_FENCE_BASE_IDX = 1  # macro
regCP_APPEND_LAST_PS_FENCE_LO = 0x205C  # macro
regCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX = 1  # macro
regCP_ATOMIC_PREOP_LO = 0x205D  # macro
regCP_ATOMIC_PREOP_LO_BASE_IDX = 1  # macro
regCP_ME_ATOMIC_PREOP_LO = 0x205D  # macro
regCP_ME_ATOMIC_PREOP_LO_BASE_IDX = 1  # macro
regCP_ATOMIC_PREOP_HI = 0x205E  # macro
regCP_ATOMIC_PREOP_HI_BASE_IDX = 1  # macro
regCP_ME_ATOMIC_PREOP_HI = 0x205E  # macro
regCP_ME_ATOMIC_PREOP_HI_BASE_IDX = 1  # macro
regCP_GDS_ATOMIC0_PREOP_LO = 0x205F  # macro
regCP_GDS_ATOMIC0_PREOP_LO_BASE_IDX = 1  # macro
regCP_ME_GDS_ATOMIC0_PREOP_LO = 0x205F  # macro
regCP_ME_GDS_ATOMIC0_PREOP_LO_BASE_IDX = 1  # macro
regCP_GDS_ATOMIC0_PREOP_HI = 0x2060  # macro
regCP_GDS_ATOMIC0_PREOP_HI_BASE_IDX = 1  # macro
regCP_ME_GDS_ATOMIC0_PREOP_HI = 0x2060  # macro
regCP_ME_GDS_ATOMIC0_PREOP_HI_BASE_IDX = 1  # macro
regCP_GDS_ATOMIC1_PREOP_LO = 0x2061  # macro
regCP_GDS_ATOMIC1_PREOP_LO_BASE_IDX = 1  # macro
regCP_ME_GDS_ATOMIC1_PREOP_LO = 0x2061  # macro
regCP_ME_GDS_ATOMIC1_PREOP_LO_BASE_IDX = 1  # macro
regCP_GDS_ATOMIC1_PREOP_HI = 0x2062  # macro
regCP_GDS_ATOMIC1_PREOP_HI_BASE_IDX = 1  # macro
regCP_ME_GDS_ATOMIC1_PREOP_HI = 0x2062  # macro
regCP_ME_GDS_ATOMIC1_PREOP_HI_BASE_IDX = 1  # macro
regCP_ME_MC_WADDR_LO = 0x2069  # macro
regCP_ME_MC_WADDR_LO_BASE_IDX = 1  # macro
regCP_ME_MC_WADDR_HI = 0x206A  # macro
regCP_ME_MC_WADDR_HI_BASE_IDX = 1  # macro
regCP_ME_MC_WDATA_LO = 0x206B  # macro
regCP_ME_MC_WDATA_LO_BASE_IDX = 1  # macro
regCP_ME_MC_WDATA_HI = 0x206C  # macro
regCP_ME_MC_WDATA_HI_BASE_IDX = 1  # macro
regCP_ME_MC_RADDR_LO = 0x206D  # macro
regCP_ME_MC_RADDR_LO_BASE_IDX = 1  # macro
regCP_ME_MC_RADDR_HI = 0x206E  # macro
regCP_ME_MC_RADDR_HI_BASE_IDX = 1  # macro
regCP_SEM_WAIT_TIMER = 0x206F  # macro
regCP_SEM_WAIT_TIMER_BASE_IDX = 1  # macro
regCP_SIG_SEM_ADDR_LO = 0x2070  # macro
regCP_SIG_SEM_ADDR_LO_BASE_IDX = 1  # macro
regCP_SIG_SEM_ADDR_HI = 0x2071  # macro
regCP_SIG_SEM_ADDR_HI_BASE_IDX = 1  # macro
regCP_WAIT_REG_MEM_TIMEOUT = 0x2074  # macro
regCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX = 1  # macro
regCP_WAIT_SEM_ADDR_LO = 0x2075  # macro
regCP_WAIT_SEM_ADDR_LO_BASE_IDX = 1  # macro
regCP_WAIT_SEM_ADDR_HI = 0x2076  # macro
regCP_WAIT_SEM_ADDR_HI_BASE_IDX = 1  # macro
regCP_DMA_PFP_CONTROL = 0x2077  # macro
regCP_DMA_PFP_CONTROL_BASE_IDX = 1  # macro
regCP_DMA_ME_CONTROL = 0x2078  # macro
regCP_DMA_ME_CONTROL_BASE_IDX = 1  # macro
regCP_DMA_ME_SRC_ADDR = 0x2080  # macro
regCP_DMA_ME_SRC_ADDR_BASE_IDX = 1  # macro
regCP_DMA_ME_SRC_ADDR_HI = 0x2081  # macro
regCP_DMA_ME_SRC_ADDR_HI_BASE_IDX = 1  # macro
regCP_DMA_ME_DST_ADDR = 0x2082  # macro
regCP_DMA_ME_DST_ADDR_BASE_IDX = 1  # macro
regCP_DMA_ME_DST_ADDR_HI = 0x2083  # macro
regCP_DMA_ME_DST_ADDR_HI_BASE_IDX = 1  # macro
regCP_DMA_ME_COMMAND = 0x2084  # macro
regCP_DMA_ME_COMMAND_BASE_IDX = 1  # macro
regCP_DMA_PFP_SRC_ADDR = 0x2085  # macro
regCP_DMA_PFP_SRC_ADDR_BASE_IDX = 1  # macro
regCP_DMA_PFP_SRC_ADDR_HI = 0x2086  # macro
regCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX = 1  # macro
regCP_DMA_PFP_DST_ADDR = 0x2087  # macro
regCP_DMA_PFP_DST_ADDR_BASE_IDX = 1  # macro
regCP_DMA_PFP_DST_ADDR_HI = 0x2088  # macro
regCP_DMA_PFP_DST_ADDR_HI_BASE_IDX = 1  # macro
regCP_DMA_PFP_COMMAND = 0x2089  # macro
regCP_DMA_PFP_COMMAND_BASE_IDX = 1  # macro
regCP_DMA_CNTL = 0x208A  # macro
regCP_DMA_CNTL_BASE_IDX = 1  # macro
regCP_DMA_READ_TAGS = 0x208B  # macro
regCP_DMA_READ_TAGS_BASE_IDX = 1  # macro
regCP_PFP_IB_CONTROL = 0x208D  # macro
regCP_PFP_IB_CONTROL_BASE_IDX = 1  # macro
regCP_PFP_LOAD_CONTROL = 0x208E  # macro
regCP_PFP_LOAD_CONTROL_BASE_IDX = 1  # macro
regCP_SCRATCH_INDEX = 0x208F  # macro
regCP_SCRATCH_INDEX_BASE_IDX = 1  # macro
regCP_SCRATCH_DATA = 0x2090  # macro
regCP_SCRATCH_DATA_BASE_IDX = 1  # macro
regCP_RB_OFFSET = 0x2091  # macro
regCP_RB_OFFSET_BASE_IDX = 1  # macro
regCP_IB2_OFFSET = 0x2093  # macro
regCP_IB2_OFFSET_BASE_IDX = 1  # macro
regCP_IB2_PREAMBLE_BEGIN = 0x2096  # macro
regCP_IB2_PREAMBLE_BEGIN_BASE_IDX = 1  # macro
regCP_IB2_PREAMBLE_END = 0x2097  # macro
regCP_IB2_PREAMBLE_END_BASE_IDX = 1  # macro
regCP_DMA_ME_CMD_ADDR_LO = 0x209C  # macro
regCP_DMA_ME_CMD_ADDR_LO_BASE_IDX = 1  # macro
regCP_DMA_ME_CMD_ADDR_HI = 0x209D  # macro
regCP_DMA_ME_CMD_ADDR_HI_BASE_IDX = 1  # macro
regCP_DMA_PFP_CMD_ADDR_LO = 0x209E  # macro
regCP_DMA_PFP_CMD_ADDR_LO_BASE_IDX = 1  # macro
regCP_DMA_PFP_CMD_ADDR_HI = 0x209F  # macro
regCP_DMA_PFP_CMD_ADDR_HI_BASE_IDX = 1  # macro
regCP_APPEND_CMD_ADDR_LO = 0x20A0  # macro
regCP_APPEND_CMD_ADDR_LO_BASE_IDX = 1  # macro
regCP_APPEND_CMD_ADDR_HI = 0x20A1  # macro
regCP_APPEND_CMD_ADDR_HI_BASE_IDX = 1  # macro
regUCONFIG_RESERVED_REG0 = 0x20A2  # macro
regUCONFIG_RESERVED_REG0_BASE_IDX = 1  # macro
regUCONFIG_RESERVED_REG1 = 0x20A3  # macro
regUCONFIG_RESERVED_REG1_BASE_IDX = 1  # macro
regCP_PA_MSPRIM_COUNT_LO = 0x20A4  # macro
regCP_PA_MSPRIM_COUNT_LO_BASE_IDX = 1  # macro
regCP_PA_MSPRIM_COUNT_HI = 0x20A5  # macro
regCP_PA_MSPRIM_COUNT_HI_BASE_IDX = 1  # macro
regCP_GE_MSINVOC_COUNT_LO = 0x20A6  # macro
regCP_GE_MSINVOC_COUNT_LO_BASE_IDX = 1  # macro
regCP_GE_MSINVOC_COUNT_HI = 0x20A7  # macro
regCP_GE_MSINVOC_COUNT_HI_BASE_IDX = 1  # macro
regCP_IB1_CMD_BUFSZ = 0x20C0  # macro
regCP_IB1_CMD_BUFSZ_BASE_IDX = 1  # macro
regCP_IB2_CMD_BUFSZ = 0x20C1  # macro
regCP_IB2_CMD_BUFSZ_BASE_IDX = 1  # macro
regCP_ST_CMD_BUFSZ = 0x20C2  # macro
regCP_ST_CMD_BUFSZ_BASE_IDX = 1  # macro
regCP_IB1_BASE_LO = 0x20CC  # macro
regCP_IB1_BASE_LO_BASE_IDX = 1  # macro
regCP_IB1_BASE_HI = 0x20CD  # macro
regCP_IB1_BASE_HI_BASE_IDX = 1  # macro
regCP_IB1_BUFSZ = 0x20CE  # macro
regCP_IB1_BUFSZ_BASE_IDX = 1  # macro
regCP_IB2_BASE_LO = 0x20CF  # macro
regCP_IB2_BASE_LO_BASE_IDX = 1  # macro
regCP_IB2_BASE_HI = 0x20D0  # macro
regCP_IB2_BASE_HI_BASE_IDX = 1  # macro
regCP_IB2_BUFSZ = 0x20D1  # macro
regCP_IB2_BUFSZ_BASE_IDX = 1  # macro
regCP_ST_BASE_LO = 0x20D2  # macro
regCP_ST_BASE_LO_BASE_IDX = 1  # macro
regCP_ST_BASE_HI = 0x20D3  # macro
regCP_ST_BASE_HI_BASE_IDX = 1  # macro
regCP_ST_BUFSZ = 0x20D4  # macro
regCP_ST_BUFSZ_BASE_IDX = 1  # macro
regCP_EOP_DONE_EVENT_CNTL = 0x20D5  # macro
regCP_EOP_DONE_EVENT_CNTL_BASE_IDX = 1  # macro
regCP_EOP_DONE_DATA_CNTL = 0x20D6  # macro
regCP_EOP_DONE_DATA_CNTL_BASE_IDX = 1  # macro
regCP_EOP_DONE_CNTX_ID = 0x20D7  # macro
regCP_EOP_DONE_CNTX_ID_BASE_IDX = 1  # macro
regCP_DB_BASE_LO = 0x20D8  # macro
regCP_DB_BASE_LO_BASE_IDX = 1  # macro
regCP_DB_BASE_HI = 0x20D9  # macro
regCP_DB_BASE_HI_BASE_IDX = 1  # macro
regCP_DB_BUFSZ = 0x20DA  # macro
regCP_DB_BUFSZ_BASE_IDX = 1  # macro
regCP_DB_CMD_BUFSZ = 0x20DB  # macro
regCP_DB_CMD_BUFSZ_BASE_IDX = 1  # macro
regCP_PFP_COMPLETION_STATUS = 0x20EC  # macro
regCP_PFP_COMPLETION_STATUS_BASE_IDX = 1  # macro
regCP_PRED_NOT_VISIBLE = 0x20EE  # macro
regCP_PRED_NOT_VISIBLE_BASE_IDX = 1  # macro
regCP_PFP_METADATA_BASE_ADDR = 0x20F0  # macro
regCP_PFP_METADATA_BASE_ADDR_BASE_IDX = 1  # macro
regCP_PFP_METADATA_BASE_ADDR_HI = 0x20F1  # macro
regCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX = 1  # macro
regCP_DRAW_INDX_INDR_ADDR = 0x20F4  # macro
regCP_DRAW_INDX_INDR_ADDR_BASE_IDX = 1  # macro
regCP_DRAW_INDX_INDR_ADDR_HI = 0x20F5  # macro
regCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX = 1  # macro
regCP_DISPATCH_INDR_ADDR = 0x20F6  # macro
regCP_DISPATCH_INDR_ADDR_BASE_IDX = 1  # macro
regCP_DISPATCH_INDR_ADDR_HI = 0x20F7  # macro
regCP_DISPATCH_INDR_ADDR_HI_BASE_IDX = 1  # macro
regCP_INDEX_BASE_ADDR = 0x20F8  # macro
regCP_INDEX_BASE_ADDR_BASE_IDX = 1  # macro
regCP_INDEX_BASE_ADDR_HI = 0x20F9  # macro
regCP_INDEX_BASE_ADDR_HI_BASE_IDX = 1  # macro
regCP_INDEX_TYPE = 0x20FA  # macro
regCP_INDEX_TYPE_BASE_IDX = 1  # macro
regCP_GDS_BKUP_ADDR = 0x20FB  # macro
regCP_GDS_BKUP_ADDR_BASE_IDX = 1  # macro
regCP_GDS_BKUP_ADDR_HI = 0x20FC  # macro
regCP_GDS_BKUP_ADDR_HI_BASE_IDX = 1  # macro
regCP_SAMPLE_STATUS = 0x20FD  # macro
regCP_SAMPLE_STATUS_BASE_IDX = 1  # macro
regCP_ME_COHER_CNTL = 0x20FE  # macro
regCP_ME_COHER_CNTL_BASE_IDX = 1  # macro
regCP_ME_COHER_SIZE = 0x20FF  # macro
regCP_ME_COHER_SIZE_BASE_IDX = 1  # macro
regCP_ME_COHER_SIZE_HI = 0x2100  # macro
regCP_ME_COHER_SIZE_HI_BASE_IDX = 1  # macro
regCP_ME_COHER_BASE = 0x2101  # macro
regCP_ME_COHER_BASE_BASE_IDX = 1  # macro
regCP_ME_COHER_BASE_HI = 0x2102  # macro
regCP_ME_COHER_BASE_HI_BASE_IDX = 1  # macro
regCP_ME_COHER_STATUS = 0x2103  # macro
regCP_ME_COHER_STATUS_BASE_IDX = 1  # macro
regRLC_GPM_PERF_COUNT_0 = 0x2140  # macro
regRLC_GPM_PERF_COUNT_0_BASE_IDX = 1  # macro
regRLC_GPM_PERF_COUNT_1 = 0x2141  # macro
regRLC_GPM_PERF_COUNT_1_BASE_IDX = 1  # macro
regGRBM_GFX_INDEX = 0x2200  # macro
regGRBM_GFX_INDEX_BASE_IDX = 1  # macro
regVGT_PRIMITIVE_TYPE = 0x2242  # macro
regVGT_PRIMITIVE_TYPE_BASE_IDX = 1  # macro
regVGT_INDEX_TYPE = 0x2243  # macro
regVGT_INDEX_TYPE_BASE_IDX = 1  # macro
regGE_MIN_VTX_INDX = 0x2249  # macro
regGE_MIN_VTX_INDX_BASE_IDX = 1  # macro
regGE_INDX_OFFSET = 0x224A  # macro
regGE_INDX_OFFSET_BASE_IDX = 1  # macro
regGE_MULTI_PRIM_IB_RESET_EN = 0x224B  # macro
regGE_MULTI_PRIM_IB_RESET_EN_BASE_IDX = 1  # macro
regVGT_NUM_INDICES = 0x224C  # macro
regVGT_NUM_INDICES_BASE_IDX = 1  # macro
regVGT_NUM_INSTANCES = 0x224D  # macro
regVGT_NUM_INSTANCES_BASE_IDX = 1  # macro
regVGT_TF_RING_SIZE = 0x224E  # macro
regVGT_TF_RING_SIZE_BASE_IDX = 1  # macro
regVGT_HS_OFFCHIP_PARAM = 0x224F  # macro
regVGT_HS_OFFCHIP_PARAM_BASE_IDX = 1  # macro
regVGT_TF_MEMORY_BASE = 0x2250  # macro
regVGT_TF_MEMORY_BASE_BASE_IDX = 1  # macro
regGE_MAX_VTX_INDX = 0x2259  # macro
regGE_MAX_VTX_INDX_BASE_IDX = 1  # macro
regVGT_INSTANCE_BASE_ID = 0x225A  # macro
regVGT_INSTANCE_BASE_ID_BASE_IDX = 1  # macro
regGE_CNTL = 0x225B  # macro
regGE_CNTL_BASE_IDX = 1  # macro
regGE_USER_VGPR1 = 0x225C  # macro
regGE_USER_VGPR1_BASE_IDX = 1  # macro
regGE_USER_VGPR2 = 0x225D  # macro
regGE_USER_VGPR2_BASE_IDX = 1  # macro
regGE_USER_VGPR3 = 0x225E  # macro
regGE_USER_VGPR3_BASE_IDX = 1  # macro
regGE_STEREO_CNTL = 0x225F  # macro
regGE_STEREO_CNTL_BASE_IDX = 1  # macro
regGE_PC_ALLOC = 0x2260  # macro
regGE_PC_ALLOC_BASE_IDX = 1  # macro
regVGT_TF_MEMORY_BASE_HI = 0x2261  # macro
regVGT_TF_MEMORY_BASE_HI_BASE_IDX = 1  # macro
regGE_USER_VGPR_EN = 0x2262  # macro
regGE_USER_VGPR_EN_BASE_IDX = 1  # macro
regGE_GS_FAST_LAUNCH_WG_DIM = 0x2264  # macro
regGE_GS_FAST_LAUNCH_WG_DIM_BASE_IDX = 1  # macro
regGE_GS_FAST_LAUNCH_WG_DIM_1 = 0x2265  # macro
regGE_GS_FAST_LAUNCH_WG_DIM_1_BASE_IDX = 1  # macro
regVGT_GS_OUT_PRIM_TYPE = 0x2266  # macro
regVGT_GS_OUT_PRIM_TYPE_BASE_IDX = 1  # macro
regPA_SU_LINE_STIPPLE_VALUE = 0x2280  # macro
regPA_SU_LINE_STIPPLE_VALUE_BASE_IDX = 1  # macro
regPA_SC_LINE_STIPPLE_STATE = 0x2281  # macro
regPA_SC_LINE_STIPPLE_STATE_BASE_IDX = 1  # macro
regPA_SC_SCREEN_EXTENT_MIN_0 = 0x2284  # macro
regPA_SC_SCREEN_EXTENT_MIN_0_BASE_IDX = 1  # macro
regPA_SC_SCREEN_EXTENT_MAX_0 = 0x2285  # macro
regPA_SC_SCREEN_EXTENT_MAX_0_BASE_IDX = 1  # macro
regPA_SC_SCREEN_EXTENT_MIN_1 = 0x2286  # macro
regPA_SC_SCREEN_EXTENT_MIN_1_BASE_IDX = 1  # macro
regPA_SC_SCREEN_EXTENT_MAX_1 = 0x228B  # macro
regPA_SC_SCREEN_EXTENT_MAX_1_BASE_IDX = 1  # macro
regPA_SC_P3D_TRAP_SCREEN_HV_EN = 0x22A0  # macro
regPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX = 1  # macro
regPA_SC_P3D_TRAP_SCREEN_H = 0x22A1  # macro
regPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX = 1  # macro
regPA_SC_P3D_TRAP_SCREEN_V = 0x22A2  # macro
regPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX = 1  # macro
regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE = 0x22A3  # macro
regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX = 1  # macro
regPA_SC_P3D_TRAP_SCREEN_COUNT = 0x22A4  # macro
regPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX = 1  # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_EN = 0x22A8  # macro
regPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX = 1  # macro
regPA_SC_HP3D_TRAP_SCREEN_H = 0x22A9  # macro
regPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX = 1  # macro
regPA_SC_HP3D_TRAP_SCREEN_V = 0x22AA  # macro
regPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX = 1  # macro
regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE = 0x22AB  # macro
regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX = 1  # macro
regPA_SC_HP3D_TRAP_SCREEN_COUNT = 0x22AC  # macro
regPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX = 1  # macro
regPA_SC_TRAP_SCREEN_HV_EN = 0x22B0  # macro
regPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX = 1  # macro
regPA_SC_TRAP_SCREEN_H = 0x22B1  # macro
regPA_SC_TRAP_SCREEN_H_BASE_IDX = 1  # macro
regPA_SC_TRAP_SCREEN_V = 0x22B2  # macro
regPA_SC_TRAP_SCREEN_V_BASE_IDX = 1  # macro
regPA_SC_TRAP_SCREEN_OCCURRENCE = 0x22B3  # macro
regPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX = 1  # macro
regPA_SC_TRAP_SCREEN_COUNT = 0x22B4  # macro
regPA_SC_TRAP_SCREEN_COUNT_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_0 = 0x2340  # macro
regSQ_THREAD_TRACE_USERDATA_0_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_1 = 0x2341  # macro
regSQ_THREAD_TRACE_USERDATA_1_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_2 = 0x2342  # macro
regSQ_THREAD_TRACE_USERDATA_2_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_3 = 0x2343  # macro
regSQ_THREAD_TRACE_USERDATA_3_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_4 = 0x2344  # macro
regSQ_THREAD_TRACE_USERDATA_4_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_5 = 0x2345  # macro
regSQ_THREAD_TRACE_USERDATA_5_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_6 = 0x2346  # macro
regSQ_THREAD_TRACE_USERDATA_6_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_USERDATA_7 = 0x2347  # macro
regSQ_THREAD_TRACE_USERDATA_7_BASE_IDX = 1  # macro
regSQC_CACHES = 0x2348  # macro
regSQC_CACHES_BASE_IDX = 1  # macro
regTA_CS_BC_BASE_ADDR = 0x2380  # macro
regTA_CS_BC_BASE_ADDR_BASE_IDX = 1  # macro
regTA_CS_BC_BASE_ADDR_HI = 0x2381  # macro
regTA_CS_BC_BASE_ADDR_HI_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT0_LOW = 0x23C0  # macro
regDB_OCCLUSION_COUNT0_LOW_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT0_HI = 0x23C1  # macro
regDB_OCCLUSION_COUNT0_HI_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT1_LOW = 0x23C2  # macro
regDB_OCCLUSION_COUNT1_LOW_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT1_HI = 0x23C3  # macro
regDB_OCCLUSION_COUNT1_HI_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT2_LOW = 0x23C4  # macro
regDB_OCCLUSION_COUNT2_LOW_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT2_HI = 0x23C5  # macro
regDB_OCCLUSION_COUNT2_HI_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT3_LOW = 0x23C6  # macro
regDB_OCCLUSION_COUNT3_LOW_BASE_IDX = 1  # macro
regDB_OCCLUSION_COUNT3_HI = 0x23C7  # macro
regDB_OCCLUSION_COUNT3_HI_BASE_IDX = 1  # macro
regGDS_RD_ADDR = 0x2400  # macro
regGDS_RD_ADDR_BASE_IDX = 1  # macro
regGDS_RD_DATA = 0x2401  # macro
regGDS_RD_DATA_BASE_IDX = 1  # macro
regGDS_RD_BURST_ADDR = 0x2402  # macro
regGDS_RD_BURST_ADDR_BASE_IDX = 1  # macro
regGDS_RD_BURST_COUNT = 0x2403  # macro
regGDS_RD_BURST_COUNT_BASE_IDX = 1  # macro
regGDS_RD_BURST_DATA = 0x2404  # macro
regGDS_RD_BURST_DATA_BASE_IDX = 1  # macro
regGDS_WR_ADDR = 0x2405  # macro
regGDS_WR_ADDR_BASE_IDX = 1  # macro
regGDS_WR_DATA = 0x2406  # macro
regGDS_WR_DATA_BASE_IDX = 1  # macro
regGDS_WR_BURST_ADDR = 0x2407  # macro
regGDS_WR_BURST_ADDR_BASE_IDX = 1  # macro
regGDS_WR_BURST_DATA = 0x2408  # macro
regGDS_WR_BURST_DATA_BASE_IDX = 1  # macro
regGDS_WRITE_COMPLETE = 0x2409  # macro
regGDS_WRITE_COMPLETE_BASE_IDX = 1  # macro
regGDS_ATOM_CNTL = 0x240A  # macro
regGDS_ATOM_CNTL_BASE_IDX = 1  # macro
regGDS_ATOM_COMPLETE = 0x240B  # macro
regGDS_ATOM_COMPLETE_BASE_IDX = 1  # macro
regGDS_ATOM_BASE = 0x240C  # macro
regGDS_ATOM_BASE_BASE_IDX = 1  # macro
regGDS_ATOM_SIZE = 0x240D  # macro
regGDS_ATOM_SIZE_BASE_IDX = 1  # macro
regGDS_ATOM_OFFSET0 = 0x240E  # macro
regGDS_ATOM_OFFSET0_BASE_IDX = 1  # macro
regGDS_ATOM_OFFSET1 = 0x240F  # macro
regGDS_ATOM_OFFSET1_BASE_IDX = 1  # macro
regGDS_ATOM_DST = 0x2410  # macro
regGDS_ATOM_DST_BASE_IDX = 1  # macro
regGDS_ATOM_OP = 0x2411  # macro
regGDS_ATOM_OP_BASE_IDX = 1  # macro
regGDS_ATOM_SRC0 = 0x2412  # macro
regGDS_ATOM_SRC0_BASE_IDX = 1  # macro
regGDS_ATOM_SRC0_U = 0x2413  # macro
regGDS_ATOM_SRC0_U_BASE_IDX = 1  # macro
regGDS_ATOM_SRC1 = 0x2414  # macro
regGDS_ATOM_SRC1_BASE_IDX = 1  # macro
regGDS_ATOM_SRC1_U = 0x2415  # macro
regGDS_ATOM_SRC1_U_BASE_IDX = 1  # macro
regGDS_ATOM_READ0 = 0x2416  # macro
regGDS_ATOM_READ0_BASE_IDX = 1  # macro
regGDS_ATOM_READ0_U = 0x2417  # macro
regGDS_ATOM_READ0_U_BASE_IDX = 1  # macro
regGDS_ATOM_READ1 = 0x2418  # macro
regGDS_ATOM_READ1_BASE_IDX = 1  # macro
regGDS_ATOM_READ1_U = 0x2419  # macro
regGDS_ATOM_READ1_U_BASE_IDX = 1  # macro
regGDS_GWS_RESOURCE_CNTL = 0x241A  # macro
regGDS_GWS_RESOURCE_CNTL_BASE_IDX = 1  # macro
regGDS_GWS_RESOURCE = 0x241B  # macro
regGDS_GWS_RESOURCE_BASE_IDX = 1  # macro
regGDS_GWS_RESOURCE_CNT = 0x241C  # macro
regGDS_GWS_RESOURCE_CNT_BASE_IDX = 1  # macro
regGDS_OA_CNTL = 0x241D  # macro
regGDS_OA_CNTL_BASE_IDX = 1  # macro
regGDS_OA_COUNTER = 0x241E  # macro
regGDS_OA_COUNTER_BASE_IDX = 1  # macro
regGDS_OA_ADDRESS = 0x241F  # macro
regGDS_OA_ADDRESS_BASE_IDX = 1  # macro
regGDS_OA_INCDEC = 0x2420  # macro
regGDS_OA_INCDEC_BASE_IDX = 1  # macro
regGDS_OA_RING_SIZE = 0x2421  # macro
regGDS_OA_RING_SIZE_BASE_IDX = 1  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_0 = 0x2422  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_0_BASE_IDX = 1  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_1 = 0x2423  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_1_BASE_IDX = 1  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_2 = 0x2424  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_2_BASE_IDX = 1  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_3 = 0x2425  # macro
regGDS_STRMOUT_DWORDS_WRITTEN_3_BASE_IDX = 1  # macro
regGDS_GS_0 = 0x2426  # macro
regGDS_GS_0_BASE_IDX = 1  # macro
regGDS_GS_1 = 0x2427  # macro
regGDS_GS_1_BASE_IDX = 1  # macro
regGDS_GS_2 = 0x2428  # macro
regGDS_GS_2_BASE_IDX = 1  # macro
regGDS_GS_3 = 0x2429  # macro
regGDS_GS_3_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_0_LO = 0x242A  # macro
regGDS_STRMOUT_PRIMS_NEEDED_0_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_0_HI = 0x242B  # macro
regGDS_STRMOUT_PRIMS_NEEDED_0_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_0_LO = 0x242C  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_0_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_0_HI = 0x242D  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_0_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_1_LO = 0x242E  # macro
regGDS_STRMOUT_PRIMS_NEEDED_1_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_1_HI = 0x242F  # macro
regGDS_STRMOUT_PRIMS_NEEDED_1_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_1_LO = 0x2430  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_1_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_1_HI = 0x2431  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_1_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_2_LO = 0x2432  # macro
regGDS_STRMOUT_PRIMS_NEEDED_2_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_2_HI = 0x2433  # macro
regGDS_STRMOUT_PRIMS_NEEDED_2_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_2_LO = 0x2434  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_2_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_2_HI = 0x2435  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_2_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_3_LO = 0x2436  # macro
regGDS_STRMOUT_PRIMS_NEEDED_3_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_NEEDED_3_HI = 0x2437  # macro
regGDS_STRMOUT_PRIMS_NEEDED_3_HI_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_3_LO = 0x2438  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_3_LO_BASE_IDX = 1  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_3_HI = 0x2439  # macro
regGDS_STRMOUT_PRIMS_WRITTEN_3_HI_BASE_IDX = 1  # macro
regSPI_CONFIG_CNTL = 0x2440  # macro
regSPI_CONFIG_CNTL_BASE_IDX = 1  # macro
regSPI_CONFIG_CNTL_1 = 0x2441  # macro
regSPI_CONFIG_CNTL_1_BASE_IDX = 1  # macro
regSPI_CONFIG_CNTL_2 = 0x2442  # macro
regSPI_CONFIG_CNTL_2_BASE_IDX = 1  # macro
regSPI_WAVE_LIMIT_CNTL = 0x2443  # macro
regSPI_WAVE_LIMIT_CNTL_BASE_IDX = 1  # macro
regSPI_GS_THROTTLE_CNTL1 = 0x2444  # macro
regSPI_GS_THROTTLE_CNTL1_BASE_IDX = 1  # macro
regSPI_GS_THROTTLE_CNTL2 = 0x2445  # macro
regSPI_GS_THROTTLE_CNTL2_BASE_IDX = 1  # macro
regSPI_ATTRIBUTE_RING_BASE = 0x2446  # macro
regSPI_ATTRIBUTE_RING_BASE_BASE_IDX = 1  # macro
regSPI_ATTRIBUTE_RING_SIZE = 0x2447  # macro
regSPI_ATTRIBUTE_RING_SIZE_BASE_IDX = 1  # macro
regCP_MES_PRGRM_CNTR_START = 0x2800  # macro
regCP_MES_PRGRM_CNTR_START_BASE_IDX = 1  # macro
regCP_MES_INTR_ROUTINE_START = 0x2801  # macro
regCP_MES_INTR_ROUTINE_START_BASE_IDX = 1  # macro
regCP_MES_MTVEC_LO = 0x2801  # macro
regCP_MES_MTVEC_LO_BASE_IDX = 1  # macro
regCP_MES_INTR_ROUTINE_START_HI = 0x2802  # macro
regCP_MES_INTR_ROUTINE_START_HI_BASE_IDX = 1  # macro
regCP_MES_MTVEC_HI = 0x2802  # macro
regCP_MES_MTVEC_HI_BASE_IDX = 1  # macro
regCP_MES_CNTL = 0x2807  # macro
regCP_MES_CNTL_BASE_IDX = 1  # macro
regCP_MES_PIPE_PRIORITY_CNTS = 0x2808  # macro
regCP_MES_PIPE_PRIORITY_CNTS_BASE_IDX = 1  # macro
regCP_MES_PIPE0_PRIORITY = 0x2809  # macro
regCP_MES_PIPE0_PRIORITY_BASE_IDX = 1  # macro
regCP_MES_PIPE1_PRIORITY = 0x280A  # macro
regCP_MES_PIPE1_PRIORITY_BASE_IDX = 1  # macro
regCP_MES_PIPE2_PRIORITY = 0x280B  # macro
regCP_MES_PIPE2_PRIORITY_BASE_IDX = 1  # macro
regCP_MES_PIPE3_PRIORITY = 0x280C  # macro
regCP_MES_PIPE3_PRIORITY_BASE_IDX = 1  # macro
regCP_MES_HEADER_DUMP = 0x280D  # macro
regCP_MES_HEADER_DUMP_BASE_IDX = 1  # macro
regCP_MES_MIE_LO = 0x280E  # macro
regCP_MES_MIE_LO_BASE_IDX = 1  # macro
regCP_MES_MIE_HI = 0x280F  # macro
regCP_MES_MIE_HI_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT = 0x2810  # macro
regCP_MES_INTERRUPT_BASE_IDX = 1  # macro
regCP_MES_SCRATCH_INDEX = 0x2811  # macro
regCP_MES_SCRATCH_INDEX_BASE_IDX = 1  # macro
regCP_MES_SCRATCH_DATA = 0x2812  # macro
regCP_MES_SCRATCH_DATA_BASE_IDX = 1  # macro
regCP_MES_INSTR_PNTR = 0x2813  # macro
regCP_MES_INSTR_PNTR_BASE_IDX = 1  # macro
regCP_MES_MSCRATCH_HI = 0x2814  # macro
regCP_MES_MSCRATCH_HI_BASE_IDX = 1  # macro
regCP_MES_MSCRATCH_LO = 0x2815  # macro
regCP_MES_MSCRATCH_LO_BASE_IDX = 1  # macro
regCP_MES_MSTATUS_LO = 0x2816  # macro
regCP_MES_MSTATUS_LO_BASE_IDX = 1  # macro
regCP_MES_MSTATUS_HI = 0x2817  # macro
regCP_MES_MSTATUS_HI_BASE_IDX = 1  # macro
regCP_MES_MEPC_LO = 0x2818  # macro
regCP_MES_MEPC_LO_BASE_IDX = 1  # macro
regCP_MES_MEPC_HI = 0x2819  # macro
regCP_MES_MEPC_HI_BASE_IDX = 1  # macro
regCP_MES_MCAUSE_LO = 0x281A  # macro
regCP_MES_MCAUSE_LO_BASE_IDX = 1  # macro
regCP_MES_MCAUSE_HI = 0x281B  # macro
regCP_MES_MCAUSE_HI_BASE_IDX = 1  # macro
regCP_MES_MBADADDR_LO = 0x281C  # macro
regCP_MES_MBADADDR_LO_BASE_IDX = 1  # macro
regCP_MES_MBADADDR_HI = 0x281D  # macro
regCP_MES_MBADADDR_HI_BASE_IDX = 1  # macro
regCP_MES_MIP_LO = 0x281E  # macro
regCP_MES_MIP_LO_BASE_IDX = 1  # macro
regCP_MES_MIP_HI = 0x281F  # macro
regCP_MES_MIP_HI_BASE_IDX = 1  # macro
regCP_MES_IC_OP_CNTL = 0x2820  # macro
regCP_MES_IC_OP_CNTL_BASE_IDX = 1  # macro
regCP_MES_MCYCLE_LO = 0x2826  # macro
regCP_MES_MCYCLE_LO_BASE_IDX = 1  # macro
regCP_MES_MCYCLE_HI = 0x2827  # macro
regCP_MES_MCYCLE_HI_BASE_IDX = 1  # macro
regCP_MES_MTIME_LO = 0x2828  # macro
regCP_MES_MTIME_LO_BASE_IDX = 1  # macro
regCP_MES_MTIME_HI = 0x2829  # macro
regCP_MES_MTIME_HI_BASE_IDX = 1  # macro
regCP_MES_MINSTRET_LO = 0x282A  # macro
regCP_MES_MINSTRET_LO_BASE_IDX = 1  # macro
regCP_MES_MINSTRET_HI = 0x282B  # macro
regCP_MES_MINSTRET_HI_BASE_IDX = 1  # macro
regCP_MES_MISA_LO = 0x282C  # macro
regCP_MES_MISA_LO_BASE_IDX = 1  # macro
regCP_MES_MISA_HI = 0x282D  # macro
regCP_MES_MISA_HI_BASE_IDX = 1  # macro
regCP_MES_MVENDORID_LO = 0x282E  # macro
regCP_MES_MVENDORID_LO_BASE_IDX = 1  # macro
regCP_MES_MVENDORID_HI = 0x282F  # macro
regCP_MES_MVENDORID_HI_BASE_IDX = 1  # macro
regCP_MES_MARCHID_LO = 0x2830  # macro
regCP_MES_MARCHID_LO_BASE_IDX = 1  # macro
regCP_MES_MARCHID_HI = 0x2831  # macro
regCP_MES_MARCHID_HI_BASE_IDX = 1  # macro
regCP_MES_MIMPID_LO = 0x2832  # macro
regCP_MES_MIMPID_LO_BASE_IDX = 1  # macro
regCP_MES_MIMPID_HI = 0x2833  # macro
regCP_MES_MIMPID_HI_BASE_IDX = 1  # macro
regCP_MES_MHARTID_LO = 0x2834  # macro
regCP_MES_MHARTID_LO_BASE_IDX = 1  # macro
regCP_MES_MHARTID_HI = 0x2835  # macro
regCP_MES_MHARTID_HI_BASE_IDX = 1  # macro
regCP_MES_DC_BASE_CNTL = 0x2836  # macro
regCP_MES_DC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_OP_CNTL = 0x2837  # macro
regCP_MES_DC_OP_CNTL_BASE_IDX = 1  # macro
regCP_MES_MTIMECMP_LO = 0x2838  # macro
regCP_MES_MTIMECMP_LO_BASE_IDX = 1  # macro
regCP_MES_MTIMECMP_HI = 0x2839  # macro
regCP_MES_MTIMECMP_HI_BASE_IDX = 1  # macro
regCP_MES_PROCESS_QUANTUM_PIPE0 = 0x283A  # macro
regCP_MES_PROCESS_QUANTUM_PIPE0_BASE_IDX = 1  # macro
regCP_MES_PROCESS_QUANTUM_PIPE1 = 0x283B  # macro
regCP_MES_PROCESS_QUANTUM_PIPE1_BASE_IDX = 1  # macro
regCP_MES_DOORBELL_CONTROL1 = 0x283C  # macro
regCP_MES_DOORBELL_CONTROL1_BASE_IDX = 1  # macro
regCP_MES_DOORBELL_CONTROL2 = 0x283D  # macro
regCP_MES_DOORBELL_CONTROL2_BASE_IDX = 1  # macro
regCP_MES_DOORBELL_CONTROL3 = 0x283E  # macro
regCP_MES_DOORBELL_CONTROL3_BASE_IDX = 1  # macro
regCP_MES_DOORBELL_CONTROL4 = 0x283F  # macro
regCP_MES_DOORBELL_CONTROL4_BASE_IDX = 1  # macro
regCP_MES_DOORBELL_CONTROL5 = 0x2840  # macro
regCP_MES_DOORBELL_CONTROL5_BASE_IDX = 1  # macro
regCP_MES_DOORBELL_CONTROL6 = 0x2841  # macro
regCP_MES_DOORBELL_CONTROL6_BASE_IDX = 1  # macro
regCP_MES_DEBUG_INTERRUPT_INSTR_PNTR = 0x2842  # macro
regCP_MES_DEBUG_INTERRUPT_INSTR_PNTR_BASE_IDX = 1  # macro
regCP_MES_GP0_LO = 0x2843  # macro
regCP_MES_GP0_LO_BASE_IDX = 1  # macro
regCP_MES_GP0_HI = 0x2844  # macro
regCP_MES_GP0_HI_BASE_IDX = 1  # macro
regCP_MES_GP1_LO = 0x2845  # macro
regCP_MES_GP1_LO_BASE_IDX = 1  # macro
regCP_MES_GP1_HI = 0x2846  # macro
regCP_MES_GP1_HI_BASE_IDX = 1  # macro
regCP_MES_GP2_LO = 0x2847  # macro
regCP_MES_GP2_LO_BASE_IDX = 1  # macro
regCP_MES_GP2_HI = 0x2848  # macro
regCP_MES_GP2_HI_BASE_IDX = 1  # macro
regCP_MES_GP3_LO = 0x2849  # macro
regCP_MES_GP3_LO_BASE_IDX = 1  # macro
regCP_MES_GP3_HI = 0x284A  # macro
regCP_MES_GP3_HI_BASE_IDX = 1  # macro
regCP_MES_GP4_LO = 0x284B  # macro
regCP_MES_GP4_LO_BASE_IDX = 1  # macro
regCP_MES_GP4_HI = 0x284C  # macro
regCP_MES_GP4_HI_BASE_IDX = 1  # macro
regCP_MES_GP5_LO = 0x284D  # macro
regCP_MES_GP5_LO_BASE_IDX = 1  # macro
regCP_MES_GP5_HI = 0x284E  # macro
regCP_MES_GP5_HI_BASE_IDX = 1  # macro
regCP_MES_GP6_LO = 0x284F  # macro
regCP_MES_GP6_LO_BASE_IDX = 1  # macro
regCP_MES_GP6_HI = 0x2850  # macro
regCP_MES_GP6_HI_BASE_IDX = 1  # macro
regCP_MES_GP7_LO = 0x2851  # macro
regCP_MES_GP7_LO_BASE_IDX = 1  # macro
regCP_MES_GP7_HI = 0x2852  # macro
regCP_MES_GP7_HI_BASE_IDX = 1  # macro
regCP_MES_GP8_LO = 0x2853  # macro
regCP_MES_GP8_LO_BASE_IDX = 1  # macro
regCP_MES_GP8_HI = 0x2854  # macro
regCP_MES_GP8_HI_BASE_IDX = 1  # macro
regCP_MES_GP9_LO = 0x2855  # macro
regCP_MES_GP9_LO_BASE_IDX = 1  # macro
regCP_MES_GP9_HI = 0x2856  # macro
regCP_MES_GP9_HI_BASE_IDX = 1  # macro
regCP_MES_LOCAL_BASE0_LO = 0x2883  # macro
regCP_MES_LOCAL_BASE0_LO_BASE_IDX = 1  # macro
regCP_MES_LOCAL_BASE0_HI = 0x2884  # macro
regCP_MES_LOCAL_BASE0_HI_BASE_IDX = 1  # macro
regCP_MES_LOCAL_MASK0_LO = 0x2885  # macro
regCP_MES_LOCAL_MASK0_LO_BASE_IDX = 1  # macro
regCP_MES_LOCAL_MASK0_HI = 0x2886  # macro
regCP_MES_LOCAL_MASK0_HI_BASE_IDX = 1  # macro
regCP_MES_LOCAL_APERTURE = 0x2887  # macro
regCP_MES_LOCAL_APERTURE_BASE_IDX = 1  # macro
regCP_MES_LOCAL_INSTR_BASE_LO = 0x2888  # macro
regCP_MES_LOCAL_INSTR_BASE_LO_BASE_IDX = 1  # macro
regCP_MES_LOCAL_INSTR_BASE_HI = 0x2889  # macro
regCP_MES_LOCAL_INSTR_BASE_HI_BASE_IDX = 1  # macro
regCP_MES_LOCAL_INSTR_MASK_LO = 0x288A  # macro
regCP_MES_LOCAL_INSTR_MASK_LO_BASE_IDX = 1  # macro
regCP_MES_LOCAL_INSTR_MASK_HI = 0x288B  # macro
regCP_MES_LOCAL_INSTR_MASK_HI_BASE_IDX = 1  # macro
regCP_MES_LOCAL_INSTR_APERTURE = 0x288C  # macro
regCP_MES_LOCAL_INSTR_APERTURE_BASE_IDX = 1  # macro
regCP_MES_LOCAL_SCRATCH_APERTURE = 0x288D  # macro
regCP_MES_LOCAL_SCRATCH_APERTURE_BASE_IDX = 1  # macro
regCP_MES_LOCAL_SCRATCH_BASE_LO = 0x288E  # macro
regCP_MES_LOCAL_SCRATCH_BASE_LO_BASE_IDX = 1  # macro
regCP_MES_LOCAL_SCRATCH_BASE_HI = 0x288F  # macro
regCP_MES_LOCAL_SCRATCH_BASE_HI_BASE_IDX = 1  # macro
regCP_MES_PERFCOUNT_CNTL = 0x2899  # macro
regCP_MES_PERFCOUNT_CNTL_BASE_IDX = 1  # macro
regCP_MES_PENDING_INTERRUPT = 0x289A  # macro
regCP_MES_PENDING_INTERRUPT_BASE_IDX = 1  # macro
regCP_MES_PRGRM_CNTR_START_HI = 0x289D  # macro
regCP_MES_PRGRM_CNTR_START_HI_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_16 = 0x289F  # macro
regCP_MES_INTERRUPT_DATA_16_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_17 = 0x28A0  # macro
regCP_MES_INTERRUPT_DATA_17_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_18 = 0x28A1  # macro
regCP_MES_INTERRUPT_DATA_18_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_19 = 0x28A2  # macro
regCP_MES_INTERRUPT_DATA_19_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_20 = 0x28A3  # macro
regCP_MES_INTERRUPT_DATA_20_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_21 = 0x28A4  # macro
regCP_MES_INTERRUPT_DATA_21_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_22 = 0x28A5  # macro
regCP_MES_INTERRUPT_DATA_22_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_23 = 0x28A6  # macro
regCP_MES_INTERRUPT_DATA_23_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_24 = 0x28A7  # macro
regCP_MES_INTERRUPT_DATA_24_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_25 = 0x28A8  # macro
regCP_MES_INTERRUPT_DATA_25_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_26 = 0x28A9  # macro
regCP_MES_INTERRUPT_DATA_26_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_27 = 0x28AA  # macro
regCP_MES_INTERRUPT_DATA_27_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_28 = 0x28AB  # macro
regCP_MES_INTERRUPT_DATA_28_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_29 = 0x28AC  # macro
regCP_MES_INTERRUPT_DATA_29_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_30 = 0x28AD  # macro
regCP_MES_INTERRUPT_DATA_30_BASE_IDX = 1  # macro
regCP_MES_INTERRUPT_DATA_31 = 0x28AE  # macro
regCP_MES_INTERRUPT_DATA_31_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE0_BASE = 0x28AF  # macro
regCP_MES_DC_APERTURE0_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE0_MASK = 0x28B0  # macro
regCP_MES_DC_APERTURE0_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE0_CNTL = 0x28B1  # macro
regCP_MES_DC_APERTURE0_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE1_BASE = 0x28B2  # macro
regCP_MES_DC_APERTURE1_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE1_MASK = 0x28B3  # macro
regCP_MES_DC_APERTURE1_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE1_CNTL = 0x28B4  # macro
regCP_MES_DC_APERTURE1_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE2_BASE = 0x28B5  # macro
regCP_MES_DC_APERTURE2_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE2_MASK = 0x28B6  # macro
regCP_MES_DC_APERTURE2_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE2_CNTL = 0x28B7  # macro
regCP_MES_DC_APERTURE2_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE3_BASE = 0x28B8  # macro
regCP_MES_DC_APERTURE3_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE3_MASK = 0x28B9  # macro
regCP_MES_DC_APERTURE3_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE3_CNTL = 0x28BA  # macro
regCP_MES_DC_APERTURE3_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE4_BASE = 0x28BB  # macro
regCP_MES_DC_APERTURE4_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE4_MASK = 0x28BC  # macro
regCP_MES_DC_APERTURE4_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE4_CNTL = 0x28BD  # macro
regCP_MES_DC_APERTURE4_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE5_BASE = 0x28BE  # macro
regCP_MES_DC_APERTURE5_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE5_MASK = 0x28BF  # macro
regCP_MES_DC_APERTURE5_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE5_CNTL = 0x28C0  # macro
regCP_MES_DC_APERTURE5_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE6_BASE = 0x28C1  # macro
regCP_MES_DC_APERTURE6_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE6_MASK = 0x28C2  # macro
regCP_MES_DC_APERTURE6_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE6_CNTL = 0x28C3  # macro
regCP_MES_DC_APERTURE6_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE7_BASE = 0x28C4  # macro
regCP_MES_DC_APERTURE7_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE7_MASK = 0x28C5  # macro
regCP_MES_DC_APERTURE7_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE7_CNTL = 0x28C6  # macro
regCP_MES_DC_APERTURE7_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE8_BASE = 0x28C7  # macro
regCP_MES_DC_APERTURE8_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE8_MASK = 0x28C8  # macro
regCP_MES_DC_APERTURE8_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE8_CNTL = 0x28C9  # macro
regCP_MES_DC_APERTURE8_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE9_BASE = 0x28CA  # macro
regCP_MES_DC_APERTURE9_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE9_MASK = 0x28CB  # macro
regCP_MES_DC_APERTURE9_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE9_CNTL = 0x28CC  # macro
regCP_MES_DC_APERTURE9_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE10_BASE = 0x28CD  # macro
regCP_MES_DC_APERTURE10_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE10_MASK = 0x28CE  # macro
regCP_MES_DC_APERTURE10_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE10_CNTL = 0x28CF  # macro
regCP_MES_DC_APERTURE10_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE11_BASE = 0x28D0  # macro
regCP_MES_DC_APERTURE11_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE11_MASK = 0x28D1  # macro
regCP_MES_DC_APERTURE11_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE11_CNTL = 0x28D2  # macro
regCP_MES_DC_APERTURE11_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE12_BASE = 0x28D3  # macro
regCP_MES_DC_APERTURE12_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE12_MASK = 0x28D4  # macro
regCP_MES_DC_APERTURE12_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE12_CNTL = 0x28D5  # macro
regCP_MES_DC_APERTURE12_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE13_BASE = 0x28D6  # macro
regCP_MES_DC_APERTURE13_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE13_MASK = 0x28D7  # macro
regCP_MES_DC_APERTURE13_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE13_CNTL = 0x28D8  # macro
regCP_MES_DC_APERTURE13_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE14_BASE = 0x28D9  # macro
regCP_MES_DC_APERTURE14_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE14_MASK = 0x28DA  # macro
regCP_MES_DC_APERTURE14_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE14_CNTL = 0x28DB  # macro
regCP_MES_DC_APERTURE14_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE15_BASE = 0x28DC  # macro
regCP_MES_DC_APERTURE15_BASE_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE15_MASK = 0x28DD  # macro
regCP_MES_DC_APERTURE15_MASK_BASE_IDX = 1  # macro
regCP_MES_DC_APERTURE15_CNTL = 0x28DE  # macro
regCP_MES_DC_APERTURE15_CNTL_BASE_IDX = 1  # macro
regCP_MEC_RS64_PRGRM_CNTR_START = 0x2900  # macro
regCP_MEC_RS64_PRGRM_CNTR_START_BASE_IDX = 1  # macro
regCP_MEC_MTVEC_LO = 0x2901  # macro
regCP_MEC_MTVEC_LO_BASE_IDX = 1  # macro
regCP_MEC_MTVEC_HI = 0x2902  # macro
regCP_MEC_MTVEC_HI_BASE_IDX = 1  # macro
regCP_MEC_ISA_CNTL = 0x2903  # macro
regCP_MEC_ISA_CNTL_BASE_IDX = 1  # macro
regCP_MEC_RS64_CNTL = 0x2904  # macro
regCP_MEC_RS64_CNTL_BASE_IDX = 1  # macro
regCP_MEC_MIE_LO = 0x2905  # macro
regCP_MEC_MIE_LO_BASE_IDX = 1  # macro
regCP_MEC_MIE_HI = 0x2906  # macro
regCP_MEC_MIE_HI_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT = 0x2907  # macro
regCP_MEC_RS64_INTERRUPT_BASE_IDX = 1  # macro
regCP_MEC_RS64_INSTR_PNTR = 0x2908  # macro
regCP_MEC_RS64_INSTR_PNTR_BASE_IDX = 1  # macro
regCP_MEC_MIP_LO = 0x2909  # macro
regCP_MEC_MIP_LO_BASE_IDX = 1  # macro
regCP_MEC_MIP_HI = 0x290A  # macro
regCP_MEC_MIP_HI_BASE_IDX = 1  # macro
regCP_MEC_DC_BASE_CNTL = 0x290B  # macro
regCP_MEC_DC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_OP_CNTL = 0x290C  # macro
regCP_MEC_DC_OP_CNTL_BASE_IDX = 1  # macro
regCP_MEC_MTIMECMP_LO = 0x290D  # macro
regCP_MEC_MTIMECMP_LO_BASE_IDX = 1  # macro
regCP_MEC_MTIMECMP_HI = 0x290E  # macro
regCP_MEC_MTIMECMP_HI_BASE_IDX = 1  # macro
regCP_MEC_GP0_LO = 0x2910  # macro
regCP_MEC_GP0_LO_BASE_IDX = 1  # macro
regCP_MEC_GP0_HI = 0x2911  # macro
regCP_MEC_GP0_HI_BASE_IDX = 1  # macro
regCP_MEC_GP1_LO = 0x2912  # macro
regCP_MEC_GP1_LO_BASE_IDX = 1  # macro
regCP_MEC_GP1_HI = 0x2913  # macro
regCP_MEC_GP1_HI_BASE_IDX = 1  # macro
regCP_MEC_GP2_LO = 0x2914  # macro
regCP_MEC_GP2_LO_BASE_IDX = 1  # macro
regCP_MEC_GP2_HI = 0x2915  # macro
regCP_MEC_GP2_HI_BASE_IDX = 1  # macro
regCP_MEC_GP3_LO = 0x2916  # macro
regCP_MEC_GP3_LO_BASE_IDX = 1  # macro
regCP_MEC_GP3_HI = 0x2917  # macro
regCP_MEC_GP3_HI_BASE_IDX = 1  # macro
regCP_MEC_GP4_LO = 0x2918  # macro
regCP_MEC_GP4_LO_BASE_IDX = 1  # macro
regCP_MEC_GP4_HI = 0x2919  # macro
regCP_MEC_GP4_HI_BASE_IDX = 1  # macro
regCP_MEC_GP5_LO = 0x291A  # macro
regCP_MEC_GP5_LO_BASE_IDX = 1  # macro
regCP_MEC_GP5_HI = 0x291B  # macro
regCP_MEC_GP5_HI_BASE_IDX = 1  # macro
regCP_MEC_GP6_LO = 0x291C  # macro
regCP_MEC_GP6_LO_BASE_IDX = 1  # macro
regCP_MEC_GP6_HI = 0x291D  # macro
regCP_MEC_GP6_HI_BASE_IDX = 1  # macro
regCP_MEC_GP7_LO = 0x291E  # macro
regCP_MEC_GP7_LO_BASE_IDX = 1  # macro
regCP_MEC_GP7_HI = 0x291F  # macro
regCP_MEC_GP7_HI_BASE_IDX = 1  # macro
regCP_MEC_GP8_LO = 0x2920  # macro
regCP_MEC_GP8_LO_BASE_IDX = 1  # macro
regCP_MEC_GP8_HI = 0x2921  # macro
regCP_MEC_GP8_HI_BASE_IDX = 1  # macro
regCP_MEC_GP9_LO = 0x2922  # macro
regCP_MEC_GP9_LO_BASE_IDX = 1  # macro
regCP_MEC_GP9_HI = 0x2923  # macro
regCP_MEC_GP9_HI_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_BASE0_LO = 0x2927  # macro
regCP_MEC_LOCAL_BASE0_LO_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_BASE0_HI = 0x2928  # macro
regCP_MEC_LOCAL_BASE0_HI_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_MASK0_LO = 0x2929  # macro
regCP_MEC_LOCAL_MASK0_LO_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_MASK0_HI = 0x292A  # macro
regCP_MEC_LOCAL_MASK0_HI_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_APERTURE = 0x292B  # macro
regCP_MEC_LOCAL_APERTURE_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_INSTR_BASE_LO = 0x292C  # macro
regCP_MEC_LOCAL_INSTR_BASE_LO_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_INSTR_BASE_HI = 0x292D  # macro
regCP_MEC_LOCAL_INSTR_BASE_HI_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_INSTR_MASK_LO = 0x292E  # macro
regCP_MEC_LOCAL_INSTR_MASK_LO_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_INSTR_MASK_HI = 0x292F  # macro
regCP_MEC_LOCAL_INSTR_MASK_HI_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_INSTR_APERTURE = 0x2930  # macro
regCP_MEC_LOCAL_INSTR_APERTURE_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_SCRATCH_APERTURE = 0x2931  # macro
regCP_MEC_LOCAL_SCRATCH_APERTURE_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_SCRATCH_BASE_LO = 0x2932  # macro
regCP_MEC_LOCAL_SCRATCH_BASE_LO_BASE_IDX = 1  # macro
regCP_MEC_LOCAL_SCRATCH_BASE_HI = 0x2933  # macro
regCP_MEC_LOCAL_SCRATCH_BASE_HI_BASE_IDX = 1  # macro
regCP_MEC_RS64_PERFCOUNT_CNTL = 0x2934  # macro
regCP_MEC_RS64_PERFCOUNT_CNTL_BASE_IDX = 1  # macro
regCP_MEC_RS64_PENDING_INTERRUPT = 0x2935  # macro
regCP_MEC_RS64_PENDING_INTERRUPT_BASE_IDX = 1  # macro
regCP_MEC_RS64_PRGRM_CNTR_START_HI = 0x2938  # macro
regCP_MEC_RS64_PRGRM_CNTR_START_HI_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_16 = 0x293A  # macro
regCP_MEC_RS64_INTERRUPT_DATA_16_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_17 = 0x293B  # macro
regCP_MEC_RS64_INTERRUPT_DATA_17_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_18 = 0x293C  # macro
regCP_MEC_RS64_INTERRUPT_DATA_18_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_19 = 0x293D  # macro
regCP_MEC_RS64_INTERRUPT_DATA_19_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_20 = 0x293E  # macro
regCP_MEC_RS64_INTERRUPT_DATA_20_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_21 = 0x293F  # macro
regCP_MEC_RS64_INTERRUPT_DATA_21_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_22 = 0x2940  # macro
regCP_MEC_RS64_INTERRUPT_DATA_22_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_23 = 0x2941  # macro
regCP_MEC_RS64_INTERRUPT_DATA_23_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_24 = 0x2942  # macro
regCP_MEC_RS64_INTERRUPT_DATA_24_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_25 = 0x2943  # macro
regCP_MEC_RS64_INTERRUPT_DATA_25_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_26 = 0x2944  # macro
regCP_MEC_RS64_INTERRUPT_DATA_26_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_27 = 0x2945  # macro
regCP_MEC_RS64_INTERRUPT_DATA_27_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_28 = 0x2946  # macro
regCP_MEC_RS64_INTERRUPT_DATA_28_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_29 = 0x2947  # macro
regCP_MEC_RS64_INTERRUPT_DATA_29_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_30 = 0x2948  # macro
regCP_MEC_RS64_INTERRUPT_DATA_30_BASE_IDX = 1  # macro
regCP_MEC_RS64_INTERRUPT_DATA_31 = 0x2949  # macro
regCP_MEC_RS64_INTERRUPT_DATA_31_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE0_BASE = 0x294A  # macro
regCP_MEC_DC_APERTURE0_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE0_MASK = 0x294B  # macro
regCP_MEC_DC_APERTURE0_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE0_CNTL = 0x294C  # macro
regCP_MEC_DC_APERTURE0_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE1_BASE = 0x294D  # macro
regCP_MEC_DC_APERTURE1_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE1_MASK = 0x294E  # macro
regCP_MEC_DC_APERTURE1_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE1_CNTL = 0x294F  # macro
regCP_MEC_DC_APERTURE1_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE2_BASE = 0x2950  # macro
regCP_MEC_DC_APERTURE2_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE2_MASK = 0x2951  # macro
regCP_MEC_DC_APERTURE2_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE2_CNTL = 0x2952  # macro
regCP_MEC_DC_APERTURE2_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE3_BASE = 0x2953  # macro
regCP_MEC_DC_APERTURE3_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE3_MASK = 0x2954  # macro
regCP_MEC_DC_APERTURE3_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE3_CNTL = 0x2955  # macro
regCP_MEC_DC_APERTURE3_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE4_BASE = 0x2956  # macro
regCP_MEC_DC_APERTURE4_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE4_MASK = 0x2957  # macro
regCP_MEC_DC_APERTURE4_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE4_CNTL = 0x2958  # macro
regCP_MEC_DC_APERTURE4_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE5_BASE = 0x2959  # macro
regCP_MEC_DC_APERTURE5_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE5_MASK = 0x295A  # macro
regCP_MEC_DC_APERTURE5_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE5_CNTL = 0x295B  # macro
regCP_MEC_DC_APERTURE5_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE6_BASE = 0x295C  # macro
regCP_MEC_DC_APERTURE6_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE6_MASK = 0x295D  # macro
regCP_MEC_DC_APERTURE6_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE6_CNTL = 0x295E  # macro
regCP_MEC_DC_APERTURE6_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE7_BASE = 0x295F  # macro
regCP_MEC_DC_APERTURE7_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE7_MASK = 0x2960  # macro
regCP_MEC_DC_APERTURE7_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE7_CNTL = 0x2961  # macro
regCP_MEC_DC_APERTURE7_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE8_BASE = 0x2962  # macro
regCP_MEC_DC_APERTURE8_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE8_MASK = 0x2963  # macro
regCP_MEC_DC_APERTURE8_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE8_CNTL = 0x2964  # macro
regCP_MEC_DC_APERTURE8_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE9_BASE = 0x2965  # macro
regCP_MEC_DC_APERTURE9_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE9_MASK = 0x2966  # macro
regCP_MEC_DC_APERTURE9_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE9_CNTL = 0x2967  # macro
regCP_MEC_DC_APERTURE9_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE10_BASE = 0x2968  # macro
regCP_MEC_DC_APERTURE10_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE10_MASK = 0x2969  # macro
regCP_MEC_DC_APERTURE10_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE10_CNTL = 0x296A  # macro
regCP_MEC_DC_APERTURE10_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE11_BASE = 0x296B  # macro
regCP_MEC_DC_APERTURE11_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE11_MASK = 0x296C  # macro
regCP_MEC_DC_APERTURE11_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE11_CNTL = 0x296D  # macro
regCP_MEC_DC_APERTURE11_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE12_BASE = 0x296E  # macro
regCP_MEC_DC_APERTURE12_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE12_MASK = 0x296F  # macro
regCP_MEC_DC_APERTURE12_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE12_CNTL = 0x2970  # macro
regCP_MEC_DC_APERTURE12_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE13_BASE = 0x2971  # macro
regCP_MEC_DC_APERTURE13_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE13_MASK = 0x2972  # macro
regCP_MEC_DC_APERTURE13_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE13_CNTL = 0x2973  # macro
regCP_MEC_DC_APERTURE13_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE14_BASE = 0x2974  # macro
regCP_MEC_DC_APERTURE14_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE14_MASK = 0x2975  # macro
regCP_MEC_DC_APERTURE14_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE14_CNTL = 0x2976  # macro
regCP_MEC_DC_APERTURE14_CNTL_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE15_BASE = 0x2977  # macro
regCP_MEC_DC_APERTURE15_BASE_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE15_MASK = 0x2978  # macro
regCP_MEC_DC_APERTURE15_MASK_BASE_IDX = 1  # macro
regCP_MEC_DC_APERTURE15_CNTL = 0x2979  # macro
regCP_MEC_DC_APERTURE15_CNTL_BASE_IDX = 1  # macro
regCP_CPC_IC_OP_CNTL = 0x297A  # macro
regCP_CPC_IC_OP_CNTL_BASE_IDX = 1  # macro
regCP_GFX_CNTL = 0x2A00  # macro
regCP_GFX_CNTL_BASE_IDX = 1  # macro
regCP_GFX_RS64_INTERRUPT0 = 0x2A01  # macro
regCP_GFX_RS64_INTERRUPT0_BASE_IDX = 1  # macro
regCP_GFX_RS64_INTR_EN0 = 0x2A02  # macro
regCP_GFX_RS64_INTR_EN0_BASE_IDX = 1  # macro
regCP_GFX_RS64_INTR_EN1 = 0x2A03  # macro
regCP_GFX_RS64_INTR_EN1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_BASE_CNTL = 0x2A08  # macro
regCP_GFX_RS64_DC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_OP_CNTL = 0x2A09  # macro
regCP_GFX_RS64_DC_OP_CNTL_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_BASE0_LO = 0x2A0A  # macro
regCP_GFX_RS64_LOCAL_BASE0_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_BASE0_HI = 0x2A0B  # macro
regCP_GFX_RS64_LOCAL_BASE0_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_MASK0_LO = 0x2A0C  # macro
regCP_GFX_RS64_LOCAL_MASK0_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_MASK0_HI = 0x2A0D  # macro
regCP_GFX_RS64_LOCAL_MASK0_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_APERTURE = 0x2A0E  # macro
regCP_GFX_RS64_LOCAL_APERTURE_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_INSTR_BASE_LO = 0x2A0F  # macro
regCP_GFX_RS64_LOCAL_INSTR_BASE_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_INSTR_BASE_HI = 0x2A10  # macro
regCP_GFX_RS64_LOCAL_INSTR_BASE_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_INSTR_MASK_LO = 0x2A11  # macro
regCP_GFX_RS64_LOCAL_INSTR_MASK_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_INSTR_MASK_HI = 0x2A12  # macro
regCP_GFX_RS64_LOCAL_INSTR_MASK_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_INSTR_APERTURE = 0x2A13  # macro
regCP_GFX_RS64_LOCAL_INSTR_APERTURE_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE = 0x2A14  # macro
regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO = 0x2A15  # macro
regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI = 0x2A16  # macro
regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_PERFCOUNT_CNTL0 = 0x2A1A  # macro
regCP_GFX_RS64_PERFCOUNT_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_PERFCOUNT_CNTL1 = 0x2A1B  # macro
regCP_GFX_RS64_PERFCOUNT_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_MIP_LO0 = 0x2A1C  # macro
regCP_GFX_RS64_MIP_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_MIP_LO1 = 0x2A1D  # macro
regCP_GFX_RS64_MIP_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_MIP_HI0 = 0x2A1E  # macro
regCP_GFX_RS64_MIP_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_MIP_HI1 = 0x2A1F  # macro
regCP_GFX_RS64_MIP_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_MTIMECMP_LO0 = 0x2A20  # macro
regCP_GFX_RS64_MTIMECMP_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_MTIMECMP_LO1 = 0x2A21  # macro
regCP_GFX_RS64_MTIMECMP_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_MTIMECMP_HI0 = 0x2A22  # macro
regCP_GFX_RS64_MTIMECMP_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_MTIMECMP_HI1 = 0x2A23  # macro
regCP_GFX_RS64_MTIMECMP_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP0_LO0 = 0x2A24  # macro
regCP_GFX_RS64_GP0_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP0_LO1 = 0x2A25  # macro
regCP_GFX_RS64_GP0_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP0_HI0 = 0x2A26  # macro
regCP_GFX_RS64_GP0_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP0_HI1 = 0x2A27  # macro
regCP_GFX_RS64_GP0_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP1_LO0 = 0x2A28  # macro
regCP_GFX_RS64_GP1_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP1_LO1 = 0x2A29  # macro
regCP_GFX_RS64_GP1_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP1_HI0 = 0x2A2A  # macro
regCP_GFX_RS64_GP1_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP1_HI1 = 0x2A2B  # macro
regCP_GFX_RS64_GP1_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP2_LO0 = 0x2A2C  # macro
regCP_GFX_RS64_GP2_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP2_LO1 = 0x2A2D  # macro
regCP_GFX_RS64_GP2_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP2_HI0 = 0x2A2E  # macro
regCP_GFX_RS64_GP2_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP2_HI1 = 0x2A2F  # macro
regCP_GFX_RS64_GP2_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP3_LO0 = 0x2A30  # macro
regCP_GFX_RS64_GP3_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP3_LO1 = 0x2A31  # macro
regCP_GFX_RS64_GP3_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP3_HI0 = 0x2A32  # macro
regCP_GFX_RS64_GP3_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP3_HI1 = 0x2A33  # macro
regCP_GFX_RS64_GP3_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP4_LO0 = 0x2A34  # macro
regCP_GFX_RS64_GP4_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP4_LO1 = 0x2A35  # macro
regCP_GFX_RS64_GP4_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP4_HI0 = 0x2A36  # macro
regCP_GFX_RS64_GP4_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP4_HI1 = 0x2A37  # macro
regCP_GFX_RS64_GP4_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP5_LO0 = 0x2A38  # macro
regCP_GFX_RS64_GP5_LO0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP5_LO1 = 0x2A39  # macro
regCP_GFX_RS64_GP5_LO1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP5_HI0 = 0x2A3A  # macro
regCP_GFX_RS64_GP5_HI0_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP5_HI1 = 0x2A3B  # macro
regCP_GFX_RS64_GP5_HI1_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP6_LO = 0x2A3C  # macro
regCP_GFX_RS64_GP6_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP6_HI = 0x2A3D  # macro
regCP_GFX_RS64_GP6_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP7_LO = 0x2A3E  # macro
regCP_GFX_RS64_GP7_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP7_HI = 0x2A3F  # macro
regCP_GFX_RS64_GP7_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP8_LO = 0x2A40  # macro
regCP_GFX_RS64_GP8_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP8_HI = 0x2A41  # macro
regCP_GFX_RS64_GP8_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP9_LO = 0x2A42  # macro
regCP_GFX_RS64_GP9_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_GP9_HI = 0x2A43  # macro
regCP_GFX_RS64_GP9_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_INSTR_PNTR0 = 0x2A44  # macro
regCP_GFX_RS64_INSTR_PNTR0_BASE_IDX = 1  # macro
regCP_GFX_RS64_INSTR_PNTR1 = 0x2A45  # macro
regCP_GFX_RS64_INSTR_PNTR1_BASE_IDX = 1  # macro
regCP_GFX_RS64_PENDING_INTERRUPT0 = 0x2A46  # macro
regCP_GFX_RS64_PENDING_INTERRUPT0_BASE_IDX = 1  # macro
regCP_GFX_RS64_PENDING_INTERRUPT1 = 0x2A47  # macro
regCP_GFX_RS64_PENDING_INTERRUPT1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE0_BASE0 = 0x2A49  # macro
regCP_GFX_RS64_DC_APERTURE0_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE0_MASK0 = 0x2A4A  # macro
regCP_GFX_RS64_DC_APERTURE0_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE0_CNTL0 = 0x2A4B  # macro
regCP_GFX_RS64_DC_APERTURE0_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE1_BASE0 = 0x2A4C  # macro
regCP_GFX_RS64_DC_APERTURE1_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE1_MASK0 = 0x2A4D  # macro
regCP_GFX_RS64_DC_APERTURE1_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE1_CNTL0 = 0x2A4E  # macro
regCP_GFX_RS64_DC_APERTURE1_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE2_BASE0 = 0x2A4F  # macro
regCP_GFX_RS64_DC_APERTURE2_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE2_MASK0 = 0x2A50  # macro
regCP_GFX_RS64_DC_APERTURE2_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE2_CNTL0 = 0x2A51  # macro
regCP_GFX_RS64_DC_APERTURE2_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE3_BASE0 = 0x2A52  # macro
regCP_GFX_RS64_DC_APERTURE3_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE3_MASK0 = 0x2A53  # macro
regCP_GFX_RS64_DC_APERTURE3_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE3_CNTL0 = 0x2A54  # macro
regCP_GFX_RS64_DC_APERTURE3_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE4_BASE0 = 0x2A55  # macro
regCP_GFX_RS64_DC_APERTURE4_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE4_MASK0 = 0x2A56  # macro
regCP_GFX_RS64_DC_APERTURE4_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE4_CNTL0 = 0x2A57  # macro
regCP_GFX_RS64_DC_APERTURE4_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE5_BASE0 = 0x2A58  # macro
regCP_GFX_RS64_DC_APERTURE5_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE5_MASK0 = 0x2A59  # macro
regCP_GFX_RS64_DC_APERTURE5_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE5_CNTL0 = 0x2A5A  # macro
regCP_GFX_RS64_DC_APERTURE5_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE6_BASE0 = 0x2A5B  # macro
regCP_GFX_RS64_DC_APERTURE6_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE6_MASK0 = 0x2A5C  # macro
regCP_GFX_RS64_DC_APERTURE6_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE6_CNTL0 = 0x2A5D  # macro
regCP_GFX_RS64_DC_APERTURE6_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE7_BASE0 = 0x2A5E  # macro
regCP_GFX_RS64_DC_APERTURE7_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE7_MASK0 = 0x2A5F  # macro
regCP_GFX_RS64_DC_APERTURE7_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE7_CNTL0 = 0x2A60  # macro
regCP_GFX_RS64_DC_APERTURE7_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE8_BASE0 = 0x2A61  # macro
regCP_GFX_RS64_DC_APERTURE8_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE8_MASK0 = 0x2A62  # macro
regCP_GFX_RS64_DC_APERTURE8_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE8_CNTL0 = 0x2A63  # macro
regCP_GFX_RS64_DC_APERTURE8_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE9_BASE0 = 0x2A64  # macro
regCP_GFX_RS64_DC_APERTURE9_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE9_MASK0 = 0x2A65  # macro
regCP_GFX_RS64_DC_APERTURE9_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE9_CNTL0 = 0x2A66  # macro
regCP_GFX_RS64_DC_APERTURE9_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE10_BASE0 = 0x2A67  # macro
regCP_GFX_RS64_DC_APERTURE10_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE10_MASK0 = 0x2A68  # macro
regCP_GFX_RS64_DC_APERTURE10_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE10_CNTL0 = 0x2A69  # macro
regCP_GFX_RS64_DC_APERTURE10_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE11_BASE0 = 0x2A6A  # macro
regCP_GFX_RS64_DC_APERTURE11_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE11_MASK0 = 0x2A6B  # macro
regCP_GFX_RS64_DC_APERTURE11_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE11_CNTL0 = 0x2A6C  # macro
regCP_GFX_RS64_DC_APERTURE11_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE12_BASE0 = 0x2A6D  # macro
regCP_GFX_RS64_DC_APERTURE12_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE12_MASK0 = 0x2A6E  # macro
regCP_GFX_RS64_DC_APERTURE12_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE12_CNTL0 = 0x2A6F  # macro
regCP_GFX_RS64_DC_APERTURE12_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE13_BASE0 = 0x2A70  # macro
regCP_GFX_RS64_DC_APERTURE13_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE13_MASK0 = 0x2A71  # macro
regCP_GFX_RS64_DC_APERTURE13_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE13_CNTL0 = 0x2A72  # macro
regCP_GFX_RS64_DC_APERTURE13_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE14_BASE0 = 0x2A73  # macro
regCP_GFX_RS64_DC_APERTURE14_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE14_MASK0 = 0x2A74  # macro
regCP_GFX_RS64_DC_APERTURE14_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE14_CNTL0 = 0x2A75  # macro
regCP_GFX_RS64_DC_APERTURE14_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE15_BASE0 = 0x2A76  # macro
regCP_GFX_RS64_DC_APERTURE15_BASE0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE15_MASK0 = 0x2A77  # macro
regCP_GFX_RS64_DC_APERTURE15_MASK0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE15_CNTL0 = 0x2A78  # macro
regCP_GFX_RS64_DC_APERTURE15_CNTL0_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE0_BASE1 = 0x2A79  # macro
regCP_GFX_RS64_DC_APERTURE0_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE0_MASK1 = 0x2A7A  # macro
regCP_GFX_RS64_DC_APERTURE0_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE0_CNTL1 = 0x2A7B  # macro
regCP_GFX_RS64_DC_APERTURE0_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE1_BASE1 = 0x2A7C  # macro
regCP_GFX_RS64_DC_APERTURE1_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE1_MASK1 = 0x2A7D  # macro
regCP_GFX_RS64_DC_APERTURE1_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE1_CNTL1 = 0x2A7E  # macro
regCP_GFX_RS64_DC_APERTURE1_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE2_BASE1 = 0x2A7F  # macro
regCP_GFX_RS64_DC_APERTURE2_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE2_MASK1 = 0x2A80  # macro
regCP_GFX_RS64_DC_APERTURE2_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE2_CNTL1 = 0x2A81  # macro
regCP_GFX_RS64_DC_APERTURE2_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE3_BASE1 = 0x2A82  # macro
regCP_GFX_RS64_DC_APERTURE3_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE3_MASK1 = 0x2A83  # macro
regCP_GFX_RS64_DC_APERTURE3_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE3_CNTL1 = 0x2A84  # macro
regCP_GFX_RS64_DC_APERTURE3_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE4_BASE1 = 0x2A85  # macro
regCP_GFX_RS64_DC_APERTURE4_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE4_MASK1 = 0x2A86  # macro
regCP_GFX_RS64_DC_APERTURE4_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE4_CNTL1 = 0x2A87  # macro
regCP_GFX_RS64_DC_APERTURE4_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE5_BASE1 = 0x2A88  # macro
regCP_GFX_RS64_DC_APERTURE5_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE5_MASK1 = 0x2A89  # macro
regCP_GFX_RS64_DC_APERTURE5_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE5_CNTL1 = 0x2A8A  # macro
regCP_GFX_RS64_DC_APERTURE5_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE6_BASE1 = 0x2A8B  # macro
regCP_GFX_RS64_DC_APERTURE6_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE6_MASK1 = 0x2A8C  # macro
regCP_GFX_RS64_DC_APERTURE6_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE6_CNTL1 = 0x2A8D  # macro
regCP_GFX_RS64_DC_APERTURE6_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE7_BASE1 = 0x2A8E  # macro
regCP_GFX_RS64_DC_APERTURE7_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE7_MASK1 = 0x2A8F  # macro
regCP_GFX_RS64_DC_APERTURE7_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE7_CNTL1 = 0x2A90  # macro
regCP_GFX_RS64_DC_APERTURE7_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE8_BASE1 = 0x2A91  # macro
regCP_GFX_RS64_DC_APERTURE8_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE8_MASK1 = 0x2A92  # macro
regCP_GFX_RS64_DC_APERTURE8_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE8_CNTL1 = 0x2A93  # macro
regCP_GFX_RS64_DC_APERTURE8_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE9_BASE1 = 0x2A94  # macro
regCP_GFX_RS64_DC_APERTURE9_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE9_MASK1 = 0x2A95  # macro
regCP_GFX_RS64_DC_APERTURE9_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE9_CNTL1 = 0x2A96  # macro
regCP_GFX_RS64_DC_APERTURE9_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE10_BASE1 = 0x2A97  # macro
regCP_GFX_RS64_DC_APERTURE10_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE10_MASK1 = 0x2A98  # macro
regCP_GFX_RS64_DC_APERTURE10_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE10_CNTL1 = 0x2A99  # macro
regCP_GFX_RS64_DC_APERTURE10_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE11_BASE1 = 0x2A9A  # macro
regCP_GFX_RS64_DC_APERTURE11_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE11_MASK1 = 0x2A9B  # macro
regCP_GFX_RS64_DC_APERTURE11_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE11_CNTL1 = 0x2A9C  # macro
regCP_GFX_RS64_DC_APERTURE11_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE12_BASE1 = 0x2A9D  # macro
regCP_GFX_RS64_DC_APERTURE12_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE12_MASK1 = 0x2A9E  # macro
regCP_GFX_RS64_DC_APERTURE12_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE12_CNTL1 = 0x2A9F  # macro
regCP_GFX_RS64_DC_APERTURE12_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE13_BASE1 = 0x2AA0  # macro
regCP_GFX_RS64_DC_APERTURE13_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE13_MASK1 = 0x2AA1  # macro
regCP_GFX_RS64_DC_APERTURE13_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE13_CNTL1 = 0x2AA2  # macro
regCP_GFX_RS64_DC_APERTURE13_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE14_BASE1 = 0x2AA3  # macro
regCP_GFX_RS64_DC_APERTURE14_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE14_MASK1 = 0x2AA4  # macro
regCP_GFX_RS64_DC_APERTURE14_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE14_CNTL1 = 0x2AA5  # macro
regCP_GFX_RS64_DC_APERTURE14_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE15_BASE1 = 0x2AA6  # macro
regCP_GFX_RS64_DC_APERTURE15_BASE1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE15_MASK1 = 0x2AA7  # macro
regCP_GFX_RS64_DC_APERTURE15_MASK1_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_APERTURE15_CNTL1 = 0x2AA8  # macro
regCP_GFX_RS64_DC_APERTURE15_CNTL1_BASE_IDX = 1  # macro
regCP_GFX_RS64_INTERRUPT1 = 0x2AAC  # macro
regCP_GFX_RS64_INTERRUPT1_BASE_IDX = 1  # macro
regGL1_DRAM_BURST_MASK = 0x2D02  # macro
regGL1_DRAM_BURST_MASK_BASE_IDX = 1  # macro
regGL1_ARB_STATUS = 0x2D03  # macro
regGL1_ARB_STATUS_BASE_IDX = 1  # macro
regGL1I_GL1R_REP_FGCG_OVERRIDE = 0x2D05  # macro
regGL1I_GL1R_REP_FGCG_OVERRIDE_BASE_IDX = 1  # macro
regGL1C_STATUS = 0x2D41  # macro
regGL1C_STATUS_BASE_IDX = 1  # macro
regGL1C_UTCL0_CNTL1 = 0x2D42  # macro
regGL1C_UTCL0_CNTL1_BASE_IDX = 1  # macro
regGL1C_UTCL0_CNTL2 = 0x2D43  # macro
regGL1C_UTCL0_CNTL2_BASE_IDX = 1  # macro
regGL1C_UTCL0_STATUS = 0x2D44  # macro
regGL1C_UTCL0_STATUS_BASE_IDX = 1  # macro
regGL1C_UTCL0_RETRY = 0x2D45  # macro
regGL1C_UTCL0_RETRY_BASE_IDX = 1  # macro
regCH_ARB_CTRL = 0x2D80  # macro
regCH_ARB_CTRL_BASE_IDX = 1  # macro
regCH_DRAM_BURST_MASK = 0x2D82  # macro
regCH_DRAM_BURST_MASK_BASE_IDX = 1  # macro
regCH_ARB_STATUS = 0x2D83  # macro
regCH_ARB_STATUS_BASE_IDX = 1  # macro
regCH_DRAM_BURST_CTRL = 0x2D84  # macro
regCH_DRAM_BURST_CTRL_BASE_IDX = 1  # macro
regCHA_CHC_CREDITS = 0x2D88  # macro
regCHA_CHC_CREDITS_BASE_IDX = 1  # macro
regCHA_CLIENT_FREE_DELAY = 0x2D89  # macro
regCHA_CLIENT_FREE_DELAY_BASE_IDX = 1  # macro
regCHI_CHR_REP_FGCG_OVERRIDE = 0x2D8C  # macro
regCHI_CHR_REP_FGCG_OVERRIDE_BASE_IDX = 1  # macro
regCH_VC5_ENABLE = 0x2D94  # macro
regCH_VC5_ENABLE_BASE_IDX = 1  # macro
regCHC_CTRL = 0x2DC0  # macro
regCHC_CTRL_BASE_IDX = 1  # macro
regCHC_STATUS = 0x2DC1  # macro
regCHC_STATUS_BASE_IDX = 1  # macro
regCHCG_CTRL = 0x2DC2  # macro
regCHCG_CTRL_BASE_IDX = 1  # macro
regCHCG_STATUS = 0x2DC3  # macro
regCHCG_STATUS_BASE_IDX = 1  # macro
regGL2C_CTRL = 0x2E00  # macro
regGL2C_CTRL_BASE_IDX = 1  # macro
regGL2C_CTRL2 = 0x2E01  # macro
regGL2C_CTRL2_BASE_IDX = 1  # macro
regGL2C_ADDR_MATCH_MASK = 0x2E03  # macro
regGL2C_ADDR_MATCH_MASK_BASE_IDX = 1  # macro
regGL2C_ADDR_MATCH_SIZE = 0x2E04  # macro
regGL2C_ADDR_MATCH_SIZE_BASE_IDX = 1  # macro
regGL2C_WBINVL2 = 0x2E05  # macro
regGL2C_WBINVL2_BASE_IDX = 1  # macro
regGL2C_SOFT_RESET = 0x2E06  # macro
regGL2C_SOFT_RESET_BASE_IDX = 1  # macro
regGL2C_CM_CTRL0 = 0x2E07  # macro
regGL2C_CM_CTRL0_BASE_IDX = 1  # macro
regGL2C_CM_CTRL1 = 0x2E08  # macro
regGL2C_CM_CTRL1_BASE_IDX = 1  # macro
regGL2C_CM_STALL = 0x2E09  # macro
regGL2C_CM_STALL_BASE_IDX = 1  # macro
regGL2C_CTRL3 = 0x2E0C  # macro
regGL2C_CTRL3_BASE_IDX = 1  # macro
regGL2C_LB_CTR_CTRL = 0x2E0D  # macro
regGL2C_LB_CTR_CTRL_BASE_IDX = 1  # macro
regGL2C_LB_DATA0 = 0x2E0E  # macro
regGL2C_LB_DATA0_BASE_IDX = 1  # macro
regGL2C_LB_DATA1 = 0x2E0F  # macro
regGL2C_LB_DATA1_BASE_IDX = 1  # macro
regGL2C_LB_DATA2 = 0x2E10  # macro
regGL2C_LB_DATA2_BASE_IDX = 1  # macro
regGL2C_LB_DATA3 = 0x2E11  # macro
regGL2C_LB_DATA3_BASE_IDX = 1  # macro
regGL2C_LB_CTR_SEL0 = 0x2E12  # macro
regGL2C_LB_CTR_SEL0_BASE_IDX = 1  # macro
regGL2C_LB_CTR_SEL1 = 0x2E13  # macro
regGL2C_LB_CTR_SEL1_BASE_IDX = 1  # macro
regGL2C_CTRL4 = 0x2E17  # macro
regGL2C_CTRL4_BASE_IDX = 1  # macro
regGL2C_DISCARD_STALL_CTRL = 0x2E18  # macro
regGL2C_DISCARD_STALL_CTRL_BASE_IDX = 1  # macro
regGL2A_ADDR_MATCH_CTRL = 0x2E20  # macro
regGL2A_ADDR_MATCH_CTRL_BASE_IDX = 1  # macro
regGL2A_ADDR_MATCH_MASK = 0x2E21  # macro
regGL2A_ADDR_MATCH_MASK_BASE_IDX = 1  # macro
regGL2A_ADDR_MATCH_SIZE = 0x2E22  # macro
regGL2A_ADDR_MATCH_SIZE_BASE_IDX = 1  # macro
regGL2A_PRIORITY_CTRL = 0x2E23  # macro
regGL2A_PRIORITY_CTRL_BASE_IDX = 1  # macro
regGL2A_RESP_THROTTLE_CTRL = 0x2E2A  # macro
regGL2A_RESP_THROTTLE_CTRL_BASE_IDX = 1  # macro
regGL1H_ARB_CTRL = 0x2E40  # macro
regGL1H_ARB_CTRL_BASE_IDX = 1  # macro
regGL1H_GL1_CREDITS = 0x2E41  # macro
regGL1H_GL1_CREDITS_BASE_IDX = 1  # macro
regGL1H_BURST_MASK = 0x2E42  # macro
regGL1H_BURST_MASK_BASE_IDX = 1  # macro
regGL1H_BURST_CTRL = 0x2E43  # macro
regGL1H_BURST_CTRL_BASE_IDX = 1  # macro
regGL1H_ARB_STATUS = 0x2E44  # macro
regGL1H_ARB_STATUS_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER1_LO = 0x3000  # macro
regCPG_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER1_HI = 0x3001  # macro
regCPG_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER0_LO = 0x3002  # macro
regCPG_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER0_HI = 0x3003  # macro
regCPG_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER1_LO = 0x3004  # macro
regCPC_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER1_HI = 0x3005  # macro
regCPC_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER0_LO = 0x3006  # macro
regCPC_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER0_HI = 0x3007  # macro
regCPC_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER1_LO = 0x3008  # macro
regCPF_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER1_HI = 0x3009  # macro
regCPF_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER0_LO = 0x300A  # macro
regCPF_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER0_HI = 0x300B  # macro
regCPF_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCPF_LATENCY_STATS_DATA = 0x300C  # macro
regCPF_LATENCY_STATS_DATA_BASE_IDX = 1  # macro
regCPG_LATENCY_STATS_DATA = 0x300D  # macro
regCPG_LATENCY_STATS_DATA_BASE_IDX = 1  # macro
regCPC_LATENCY_STATS_DATA = 0x300E  # macro
regCPC_LATENCY_STATS_DATA_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER0_LO = 0x3040  # macro
regGRBM_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER0_HI = 0x3041  # macro
regGRBM_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER1_LO = 0x3043  # macro
regGRBM_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER1_HI = 0x3044  # macro
regGRBM_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGRBM_SE0_PERFCOUNTER_LO = 0x3045  # macro
regGRBM_SE0_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE0_PERFCOUNTER_HI = 0x3046  # macro
regGRBM_SE0_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGRBM_SE1_PERFCOUNTER_LO = 0x3047  # macro
regGRBM_SE1_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE1_PERFCOUNTER_HI = 0x3048  # macro
regGRBM_SE1_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGRBM_SE2_PERFCOUNTER_LO = 0x3049  # macro
regGRBM_SE2_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE2_PERFCOUNTER_HI = 0x304A  # macro
regGRBM_SE2_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGRBM_SE3_PERFCOUNTER_LO = 0x304B  # macro
regGRBM_SE3_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE3_PERFCOUNTER_HI = 0x304C  # macro
regGRBM_SE3_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGRBM_SE4_PERFCOUNTER_LO = 0x304D  # macro
regGRBM_SE4_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE4_PERFCOUNTER_HI = 0x304E  # macro
regGRBM_SE4_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGRBM_SE5_PERFCOUNTER_LO = 0x304F  # macro
regGRBM_SE5_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE5_PERFCOUNTER_HI = 0x3050  # macro
regGRBM_SE5_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGRBM_SE6_PERFCOUNTER_LO = 0x3051  # macro
regGRBM_SE6_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGRBM_SE6_PERFCOUNTER_HI = 0x3052  # macro
regGRBM_SE6_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER0_LO = 0x30A4  # macro
regGE1_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER0_HI = 0x30A5  # macro
regGE1_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER1_LO = 0x30A6  # macro
regGE1_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER1_HI = 0x30A7  # macro
regGE1_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER2_LO = 0x30A8  # macro
regGE1_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER2_HI = 0x30A9  # macro
regGE1_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER3_LO = 0x30AA  # macro
regGE1_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER3_HI = 0x30AB  # macro
regGE1_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER0_LO = 0x30AC  # macro
regGE2_DIST_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER0_HI = 0x30AD  # macro
regGE2_DIST_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER1_LO = 0x30AE  # macro
regGE2_DIST_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER1_HI = 0x30AF  # macro
regGE2_DIST_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER2_LO = 0x30B0  # macro
regGE2_DIST_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER2_HI = 0x30B1  # macro
regGE2_DIST_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER3_LO = 0x30B2  # macro
regGE2_DIST_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER3_HI = 0x30B3  # macro
regGE2_DIST_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER0_LO = 0x30B4  # macro
regGE2_SE_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER0_HI = 0x30B5  # macro
regGE2_SE_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER1_LO = 0x30B6  # macro
regGE2_SE_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER1_HI = 0x30B7  # macro
regGE2_SE_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER2_LO = 0x30B8  # macro
regGE2_SE_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER2_HI = 0x30B9  # macro
regGE2_SE_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER3_LO = 0x30BA  # macro
regGE2_SE_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER3_HI = 0x30BB  # macro
regGE2_SE_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER0_LO = 0x3100  # macro
regPA_SU_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER0_HI = 0x3101  # macro
regPA_SU_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER1_LO = 0x3102  # macro
regPA_SU_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER1_HI = 0x3103  # macro
regPA_SU_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER2_LO = 0x3104  # macro
regPA_SU_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER2_HI = 0x3105  # macro
regPA_SU_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER3_LO = 0x3106  # macro
regPA_SU_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER3_HI = 0x3107  # macro
regPA_SU_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER0_LO = 0x3140  # macro
regPA_SC_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER0_HI = 0x3141  # macro
regPA_SC_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER1_LO = 0x3142  # macro
regPA_SC_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER1_HI = 0x3143  # macro
regPA_SC_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER2_LO = 0x3144  # macro
regPA_SC_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER2_HI = 0x3145  # macro
regPA_SC_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER3_LO = 0x3146  # macro
regPA_SC_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER3_HI = 0x3147  # macro
regPA_SC_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER4_LO = 0x3148  # macro
regPA_SC_PERFCOUNTER4_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER4_HI = 0x3149  # macro
regPA_SC_PERFCOUNTER4_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER5_LO = 0x314A  # macro
regPA_SC_PERFCOUNTER5_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER5_HI = 0x314B  # macro
regPA_SC_PERFCOUNTER5_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER6_LO = 0x314C  # macro
regPA_SC_PERFCOUNTER6_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER6_HI = 0x314D  # macro
regPA_SC_PERFCOUNTER6_HI_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER7_LO = 0x314E  # macro
regPA_SC_PERFCOUNTER7_LO_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER7_HI = 0x314F  # macro
regPA_SC_PERFCOUNTER7_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER0_HI = 0x3180  # macro
regSPI_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER0_LO = 0x3181  # macro
regSPI_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER1_HI = 0x3182  # macro
regSPI_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER1_LO = 0x3183  # macro
regSPI_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER2_HI = 0x3184  # macro
regSPI_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER2_LO = 0x3185  # macro
regSPI_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER3_HI = 0x3186  # macro
regSPI_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER3_LO = 0x3187  # macro
regSPI_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER4_HI = 0x3188  # macro
regSPI_PERFCOUNTER4_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER4_LO = 0x3189  # macro
regSPI_PERFCOUNTER4_LO_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER5_HI = 0x318A  # macro
regSPI_PERFCOUNTER5_HI_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER5_LO = 0x318B  # macro
regSPI_PERFCOUNTER5_LO_BASE_IDX = 1  # macro
regPC_PERFCOUNTER0_HI = 0x318C  # macro
regPC_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regPC_PERFCOUNTER0_LO = 0x318D  # macro
regPC_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regPC_PERFCOUNTER1_HI = 0x318E  # macro
regPC_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regPC_PERFCOUNTER1_LO = 0x318F  # macro
regPC_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regPC_PERFCOUNTER2_HI = 0x3190  # macro
regPC_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regPC_PERFCOUNTER2_LO = 0x3191  # macro
regPC_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regPC_PERFCOUNTER3_HI = 0x3192  # macro
regPC_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regPC_PERFCOUNTER3_LO = 0x3193  # macro
regPC_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER0_LO = 0x31C0  # macro
regSQ_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER1_LO = 0x31C2  # macro
regSQ_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER2_LO = 0x31C4  # macro
regSQ_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER3_LO = 0x31C6  # macro
regSQ_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER4_LO = 0x31C8  # macro
regSQ_PERFCOUNTER4_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER5_LO = 0x31CA  # macro
regSQ_PERFCOUNTER5_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER6_LO = 0x31CC  # macro
regSQ_PERFCOUNTER6_LO_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER7_LO = 0x31CE  # macro
regSQ_PERFCOUNTER7_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER0_LO = 0x31E4  # macro
regSQG_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER0_HI = 0x31E5  # macro
regSQG_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER1_LO = 0x31E6  # macro
regSQG_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER1_HI = 0x31E7  # macro
regSQG_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER2_LO = 0x31E8  # macro
regSQG_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER2_HI = 0x31E9  # macro
regSQG_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER3_LO = 0x31EA  # macro
regSQG_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER3_HI = 0x31EB  # macro
regSQG_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER4_LO = 0x31EC  # macro
regSQG_PERFCOUNTER4_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER4_HI = 0x31ED  # macro
regSQG_PERFCOUNTER4_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER5_LO = 0x31EE  # macro
regSQG_PERFCOUNTER5_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER5_HI = 0x31EF  # macro
regSQG_PERFCOUNTER5_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER6_LO = 0x31F0  # macro
regSQG_PERFCOUNTER6_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER6_HI = 0x31F1  # macro
regSQG_PERFCOUNTER6_HI_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER7_LO = 0x31F2  # macro
regSQG_PERFCOUNTER7_LO_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER7_HI = 0x31F3  # macro
regSQG_PERFCOUNTER7_HI_BASE_IDX = 1  # macro
regSX_PERFCOUNTER0_LO = 0x3240  # macro
regSX_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regSX_PERFCOUNTER0_HI = 0x3241  # macro
regSX_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regSX_PERFCOUNTER1_LO = 0x3242  # macro
regSX_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regSX_PERFCOUNTER1_HI = 0x3243  # macro
regSX_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regSX_PERFCOUNTER2_LO = 0x3244  # macro
regSX_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regSX_PERFCOUNTER2_HI = 0x3245  # macro
regSX_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regSX_PERFCOUNTER3_LO = 0x3246  # macro
regSX_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regSX_PERFCOUNTER3_HI = 0x3247  # macro
regSX_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER2_LO = 0x3260  # macro
regGCEA_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER2_HI = 0x3261  # macro
regGCEA_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER_LO = 0x3262  # macro
regGCEA_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER_HI = 0x3263  # macro
regGCEA_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER0_LO = 0x3280  # macro
regGDS_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER0_HI = 0x3281  # macro
regGDS_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER1_LO = 0x3282  # macro
regGDS_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER1_HI = 0x3283  # macro
regGDS_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER2_LO = 0x3284  # macro
regGDS_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER2_HI = 0x3285  # macro
regGDS_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER3_LO = 0x3286  # macro
regGDS_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER3_HI = 0x3287  # macro
regGDS_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regTA_PERFCOUNTER0_LO = 0x32C0  # macro
regTA_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regTA_PERFCOUNTER0_HI = 0x32C1  # macro
regTA_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regTA_PERFCOUNTER1_LO = 0x32C2  # macro
regTA_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regTA_PERFCOUNTER1_HI = 0x32C3  # macro
regTA_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regTD_PERFCOUNTER0_LO = 0x3300  # macro
regTD_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regTD_PERFCOUNTER0_HI = 0x3301  # macro
regTD_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regTD_PERFCOUNTER1_LO = 0x3302  # macro
regTD_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regTD_PERFCOUNTER1_HI = 0x3303  # macro
regTD_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER0_LO = 0x3340  # macro
regTCP_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER0_HI = 0x3341  # macro
regTCP_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER1_LO = 0x3342  # macro
regTCP_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER1_HI = 0x3343  # macro
regTCP_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER2_LO = 0x3344  # macro
regTCP_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER2_HI = 0x3345  # macro
regTCP_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER3_LO = 0x3346  # macro
regTCP_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER3_HI = 0x3347  # macro
regTCP_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER_FILTER = 0x3348  # macro
regTCP_PERFCOUNTER_FILTER_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER_FILTER2 = 0x3349  # macro
regTCP_PERFCOUNTER_FILTER2_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER_FILTER_EN = 0x334A  # macro
regTCP_PERFCOUNTER_FILTER_EN_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER0_LO = 0x3380  # macro
regGL2C_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER0_HI = 0x3381  # macro
regGL2C_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER1_LO = 0x3382  # macro
regGL2C_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER1_HI = 0x3383  # macro
regGL2C_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER2_LO = 0x3384  # macro
regGL2C_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER2_HI = 0x3385  # macro
regGL2C_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER3_LO = 0x3386  # macro
regGL2C_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER3_HI = 0x3387  # macro
regGL2C_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER0_LO = 0x3390  # macro
regGL2A_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER0_HI = 0x3391  # macro
regGL2A_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER1_LO = 0x3392  # macro
regGL2A_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER1_HI = 0x3393  # macro
regGL2A_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER2_LO = 0x3394  # macro
regGL2A_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER2_HI = 0x3395  # macro
regGL2A_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER3_LO = 0x3396  # macro
regGL2A_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER3_HI = 0x3397  # macro
regGL2A_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER0_LO = 0x33A0  # macro
regGL1C_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER0_HI = 0x33A1  # macro
regGL1C_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER1_LO = 0x33A2  # macro
regGL1C_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER1_HI = 0x33A3  # macro
regGL1C_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER2_LO = 0x33A4  # macro
regGL1C_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER2_HI = 0x33A5  # macro
regGL1C_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER3_LO = 0x33A6  # macro
regGL1C_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER3_HI = 0x33A7  # macro
regGL1C_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER0_LO = 0x33C0  # macro
regCHC_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER0_HI = 0x33C1  # macro
regCHC_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER1_LO = 0x33C2  # macro
regCHC_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER1_HI = 0x33C3  # macro
regCHC_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER2_LO = 0x33C4  # macro
regCHC_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER2_HI = 0x33C5  # macro
regCHC_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER3_LO = 0x33C6  # macro
regCHC_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER3_HI = 0x33C7  # macro
regCHC_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER0_LO = 0x33C8  # macro
regCHCG_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER0_HI = 0x33C9  # macro
regCHCG_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER1_LO = 0x33CA  # macro
regCHCG_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER1_HI = 0x33CB  # macro
regCHCG_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER2_LO = 0x33CC  # macro
regCHCG_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER2_HI = 0x33CD  # macro
regCHCG_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER3_LO = 0x33CE  # macro
regCHCG_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER3_HI = 0x33CF  # macro
regCHCG_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regCB_PERFCOUNTER0_LO = 0x3406  # macro
regCB_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCB_PERFCOUNTER0_HI = 0x3407  # macro
regCB_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCB_PERFCOUNTER1_LO = 0x3408  # macro
regCB_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCB_PERFCOUNTER1_HI = 0x3409  # macro
regCB_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCB_PERFCOUNTER2_LO = 0x340A  # macro
regCB_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regCB_PERFCOUNTER2_HI = 0x340B  # macro
regCB_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regCB_PERFCOUNTER3_LO = 0x340C  # macro
regCB_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regCB_PERFCOUNTER3_HI = 0x340D  # macro
regCB_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regDB_PERFCOUNTER0_LO = 0x3440  # macro
regDB_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regDB_PERFCOUNTER0_HI = 0x3441  # macro
regDB_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regDB_PERFCOUNTER1_LO = 0x3442  # macro
regDB_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regDB_PERFCOUNTER1_HI = 0x3443  # macro
regDB_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regDB_PERFCOUNTER2_LO = 0x3444  # macro
regDB_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regDB_PERFCOUNTER2_HI = 0x3445  # macro
regDB_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regDB_PERFCOUNTER3_LO = 0x3446  # macro
regDB_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regDB_PERFCOUNTER3_HI = 0x3447  # macro
regDB_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regRLC_PERFCOUNTER0_LO = 0x3480  # macro
regRLC_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regRLC_PERFCOUNTER0_HI = 0x3481  # macro
regRLC_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regRLC_PERFCOUNTER1_LO = 0x3482  # macro
regRLC_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regRLC_PERFCOUNTER1_HI = 0x3483  # macro
regRLC_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER0_LO = 0x34C0  # macro
regRMI_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER0_HI = 0x34C1  # macro
regRMI_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER1_LO = 0x34C2  # macro
regRMI_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER1_HI = 0x34C3  # macro
regRMI_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER2_LO = 0x34C4  # macro
regRMI_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER2_HI = 0x34C5  # macro
regRMI_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER3_LO = 0x34C6  # macro
regRMI_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER3_HI = 0x34C7  # macro
regRMI_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER0_LO = 0x3520  # macro
regGCR_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER0_HI = 0x3521  # macro
regGCR_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER1_LO = 0x3522  # macro
regGCR_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER1_HI = 0x3523  # macro
regGCR_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER0_LO = 0x3580  # macro
regPA_PH_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER0_HI = 0x3581  # macro
regPA_PH_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER1_LO = 0x3582  # macro
regPA_PH_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER1_HI = 0x3583  # macro
regPA_PH_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER2_LO = 0x3584  # macro
regPA_PH_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER2_HI = 0x3585  # macro
regPA_PH_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER3_LO = 0x3586  # macro
regPA_PH_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER3_HI = 0x3587  # macro
regPA_PH_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER4_LO = 0x3588  # macro
regPA_PH_PERFCOUNTER4_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER4_HI = 0x3589  # macro
regPA_PH_PERFCOUNTER4_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER5_LO = 0x358A  # macro
regPA_PH_PERFCOUNTER5_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER5_HI = 0x358B  # macro
regPA_PH_PERFCOUNTER5_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER6_LO = 0x358C  # macro
regPA_PH_PERFCOUNTER6_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER6_HI = 0x358D  # macro
regPA_PH_PERFCOUNTER6_HI_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER7_LO = 0x358E  # macro
regPA_PH_PERFCOUNTER7_LO_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER7_HI = 0x358F  # macro
regPA_PH_PERFCOUNTER7_HI_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER0_LO = 0x35A0  # macro
regUTCL1_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER0_HI = 0x35A1  # macro
regUTCL1_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER1_LO = 0x35A2  # macro
regUTCL1_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER1_HI = 0x35A3  # macro
regUTCL1_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER2_LO = 0x35A4  # macro
regUTCL1_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER2_HI = 0x35A5  # macro
regUTCL1_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER3_LO = 0x35A6  # macro
regUTCL1_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER3_HI = 0x35A7  # macro
regUTCL1_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER0_LO = 0x35C0  # macro
regGL1A_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER0_HI = 0x35C1  # macro
regGL1A_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER1_LO = 0x35C2  # macro
regGL1A_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER1_HI = 0x35C3  # macro
regGL1A_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER2_LO = 0x35C4  # macro
regGL1A_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER2_HI = 0x35C5  # macro
regGL1A_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER3_LO = 0x35C6  # macro
regGL1A_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER3_HI = 0x35C7  # macro
regGL1A_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER0_LO = 0x35D0  # macro
regGL1H_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER0_HI = 0x35D1  # macro
regGL1H_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER1_LO = 0x35D2  # macro
regGL1H_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER1_HI = 0x35D3  # macro
regGL1H_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER2_LO = 0x35D4  # macro
regGL1H_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER2_HI = 0x35D5  # macro
regGL1H_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER3_LO = 0x35D6  # macro
regGL1H_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER3_HI = 0x35D7  # macro
regGL1H_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER0_LO = 0x3600  # macro
regCHA_PERFCOUNTER0_LO_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER0_HI = 0x3601  # macro
regCHA_PERFCOUNTER0_HI_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER1_LO = 0x3602  # macro
regCHA_PERFCOUNTER1_LO_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER1_HI = 0x3603  # macro
regCHA_PERFCOUNTER1_HI_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER2_LO = 0x3604  # macro
regCHA_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER2_HI = 0x3605  # macro
regCHA_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER3_LO = 0x3606  # macro
regCHA_PERFCOUNTER3_LO_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER3_HI = 0x3607  # macro
regCHA_PERFCOUNTER3_HI_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER2_LO = 0x3640  # macro
regGUS_PERFCOUNTER2_LO_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER2_HI = 0x3641  # macro
regGUS_PERFCOUNTER2_HI_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER_LO = 0x3642  # macro
regGUS_PERFCOUNTER_LO_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER_HI = 0x3643  # macro
regGUS_PERFCOUNTER_HI_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER1_SELECT = 0x3800  # macro
regCPG_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER0_SELECT1 = 0x3801  # macro
regCPG_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCPG_PERFCOUNTER0_SELECT = 0x3802  # macro
regCPG_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER1_SELECT = 0x3803  # macro
regCPC_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER0_SELECT1 = 0x3804  # macro
regCPC_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER1_SELECT = 0x3805  # macro
regCPF_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER0_SELECT1 = 0x3806  # macro
regCPF_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCPF_PERFCOUNTER0_SELECT = 0x3807  # macro
regCPF_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCP_PERFMON_CNTL = 0x3808  # macro
regCP_PERFMON_CNTL_BASE_IDX = 1  # macro
regCPC_PERFCOUNTER0_SELECT = 0x3809  # macro
regCPC_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCPF_TC_PERF_COUNTER_WINDOW_SELECT = 0x380A  # macro
regCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX = 1  # macro
regCPG_TC_PERF_COUNTER_WINDOW_SELECT = 0x380B  # macro
regCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX = 1  # macro
regCPF_LATENCY_STATS_SELECT = 0x380C  # macro
regCPF_LATENCY_STATS_SELECT_BASE_IDX = 1  # macro
regCPG_LATENCY_STATS_SELECT = 0x380D  # macro
regCPG_LATENCY_STATS_SELECT_BASE_IDX = 1  # macro
regCPC_LATENCY_STATS_SELECT = 0x380E  # macro
regCPC_LATENCY_STATS_SELECT_BASE_IDX = 1  # macro
regCPC_TC_PERF_COUNTER_WINDOW_SELECT = 0x380F  # macro
regCPC_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX = 1  # macro
regCP_DRAW_OBJECT = 0x3810  # macro
regCP_DRAW_OBJECT_BASE_IDX = 1  # macro
regCP_DRAW_OBJECT_COUNTER = 0x3811  # macro
regCP_DRAW_OBJECT_COUNTER_BASE_IDX = 1  # macro
regCP_DRAW_WINDOW_MASK_HI = 0x3812  # macro
regCP_DRAW_WINDOW_MASK_HI_BASE_IDX = 1  # macro
regCP_DRAW_WINDOW_HI = 0x3813  # macro
regCP_DRAW_WINDOW_HI_BASE_IDX = 1  # macro
regCP_DRAW_WINDOW_LO = 0x3814  # macro
regCP_DRAW_WINDOW_LO_BASE_IDX = 1  # macro
regCP_DRAW_WINDOW_CNTL = 0x3815  # macro
regCP_DRAW_WINDOW_CNTL_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER0_SELECT = 0x3840  # macro
regGRBM_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER1_SELECT = 0x3841  # macro
regGRBM_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGRBM_SE0_PERFCOUNTER_SELECT = 0x3842  # macro
regGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_SE1_PERFCOUNTER_SELECT = 0x3843  # macro
regGRBM_SE1_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_SE2_PERFCOUNTER_SELECT = 0x3844  # macro
regGRBM_SE2_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_SE3_PERFCOUNTER_SELECT = 0x3845  # macro
regGRBM_SE3_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_SE4_PERFCOUNTER_SELECT = 0x3846  # macro
regGRBM_SE4_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_SE5_PERFCOUNTER_SELECT = 0x3847  # macro
regGRBM_SE5_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_SE6_PERFCOUNTER_SELECT = 0x3848  # macro
regGRBM_SE6_PERFCOUNTER_SELECT_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER0_SELECT_HI = 0x384D  # macro
regGRBM_PERFCOUNTER0_SELECT_HI_BASE_IDX = 1  # macro
regGRBM_PERFCOUNTER1_SELECT_HI = 0x384E  # macro
regGRBM_PERFCOUNTER1_SELECT_HI_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER0_SELECT = 0x38A4  # macro
regGE1_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER0_SELECT1 = 0x38A5  # macro
regGE1_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER1_SELECT = 0x38A6  # macro
regGE1_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER1_SELECT1 = 0x38A7  # macro
regGE1_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER2_SELECT = 0x38A8  # macro
regGE1_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER2_SELECT1 = 0x38A9  # macro
regGE1_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER3_SELECT = 0x38AA  # macro
regGE1_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGE1_PERFCOUNTER3_SELECT1 = 0x38AB  # macro
regGE1_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER0_SELECT = 0x38AC  # macro
regGE2_DIST_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER0_SELECT1 = 0x38AD  # macro
regGE2_DIST_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER1_SELECT = 0x38AE  # macro
regGE2_DIST_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER1_SELECT1 = 0x38AF  # macro
regGE2_DIST_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER2_SELECT = 0x38B0  # macro
regGE2_DIST_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER2_SELECT1 = 0x38B1  # macro
regGE2_DIST_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER3_SELECT = 0x38B2  # macro
regGE2_DIST_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGE2_DIST_PERFCOUNTER3_SELECT1 = 0x38B3  # macro
regGE2_DIST_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER0_SELECT = 0x38B4  # macro
regGE2_SE_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER0_SELECT1 = 0x38B5  # macro
regGE2_SE_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER1_SELECT = 0x38B6  # macro
regGE2_SE_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER1_SELECT1 = 0x38B7  # macro
regGE2_SE_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER2_SELECT = 0x38B8  # macro
regGE2_SE_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER2_SELECT1 = 0x38B9  # macro
regGE2_SE_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER3_SELECT = 0x38BA  # macro
regGE2_SE_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGE2_SE_PERFCOUNTER3_SELECT1 = 0x38BB  # macro
regGE2_SE_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER0_SELECT = 0x3900  # macro
regPA_SU_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER0_SELECT1 = 0x3901  # macro
regPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER1_SELECT = 0x3902  # macro
regPA_SU_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER1_SELECT1 = 0x3903  # macro
regPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER2_SELECT = 0x3904  # macro
regPA_SU_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER2_SELECT1 = 0x3905  # macro
regPA_SU_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER3_SELECT = 0x3906  # macro
regPA_SU_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regPA_SU_PERFCOUNTER3_SELECT1 = 0x3907  # macro
regPA_SU_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER0_SELECT = 0x3940  # macro
regPA_SC_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER0_SELECT1 = 0x3941  # macro
regPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER1_SELECT = 0x3942  # macro
regPA_SC_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER2_SELECT = 0x3943  # macro
regPA_SC_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER3_SELECT = 0x3944  # macro
regPA_SC_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER4_SELECT = 0x3945  # macro
regPA_SC_PERFCOUNTER4_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER5_SELECT = 0x3946  # macro
regPA_SC_PERFCOUNTER5_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER6_SELECT = 0x3947  # macro
regPA_SC_PERFCOUNTER6_SELECT_BASE_IDX = 1  # macro
regPA_SC_PERFCOUNTER7_SELECT = 0x3948  # macro
regPA_SC_PERFCOUNTER7_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER0_SELECT = 0x3980  # macro
regSPI_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER1_SELECT = 0x3981  # macro
regSPI_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER2_SELECT = 0x3982  # macro
regSPI_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER3_SELECT = 0x3983  # macro
regSPI_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER0_SELECT1 = 0x3984  # macro
regSPI_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER1_SELECT1 = 0x3985  # macro
regSPI_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER2_SELECT1 = 0x3986  # macro
regSPI_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER3_SELECT1 = 0x3987  # macro
regSPI_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER4_SELECT = 0x3988  # macro
regSPI_PERFCOUNTER4_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER5_SELECT = 0x3989  # macro
regSPI_PERFCOUNTER5_SELECT_BASE_IDX = 1  # macro
regSPI_PERFCOUNTER_BINS = 0x398A  # macro
regSPI_PERFCOUNTER_BINS_BASE_IDX = 1  # macro
regPC_PERFCOUNTER0_SELECT = 0x398C  # macro
regPC_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regPC_PERFCOUNTER1_SELECT = 0x398D  # macro
regPC_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regPC_PERFCOUNTER2_SELECT = 0x398E  # macro
regPC_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regPC_PERFCOUNTER3_SELECT = 0x398F  # macro
regPC_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regPC_PERFCOUNTER0_SELECT1 = 0x3990  # macro
regPC_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regPC_PERFCOUNTER1_SELECT1 = 0x3991  # macro
regPC_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regPC_PERFCOUNTER2_SELECT1 = 0x3992  # macro
regPC_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regPC_PERFCOUNTER3_SELECT1 = 0x3993  # macro
regPC_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER0_SELECT = 0x39C0  # macro
regSQ_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER1_SELECT = 0x39C1  # macro
regSQ_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER2_SELECT = 0x39C2  # macro
regSQ_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER3_SELECT = 0x39C3  # macro
regSQ_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER4_SELECT = 0x39C4  # macro
regSQ_PERFCOUNTER4_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER5_SELECT = 0x39C5  # macro
regSQ_PERFCOUNTER5_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER6_SELECT = 0x39C6  # macro
regSQ_PERFCOUNTER6_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER7_SELECT = 0x39C7  # macro
regSQ_PERFCOUNTER7_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER8_SELECT = 0x39C8  # macro
regSQ_PERFCOUNTER8_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER9_SELECT = 0x39C9  # macro
regSQ_PERFCOUNTER9_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER10_SELECT = 0x39CA  # macro
regSQ_PERFCOUNTER10_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER11_SELECT = 0x39CB  # macro
regSQ_PERFCOUNTER11_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER12_SELECT = 0x39CC  # macro
regSQ_PERFCOUNTER12_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER13_SELECT = 0x39CD  # macro
regSQ_PERFCOUNTER13_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER14_SELECT = 0x39CE  # macro
regSQ_PERFCOUNTER14_SELECT_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER15_SELECT = 0x39CF  # macro
regSQ_PERFCOUNTER15_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER0_SELECT = 0x39D0  # macro
regSQG_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER1_SELECT = 0x39D1  # macro
regSQG_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER2_SELECT = 0x39D2  # macro
regSQG_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER3_SELECT = 0x39D3  # macro
regSQG_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER4_SELECT = 0x39D4  # macro
regSQG_PERFCOUNTER4_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER5_SELECT = 0x39D5  # macro
regSQG_PERFCOUNTER5_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER6_SELECT = 0x39D6  # macro
regSQG_PERFCOUNTER6_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER7_SELECT = 0x39D7  # macro
regSQG_PERFCOUNTER7_SELECT_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER_CTRL = 0x39D8  # macro
regSQG_PERFCOUNTER_CTRL_BASE_IDX = 1  # macro
regSQG_PERFCOUNTER_CTRL2 = 0x39DA  # macro
regSQG_PERFCOUNTER_CTRL2_BASE_IDX = 1  # macro
regSQG_PERF_SAMPLE_FINISH = 0x39DB  # macro
regSQG_PERF_SAMPLE_FINISH_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER_CTRL = 0x39E0  # macro
regSQ_PERFCOUNTER_CTRL_BASE_IDX = 1  # macro
regSQ_PERFCOUNTER_CTRL2 = 0x39E2  # macro
regSQ_PERFCOUNTER_CTRL2_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_BUF0_BASE = 0x39E8  # macro
regSQ_THREAD_TRACE_BUF0_BASE_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_BUF0_SIZE = 0x39E9  # macro
regSQ_THREAD_TRACE_BUF0_SIZE_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_BUF1_BASE = 0x39EA  # macro
regSQ_THREAD_TRACE_BUF1_BASE_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_BUF1_SIZE = 0x39EB  # macro
regSQ_THREAD_TRACE_BUF1_SIZE_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_CTRL = 0x39EC  # macro
regSQ_THREAD_TRACE_CTRL_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_MASK = 0x39ED  # macro
regSQ_THREAD_TRACE_MASK_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_TOKEN_MASK = 0x39EE  # macro
regSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_WPTR = 0x39EF  # macro
regSQ_THREAD_TRACE_WPTR_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_STATUS = 0x39F4  # macro
regSQ_THREAD_TRACE_STATUS_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_STATUS2 = 0x39F5  # macro
regSQ_THREAD_TRACE_STATUS2_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_GFX_DRAW_CNTR = 0x39F6  # macro
regSQ_THREAD_TRACE_GFX_DRAW_CNTR_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_GFX_MARKER_CNTR = 0x39F7  # macro
regSQ_THREAD_TRACE_GFX_MARKER_CNTR_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_HP3D_DRAW_CNTR = 0x39F8  # macro
regSQ_THREAD_TRACE_HP3D_DRAW_CNTR_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_HP3D_MARKER_CNTR = 0x39F9  # macro
regSQ_THREAD_TRACE_HP3D_MARKER_CNTR_BASE_IDX = 1  # macro
regSQ_THREAD_TRACE_DROPPED_CNTR = 0x39FA  # macro
regSQ_THREAD_TRACE_DROPPED_CNTR_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER2_SELECT = 0x3A00  # macro
regGCEA_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER2_SELECT1 = 0x3A01  # macro
regGCEA_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER2_MODE = 0x3A02  # macro
regGCEA_PERFCOUNTER2_MODE_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER0_CFG = 0x3A03  # macro
regGCEA_PERFCOUNTER0_CFG_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER1_CFG = 0x3A04  # macro
regGCEA_PERFCOUNTER1_CFG_BASE_IDX = 1  # macro
regGCEA_PERFCOUNTER_RSLT_CNTL = 0x3A05  # macro
regGCEA_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1  # macro
regSX_PERFCOUNTER0_SELECT = 0x3A40  # macro
regSX_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regSX_PERFCOUNTER1_SELECT = 0x3A41  # macro
regSX_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regSX_PERFCOUNTER2_SELECT = 0x3A42  # macro
regSX_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regSX_PERFCOUNTER3_SELECT = 0x3A43  # macro
regSX_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regSX_PERFCOUNTER0_SELECT1 = 0x3A44  # macro
regSX_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regSX_PERFCOUNTER1_SELECT1 = 0x3A45  # macro
regSX_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER0_SELECT = 0x3A80  # macro
regGDS_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER1_SELECT = 0x3A81  # macro
regGDS_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER2_SELECT = 0x3A82  # macro
regGDS_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER3_SELECT = 0x3A83  # macro
regGDS_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER0_SELECT1 = 0x3A84  # macro
regGDS_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER1_SELECT1 = 0x3A85  # macro
regGDS_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER2_SELECT1 = 0x3A86  # macro
regGDS_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regGDS_PERFCOUNTER3_SELECT1 = 0x3A87  # macro
regGDS_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regTA_PERFCOUNTER0_SELECT = 0x3AC0  # macro
regTA_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regTA_PERFCOUNTER0_SELECT1 = 0x3AC1  # macro
regTA_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regTA_PERFCOUNTER1_SELECT = 0x3AC2  # macro
regTA_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regTD_PERFCOUNTER0_SELECT = 0x3B00  # macro
regTD_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regTD_PERFCOUNTER0_SELECT1 = 0x3B01  # macro
regTD_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regTD_PERFCOUNTER1_SELECT = 0x3B02  # macro
regTD_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER0_SELECT = 0x3B40  # macro
regTCP_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER0_SELECT1 = 0x3B41  # macro
regTCP_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER1_SELECT = 0x3B42  # macro
regTCP_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER1_SELECT1 = 0x3B43  # macro
regTCP_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER2_SELECT = 0x3B44  # macro
regTCP_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regTCP_PERFCOUNTER3_SELECT = 0x3B45  # macro
regTCP_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER0_SELECT = 0x3B80  # macro
regGL2C_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER0_SELECT1 = 0x3B81  # macro
regGL2C_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER1_SELECT = 0x3B82  # macro
regGL2C_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER1_SELECT1 = 0x3B83  # macro
regGL2C_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER2_SELECT = 0x3B84  # macro
regGL2C_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGL2C_PERFCOUNTER3_SELECT = 0x3B85  # macro
regGL2C_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER0_SELECT = 0x3B90  # macro
regGL2A_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER0_SELECT1 = 0x3B91  # macro
regGL2A_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER1_SELECT = 0x3B92  # macro
regGL2A_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER1_SELECT1 = 0x3B93  # macro
regGL2A_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER2_SELECT = 0x3B94  # macro
regGL2A_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGL2A_PERFCOUNTER3_SELECT = 0x3B95  # macro
regGL2A_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER0_SELECT = 0x3BA0  # macro
regGL1C_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER0_SELECT1 = 0x3BA1  # macro
regGL1C_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER1_SELECT = 0x3BA2  # macro
regGL1C_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER2_SELECT = 0x3BA3  # macro
regGL1C_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGL1C_PERFCOUNTER3_SELECT = 0x3BA4  # macro
regGL1C_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER0_SELECT = 0x3BC0  # macro
regCHC_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER0_SELECT1 = 0x3BC1  # macro
regCHC_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER1_SELECT = 0x3BC2  # macro
regCHC_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER2_SELECT = 0x3BC3  # macro
regCHC_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regCHC_PERFCOUNTER3_SELECT = 0x3BC4  # macro
regCHC_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER0_SELECT = 0x3BC6  # macro
regCHCG_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER0_SELECT1 = 0x3BC7  # macro
regCHCG_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER1_SELECT = 0x3BC8  # macro
regCHCG_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER2_SELECT = 0x3BC9  # macro
regCHCG_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regCHCG_PERFCOUNTER3_SELECT = 0x3BCA  # macro
regCHCG_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regCB_PERFCOUNTER_FILTER = 0x3C00  # macro
regCB_PERFCOUNTER_FILTER_BASE_IDX = 1  # macro
regCB_PERFCOUNTER0_SELECT = 0x3C01  # macro
regCB_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCB_PERFCOUNTER0_SELECT1 = 0x3C02  # macro
regCB_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCB_PERFCOUNTER1_SELECT = 0x3C03  # macro
regCB_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCB_PERFCOUNTER2_SELECT = 0x3C04  # macro
regCB_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regCB_PERFCOUNTER3_SELECT = 0x3C05  # macro
regCB_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regDB_PERFCOUNTER0_SELECT = 0x3C40  # macro
regDB_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regDB_PERFCOUNTER0_SELECT1 = 0x3C41  # macro
regDB_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regDB_PERFCOUNTER1_SELECT = 0x3C42  # macro
regDB_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regDB_PERFCOUNTER1_SELECT1 = 0x3C43  # macro
regDB_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regDB_PERFCOUNTER2_SELECT = 0x3C44  # macro
regDB_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regDB_PERFCOUNTER3_SELECT = 0x3C46  # macro
regDB_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regRLC_SPM_PERFMON_CNTL = 0x3C80  # macro
regRLC_SPM_PERFMON_CNTL_BASE_IDX = 1  # macro
regRLC_SPM_PERFMON_RING_BASE_LO = 0x3C81  # macro
regRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX = 1  # macro
regRLC_SPM_PERFMON_RING_BASE_HI = 0x3C82  # macro
regRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX = 1  # macro
regRLC_SPM_PERFMON_RING_SIZE = 0x3C83  # macro
regRLC_SPM_PERFMON_RING_SIZE_BASE_IDX = 1  # macro
regRLC_SPM_RING_WRPTR = 0x3C84  # macro
regRLC_SPM_RING_WRPTR_BASE_IDX = 1  # macro
regRLC_SPM_RING_RDPTR = 0x3C85  # macro
regRLC_SPM_RING_RDPTR_BASE_IDX = 1  # macro
regRLC_SPM_SEGMENT_THRESHOLD = 0x3C86  # macro
regRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX = 1  # macro
regRLC_SPM_PERFMON_SEGMENT_SIZE = 0x3C87  # macro
regRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX = 1  # macro
regRLC_SPM_GLOBAL_MUXSEL_ADDR = 0x3C88  # macro
regRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_GLOBAL_MUXSEL_DATA = 0x3C89  # macro
regRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX = 1  # macro
regRLC_SPM_SE_MUXSEL_ADDR = 0x3C8A  # macro
regRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_SE_MUXSEL_DATA = 0x3C8B  # macro
regRLC_SPM_SE_MUXSEL_DATA_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_DATARAM_ADDR = 0x3C92  # macro
regRLC_SPM_ACCUM_DATARAM_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_DATARAM_DATA = 0x3C93  # macro
regRLC_SPM_ACCUM_DATARAM_DATA_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_SWA_DATARAM_ADDR = 0x3C94  # macro
regRLC_SPM_ACCUM_SWA_DATARAM_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_SWA_DATARAM_DATA = 0x3C95  # macro
regRLC_SPM_ACCUM_SWA_DATARAM_DATA_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_CTRLRAM_ADDR = 0x3C96  # macro
regRLC_SPM_ACCUM_CTRLRAM_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_CTRLRAM_DATA = 0x3C97  # macro
regRLC_SPM_ACCUM_CTRLRAM_DATA_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET = 0x3C98  # macro
regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_STATUS = 0x3C99  # macro
regRLC_SPM_ACCUM_STATUS_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_CTRL = 0x3C9A  # macro
regRLC_SPM_ACCUM_CTRL_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_MODE = 0x3C9B  # macro
regRLC_SPM_ACCUM_MODE_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_THRESHOLD = 0x3C9C  # macro
regRLC_SPM_ACCUM_THRESHOLD_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_SAMPLES_REQUESTED = 0x3C9D  # macro
regRLC_SPM_ACCUM_SAMPLES_REQUESTED_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_DATARAM_WRCOUNT = 0x3C9E  # macro
regRLC_SPM_ACCUM_DATARAM_WRCOUNT_BASE_IDX = 1  # macro
regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS = 0x3C9F  # macro
regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS_BASE_IDX = 1  # macro
regRLC_SPM_PAUSE = 0x3CA2  # macro
regRLC_SPM_PAUSE_BASE_IDX = 1  # macro
regRLC_SPM_STATUS = 0x3CA3  # macro
regRLC_SPM_STATUS_BASE_IDX = 1  # macro
regRLC_SPM_GFXCLOCK_LOWCOUNT = 0x3CA4  # macro
regRLC_SPM_GFXCLOCK_LOWCOUNT_BASE_IDX = 1  # macro
regRLC_SPM_GFXCLOCK_HIGHCOUNT = 0x3CA5  # macro
regRLC_SPM_GFXCLOCK_HIGHCOUNT_BASE_IDX = 1  # macro
regRLC_SPM_MODE = 0x3CAD  # macro
regRLC_SPM_MODE_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_REQ_DATA_LO = 0x3CAE  # macro
regRLC_SPM_RSPM_REQ_DATA_LO_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_REQ_DATA_HI = 0x3CAF  # macro
regRLC_SPM_RSPM_REQ_DATA_HI_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_REQ_OP = 0x3CB0  # macro
regRLC_SPM_RSPM_REQ_OP_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_RET_DATA = 0x3CB1  # macro
regRLC_SPM_RSPM_RET_DATA_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_RET_OP = 0x3CB2  # macro
regRLC_SPM_RSPM_RET_OP_BASE_IDX = 1  # macro
regRLC_SPM_SE_RSPM_REQ_DATA_LO = 0x3CB3  # macro
regRLC_SPM_SE_RSPM_REQ_DATA_LO_BASE_IDX = 1  # macro
regRLC_SPM_SE_RSPM_REQ_DATA_HI = 0x3CB4  # macro
regRLC_SPM_SE_RSPM_REQ_DATA_HI_BASE_IDX = 1  # macro
regRLC_SPM_SE_RSPM_REQ_OP = 0x3CB5  # macro
regRLC_SPM_SE_RSPM_REQ_OP_BASE_IDX = 1  # macro
regRLC_SPM_SE_RSPM_RET_DATA = 0x3CB6  # macro
regRLC_SPM_SE_RSPM_RET_DATA_BASE_IDX = 1  # macro
regRLC_SPM_SE_RSPM_RET_OP = 0x3CB7  # macro
regRLC_SPM_SE_RSPM_RET_OP_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_CMD = 0x3CB8  # macro
regRLC_SPM_RSPM_CMD_BASE_IDX = 1  # macro
regRLC_SPM_RSPM_CMD_ACK = 0x3CB9  # macro
regRLC_SPM_RSPM_CMD_ACK_BASE_IDX = 1  # macro
regRLC_SPM_SPARE = 0x3CBF  # macro
regRLC_SPM_SPARE_BASE_IDX = 1  # macro
regRLC_PERFMON_CNTL = 0x3CC0  # macro
regRLC_PERFMON_CNTL_BASE_IDX = 1  # macro
regRLC_PERFCOUNTER0_SELECT = 0x3CC1  # macro
regRLC_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regRLC_PERFCOUNTER1_SELECT = 0x3CC2  # macro
regRLC_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regRLC_GPU_IOV_PERF_CNT_CNTL = 0x3CC3  # macro
regRLC_GPU_IOV_PERF_CNT_CNTL_BASE_IDX = 1  # macro
regRLC_GPU_IOV_PERF_CNT_WR_ADDR = 0x3CC4  # macro
regRLC_GPU_IOV_PERF_CNT_WR_ADDR_BASE_IDX = 1  # macro
regRLC_GPU_IOV_PERF_CNT_WR_DATA = 0x3CC5  # macro
regRLC_GPU_IOV_PERF_CNT_WR_DATA_BASE_IDX = 1  # macro
regRLC_GPU_IOV_PERF_CNT_RD_ADDR = 0x3CC6  # macro
regRLC_GPU_IOV_PERF_CNT_RD_ADDR_BASE_IDX = 1  # macro
regRLC_GPU_IOV_PERF_CNT_RD_DATA = 0x3CC7  # macro
regRLC_GPU_IOV_PERF_CNT_RD_DATA_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER0_SELECT = 0x3D00  # macro
regRMI_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER0_SELECT1 = 0x3D01  # macro
regRMI_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER1_SELECT = 0x3D02  # macro
regRMI_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER2_SELECT = 0x3D03  # macro
regRMI_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER2_SELECT1 = 0x3D04  # macro
regRMI_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regRMI_PERFCOUNTER3_SELECT = 0x3D05  # macro
regRMI_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regRMI_PERF_COUNTER_CNTL = 0x3D06  # macro
regRMI_PERF_COUNTER_CNTL_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER0_SELECT = 0x3D60  # macro
regGCR_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER0_SELECT1 = 0x3D61  # macro
regGCR_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGCR_PERFCOUNTER1_SELECT = 0x3D62  # macro
regGCR_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER0_SELECT = 0x3D80  # macro
regPA_PH_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER0_SELECT1 = 0x3D81  # macro
regPA_PH_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER1_SELECT = 0x3D82  # macro
regPA_PH_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER2_SELECT = 0x3D83  # macro
regPA_PH_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER3_SELECT = 0x3D84  # macro
regPA_PH_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER4_SELECT = 0x3D85  # macro
regPA_PH_PERFCOUNTER4_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER5_SELECT = 0x3D86  # macro
regPA_PH_PERFCOUNTER5_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER6_SELECT = 0x3D87  # macro
regPA_PH_PERFCOUNTER6_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER7_SELECT = 0x3D88  # macro
regPA_PH_PERFCOUNTER7_SELECT_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER1_SELECT1 = 0x3D90  # macro
regPA_PH_PERFCOUNTER1_SELECT1_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER2_SELECT1 = 0x3D91  # macro
regPA_PH_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regPA_PH_PERFCOUNTER3_SELECT1 = 0x3D92  # macro
regPA_PH_PERFCOUNTER3_SELECT1_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER0_SELECT = 0x3DA0  # macro
regUTCL1_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER1_SELECT = 0x3DA1  # macro
regUTCL1_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER2_SELECT = 0x3DA2  # macro
regUTCL1_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regUTCL1_PERFCOUNTER3_SELECT = 0x3DA3  # macro
regUTCL1_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER0_SELECT = 0x3DC0  # macro
regGL1A_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER0_SELECT1 = 0x3DC1  # macro
regGL1A_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER1_SELECT = 0x3DC2  # macro
regGL1A_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER2_SELECT = 0x3DC3  # macro
regGL1A_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGL1A_PERFCOUNTER3_SELECT = 0x3DC4  # macro
regGL1A_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER0_SELECT = 0x3DD0  # macro
regGL1H_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER0_SELECT1 = 0x3DD1  # macro
regGL1H_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER1_SELECT = 0x3DD2  # macro
regGL1H_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER2_SELECT = 0x3DD3  # macro
regGL1H_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGL1H_PERFCOUNTER3_SELECT = 0x3DD4  # macro
regGL1H_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER0_SELECT = 0x3DE0  # macro
regCHA_PERFCOUNTER0_SELECT_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER0_SELECT1 = 0x3DE1  # macro
regCHA_PERFCOUNTER0_SELECT1_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER1_SELECT = 0x3DE2  # macro
regCHA_PERFCOUNTER1_SELECT_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER2_SELECT = 0x3DE3  # macro
regCHA_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regCHA_PERFCOUNTER3_SELECT = 0x3DE4  # macro
regCHA_PERFCOUNTER3_SELECT_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER2_SELECT = 0x3E00  # macro
regGUS_PERFCOUNTER2_SELECT_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER2_SELECT1 = 0x3E01  # macro
regGUS_PERFCOUNTER2_SELECT1_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER2_MODE = 0x3E02  # macro
regGUS_PERFCOUNTER2_MODE_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER0_CFG = 0x3E03  # macro
regGUS_PERFCOUNTER0_CFG_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER1_CFG = 0x3E04  # macro
regGUS_PERFCOUNTER1_CFG_BASE_IDX = 1  # macro
regGUS_PERFCOUNTER_RSLT_CNTL = 0x3E05  # macro
regGUS_PERFCOUNTER_RSLT_CNTL_BASE_IDX = 1  # macro
regGRTAVFS_RTAVFS_REG_ADDR = 0x4B00  # macro
regGRTAVFS_RTAVFS_REG_ADDR_BASE_IDX = 1  # macro
regGRTAVFS_RTAVFS_WR_DATA = 0x4B01  # macro
regGRTAVFS_RTAVFS_WR_DATA_BASE_IDX = 1  # macro
regGRTAVFS_GENERAL_0 = 0x4B02  # macro
regGRTAVFS_GENERAL_0_BASE_IDX = 1  # macro
regGRTAVFS_RTAVFS_RD_DATA = 0x4B03  # macro
regGRTAVFS_RTAVFS_RD_DATA_BASE_IDX = 1  # macro
regGRTAVFS_RTAVFS_REG_CTRL = 0x4B04  # macro
regGRTAVFS_RTAVFS_REG_CTRL_BASE_IDX = 1  # macro
regGRTAVFS_RTAVFS_REG_STATUS = 0x4B05  # macro
regGRTAVFS_RTAVFS_REG_STATUS_BASE_IDX = 1  # macro
regGRTAVFS_TARG_FREQ = 0x4B06  # macro
regGRTAVFS_TARG_FREQ_BASE_IDX = 1  # macro
regGRTAVFS_TARG_VOLT = 0x4B07  # macro
regGRTAVFS_TARG_VOLT_BASE_IDX = 1  # macro
regGRTAVFS_SOFT_RESET = 0x4B0C  # macro
regGRTAVFS_SOFT_RESET_BASE_IDX = 1  # macro
regGRTAVFS_PSM_CNTL = 0x4B0D  # macro
regGRTAVFS_PSM_CNTL_BASE_IDX = 1  # macro
regGRTAVFS_CLK_CNTL = 0x4B0E  # macro
regGRTAVFS_CLK_CNTL_BASE_IDX = 1  # macro
regGRTAVFS_SE_RTAVFS_REG_ADDR = 0x4B40  # macro
regGRTAVFS_SE_RTAVFS_REG_ADDR_BASE_IDX = 1  # macro
regGRTAVFS_SE_RTAVFS_WR_DATA = 0x4B41  # macro
regGRTAVFS_SE_RTAVFS_WR_DATA_BASE_IDX = 1  # macro
regGRTAVFS_SE_GENERAL_0 = 0x4B42  # macro
regGRTAVFS_SE_GENERAL_0_BASE_IDX = 1  # macro
regGRTAVFS_SE_RTAVFS_RD_DATA = 0x4B43  # macro
regGRTAVFS_SE_RTAVFS_RD_DATA_BASE_IDX = 1  # macro
regGRTAVFS_SE_RTAVFS_REG_CTRL = 0x4B44  # macro
regGRTAVFS_SE_RTAVFS_REG_CTRL_BASE_IDX = 1  # macro
regGRTAVFS_SE_RTAVFS_REG_STATUS = 0x4B45  # macro
regGRTAVFS_SE_RTAVFS_REG_STATUS_BASE_IDX = 1  # macro
regGRTAVFS_SE_TARG_FREQ = 0x4B46  # macro
regGRTAVFS_SE_TARG_FREQ_BASE_IDX = 1  # macro
regGRTAVFS_SE_TARG_VOLT = 0x4B47  # macro
regGRTAVFS_SE_TARG_VOLT_BASE_IDX = 1  # macro
regGRTAVFS_SE_SOFT_RESET = 0x4B4C  # macro
regGRTAVFS_SE_SOFT_RESET_BASE_IDX = 1  # macro
regGRTAVFS_SE_PSM_CNTL = 0x4B4D  # macro
regGRTAVFS_SE_PSM_CNTL_BASE_IDX = 1  # macro
regGRTAVFS_SE_CLK_CNTL = 0x4B4E  # macro
regGRTAVFS_SE_CLK_CNTL_BASE_IDX = 1  # macro
regRTAVFS_RTAVFS_REG_ADDR = 0x4B00  # macro
regRTAVFS_RTAVFS_REG_ADDR_BASE_IDX = 1  # macro
regRTAVFS_RTAVFS_WR_DATA = 0x4B01  # macro
regRTAVFS_RTAVFS_WR_DATA_BASE_IDX = 1  # macro
regCP_HYP_PFP_UCODE_ADDR = 0x5814  # macro
regCP_HYP_PFP_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_PFP_UCODE_ADDR = 0x5814  # macro
regCP_PFP_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_HYP_PFP_UCODE_DATA = 0x5815  # macro
regCP_HYP_PFP_UCODE_DATA_BASE_IDX = 1  # macro
regCP_PFP_UCODE_DATA = 0x5815  # macro
regCP_PFP_UCODE_DATA_BASE_IDX = 1  # macro
regCP_HYP_ME_UCODE_ADDR = 0x5816  # macro
regCP_HYP_ME_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_ME_RAM_RADDR = 0x5816  # macro
regCP_ME_RAM_RADDR_BASE_IDX = 1  # macro
regCP_ME_RAM_WADDR = 0x5816  # macro
regCP_ME_RAM_WADDR_BASE_IDX = 1  # macro
regCP_HYP_ME_UCODE_DATA = 0x5817  # macro
regCP_HYP_ME_UCODE_DATA_BASE_IDX = 1  # macro
regCP_ME_RAM_DATA = 0x5817  # macro
regCP_ME_RAM_DATA_BASE_IDX = 1  # macro
regCP_HYP_MEC1_UCODE_ADDR = 0x581A  # macro
regCP_HYP_MEC1_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_MEC_ME1_UCODE_ADDR = 0x581A  # macro
regCP_MEC_ME1_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_HYP_MEC1_UCODE_DATA = 0x581B  # macro
regCP_HYP_MEC1_UCODE_DATA_BASE_IDX = 1  # macro
regCP_MEC_ME1_UCODE_DATA = 0x581B  # macro
regCP_MEC_ME1_UCODE_DATA_BASE_IDX = 1  # macro
regCP_HYP_MEC2_UCODE_ADDR = 0x581C  # macro
regCP_HYP_MEC2_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_MEC_ME2_UCODE_ADDR = 0x581C  # macro
regCP_MEC_ME2_UCODE_ADDR_BASE_IDX = 1  # macro
regCP_HYP_MEC2_UCODE_DATA = 0x581D  # macro
regCP_HYP_MEC2_UCODE_DATA_BASE_IDX = 1  # macro
regCP_MEC_ME2_UCODE_DATA = 0x581D  # macro
regCP_MEC_ME2_UCODE_DATA_BASE_IDX = 1  # macro
regCP_PFP_IC_BASE_LO = 0x5840  # macro
regCP_PFP_IC_BASE_LO_BASE_IDX = 1  # macro
regCP_PFP_IC_BASE_HI = 0x5841  # macro
regCP_PFP_IC_BASE_HI_BASE_IDX = 1  # macro
regCP_PFP_IC_BASE_CNTL = 0x5842  # macro
regCP_PFP_IC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_PFP_IC_OP_CNTL = 0x5843  # macro
regCP_PFP_IC_OP_CNTL_BASE_IDX = 1  # macro
regCP_ME_IC_BASE_LO = 0x5844  # macro
regCP_ME_IC_BASE_LO_BASE_IDX = 1  # macro
regCP_ME_IC_BASE_HI = 0x5845  # macro
regCP_ME_IC_BASE_HI_BASE_IDX = 1  # macro
regCP_ME_IC_BASE_CNTL = 0x5846  # macro
regCP_ME_IC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_ME_IC_OP_CNTL = 0x5847  # macro
regCP_ME_IC_OP_CNTL_BASE_IDX = 1  # macro
regCP_CPC_IC_BASE_LO = 0x584C  # macro
regCP_CPC_IC_BASE_LO_BASE_IDX = 1  # macro
regCP_CPC_IC_BASE_HI = 0x584D  # macro
regCP_CPC_IC_BASE_HI_BASE_IDX = 1  # macro
regCP_CPC_IC_BASE_CNTL = 0x584E  # macro
regCP_CPC_IC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_MES_IC_BASE_LO = 0x5850  # macro
regCP_MES_IC_BASE_LO_BASE_IDX = 1  # macro
regCP_MES_MIBASE_LO = 0x5850  # macro
regCP_MES_MIBASE_LO_BASE_IDX = 1  # macro
regCP_MES_IC_BASE_HI = 0x5851  # macro
regCP_MES_IC_BASE_HI_BASE_IDX = 1  # macro
regCP_MES_MIBASE_HI = 0x5851  # macro
regCP_MES_MIBASE_HI_BASE_IDX = 1  # macro
regCP_MES_IC_BASE_CNTL = 0x5852  # macro
regCP_MES_IC_BASE_CNTL_BASE_IDX = 1  # macro
regCP_MES_DC_BASE_LO = 0x5854  # macro
regCP_MES_DC_BASE_LO_BASE_IDX = 1  # macro
regCP_MES_MDBASE_LO = 0x5854  # macro
regCP_MES_MDBASE_LO_BASE_IDX = 1  # macro
regCP_MES_DC_BASE_HI = 0x5855  # macro
regCP_MES_DC_BASE_HI_BASE_IDX = 1  # macro
regCP_MES_MDBASE_HI = 0x5855  # macro
regCP_MES_MDBASE_HI_BASE_IDX = 1  # macro
regCP_MES_MIBOUND_LO = 0x585B  # macro
regCP_MES_MIBOUND_LO_BASE_IDX = 1  # macro
regCP_MES_MIBOUND_HI = 0x585C  # macro
regCP_MES_MIBOUND_HI_BASE_IDX = 1  # macro
regCP_MES_MDBOUND_LO = 0x585D  # macro
regCP_MES_MDBOUND_LO_BASE_IDX = 1  # macro
regCP_MES_MDBOUND_HI = 0x585E  # macro
regCP_MES_MDBOUND_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_BASE0_LO = 0x5863  # macro
regCP_GFX_RS64_DC_BASE0_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_BASE1_LO = 0x5864  # macro
regCP_GFX_RS64_DC_BASE1_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_BASE0_HI = 0x5865  # macro
regCP_GFX_RS64_DC_BASE0_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_DC_BASE1_HI = 0x5866  # macro
regCP_GFX_RS64_DC_BASE1_HI_BASE_IDX = 1  # macro
regCP_GFX_RS64_MIBOUND_LO = 0x586C  # macro
regCP_GFX_RS64_MIBOUND_LO_BASE_IDX = 1  # macro
regCP_GFX_RS64_MIBOUND_HI = 0x586D  # macro
regCP_GFX_RS64_MIBOUND_HI_BASE_IDX = 1  # macro
regCP_MEC_DC_BASE_LO = 0x5870  # macro
regCP_MEC_DC_BASE_LO_BASE_IDX = 1  # macro
regCP_MEC_MDBASE_LO = 0x5870  # macro
regCP_MEC_MDBASE_LO_BASE_IDX = 1  # macro
regCP_MEC_DC_BASE_HI = 0x5871  # macro
regCP_MEC_DC_BASE_HI_BASE_IDX = 1  # macro
regCP_MEC_MDBASE_HI = 0x5871  # macro
regCP_MEC_MDBASE_HI_BASE_IDX = 1  # macro
regCP_MEC_MIBOUND_LO = 0x5872  # macro
regCP_MEC_MIBOUND_LO_BASE_IDX = 1  # macro
regCP_MEC_MIBOUND_HI = 0x5873  # macro
regCP_MEC_MIBOUND_HI_BASE_IDX = 1  # macro
regCP_MEC_MDBOUND_LO = 0x5874  # macro
regCP_MEC_MDBOUND_LO_BASE_IDX = 1  # macro
regCP_MEC_MDBOUND_HI = 0x5875  # macro
regCP_MEC_MDBOUND_HI_BASE_IDX = 1  # macro
regRLC_CNTL = 0x4C00  # macro
regRLC_CNTL_BASE_IDX = 1  # macro
regRLC_F32_UCODE_VERSION = 0x4C03  # macro
regRLC_F32_UCODE_VERSION_BASE_IDX = 1  # macro
regRLC_STAT = 0x4C04  # macro
regRLC_STAT_BASE_IDX = 1  # macro
regRLC_REFCLOCK_TIMESTAMP_LSB = 0x4C0C  # macro
regRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX = 1  # macro
regRLC_REFCLOCK_TIMESTAMP_MSB = 0x4C0D  # macro
regRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_INT_0 = 0x4C0E  # macro
regRLC_GPM_TIMER_INT_0_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_INT_1 = 0x4C0F  # macro
regRLC_GPM_TIMER_INT_1_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_INT_2 = 0x4C10  # macro
regRLC_GPM_TIMER_INT_2_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_INT_3 = 0x4C11  # macro
regRLC_GPM_TIMER_INT_3_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_INT_4 = 0x4C12  # macro
regRLC_GPM_TIMER_INT_4_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_CTRL = 0x4C13  # macro
regRLC_GPM_TIMER_CTRL_BASE_IDX = 1  # macro
regRLC_GPM_TIMER_STAT = 0x4C14  # macro
regRLC_GPM_TIMER_STAT_BASE_IDX = 1  # macro
regRLC_GPM_LEGACY_INT_STAT = 0x4C16  # macro
regRLC_GPM_LEGACY_INT_STAT_BASE_IDX = 1  # macro
regRLC_GPM_LEGACY_INT_CLEAR = 0x4C17  # macro
regRLC_GPM_LEGACY_INT_CLEAR_BASE_IDX = 1  # macro
regRLC_INT_STAT = 0x4C18  # macro
regRLC_INT_STAT_BASE_IDX = 1  # macro
regRLC_MGCG_CTRL = 0x4C1A  # macro
regRLC_MGCG_CTRL_BASE_IDX = 1  # macro
regRLC_JUMP_TABLE_RESTORE = 0x4C1E  # macro
regRLC_JUMP_TABLE_RESTORE_BASE_IDX = 1  # macro
regRLC_PG_DELAY_2 = 0x4C1F  # macro
regRLC_PG_DELAY_2_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_LSB = 0x4C24  # macro
regRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_MSB = 0x4C25  # macro
regRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX = 1  # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT = 0x4C26  # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX = 1  # macro
regRLC_UCODE_CNTL = 0x4C27  # macro
regRLC_UCODE_CNTL_BASE_IDX = 1  # macro
regRLC_GPM_THREAD_RESET = 0x4C28  # macro
regRLC_GPM_THREAD_RESET_BASE_IDX = 1  # macro
regRLC_GPM_CP_DMA_COMPLETE_T0 = 0x4C29  # macro
regRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX = 1  # macro
regRLC_GPM_CP_DMA_COMPLETE_T1 = 0x4C2A  # macro
regRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX = 1  # macro
regRLC_GPM_THREAD_INVALIDATE_CACHE = 0x4C2B  # macro
regRLC_GPM_THREAD_INVALIDATE_CACHE_BASE_IDX = 1  # macro
regRLC_CLK_COUNT_GFXCLK_LSB = 0x4C30  # macro
regRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX = 1  # macro
regRLC_CLK_COUNT_GFXCLK_MSB = 0x4C31  # macro
regRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX = 1  # macro
regRLC_CLK_COUNT_REFCLK_LSB = 0x4C32  # macro
regRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX = 1  # macro
regRLC_CLK_COUNT_REFCLK_MSB = 0x4C33  # macro
regRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX = 1  # macro
regRLC_CLK_COUNT_CTRL = 0x4C34  # macro
regRLC_CLK_COUNT_CTRL_BASE_IDX = 1  # macro
regRLC_CLK_COUNT_STAT = 0x4C35  # macro
regRLC_CLK_COUNT_STAT_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_CNTL = 0x4C36  # macro
regRLC_RLCG_DOORBELL_CNTL_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_STAT = 0x4C37  # macro
regRLC_RLCG_DOORBELL_STAT_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_0_DATA_LO = 0x4C38  # macro
regRLC_RLCG_DOORBELL_0_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_0_DATA_HI = 0x4C39  # macro
regRLC_RLCG_DOORBELL_0_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_1_DATA_LO = 0x4C3A  # macro
regRLC_RLCG_DOORBELL_1_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_1_DATA_HI = 0x4C3B  # macro
regRLC_RLCG_DOORBELL_1_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_2_DATA_LO = 0x4C3C  # macro
regRLC_RLCG_DOORBELL_2_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_2_DATA_HI = 0x4C3D  # macro
regRLC_RLCG_DOORBELL_2_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_3_DATA_LO = 0x4C3E  # macro
regRLC_RLCG_DOORBELL_3_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_3_DATA_HI = 0x4C3F  # macro
regRLC_RLCG_DOORBELL_3_DATA_HI_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_32_RES_SEL = 0x4C41  # macro
regRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_32 = 0x4C42  # macro
regRLC_GPU_CLOCK_32_BASE_IDX = 1  # macro
regRLC_PG_CNTL = 0x4C43  # macro
regRLC_PG_CNTL_BASE_IDX = 1  # macro
regRLC_GPM_THREAD_PRIORITY = 0x4C44  # macro
regRLC_GPM_THREAD_PRIORITY_BASE_IDX = 1  # macro
regRLC_GPM_THREAD_ENABLE = 0x4C45  # macro
regRLC_GPM_THREAD_ENABLE_BASE_IDX = 1  # macro
regRLC_RLCG_DOORBELL_RANGE = 0x4C47  # macro
regRLC_RLCG_DOORBELL_RANGE_BASE_IDX = 1  # macro
regRLC_CGTT_MGCG_OVERRIDE = 0x4C48  # macro
regRLC_CGTT_MGCG_OVERRIDE_BASE_IDX = 1  # macro
regRLC_CGCG_CGLS_CTRL = 0x4C49  # macro
regRLC_CGCG_CGLS_CTRL_BASE_IDX = 1  # macro
regRLC_CGCG_RAMP_CTRL = 0x4C4A  # macro
regRLC_CGCG_RAMP_CTRL_BASE_IDX = 1  # macro
regRLC_DYN_PG_STATUS = 0x4C4B  # macro
regRLC_DYN_PG_STATUS_BASE_IDX = 1  # macro
regRLC_DYN_PG_REQUEST = 0x4C4C  # macro
regRLC_DYN_PG_REQUEST_BASE_IDX = 1  # macro
regRLC_PG_DELAY = 0x4C4D  # macro
regRLC_PG_DELAY_BASE_IDX = 1  # macro
regRLC_WGP_STATUS = 0x4C4E  # macro
regRLC_WGP_STATUS_BASE_IDX = 1  # macro
regRLC_PG_ALWAYS_ON_WGP_MASK = 0x4C53  # macro
regRLC_PG_ALWAYS_ON_WGP_MASK_BASE_IDX = 1  # macro
regRLC_MAX_PG_WGP = 0x4C54  # macro
regRLC_MAX_PG_WGP_BASE_IDX = 1  # macro
regRLC_AUTO_PG_CTRL = 0x4C55  # macro
regRLC_AUTO_PG_CTRL_BASE_IDX = 1  # macro
regRLC_SERDES_RD_INDEX = 0x4C59  # macro
regRLC_SERDES_RD_INDEX_BASE_IDX = 1  # macro
regRLC_SERDES_RD_DATA_0 = 0x4C5A  # macro
regRLC_SERDES_RD_DATA_0_BASE_IDX = 1  # macro
regRLC_SERDES_RD_DATA_1 = 0x4C5B  # macro
regRLC_SERDES_RD_DATA_1_BASE_IDX = 1  # macro
regRLC_SERDES_RD_DATA_2 = 0x4C5C  # macro
regRLC_SERDES_RD_DATA_2_BASE_IDX = 1  # macro
regRLC_SERDES_RD_DATA_3 = 0x4C5D  # macro
regRLC_SERDES_RD_DATA_3_BASE_IDX = 1  # macro
regRLC_SERDES_MASK = 0x4C5E  # macro
regRLC_SERDES_MASK_BASE_IDX = 1  # macro
regRLC_SERDES_CTRL = 0x4C5F  # macro
regRLC_SERDES_CTRL_BASE_IDX = 1  # macro
regRLC_SERDES_DATA = 0x4C60  # macro
regRLC_SERDES_DATA_BASE_IDX = 1  # macro
regRLC_SERDES_BUSY = 0x4C61  # macro
regRLC_SERDES_BUSY_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_0 = 0x4C63  # macro
regRLC_GPM_GENERAL_0_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_1 = 0x4C64  # macro
regRLC_GPM_GENERAL_1_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_2 = 0x4C65  # macro
regRLC_GPM_GENERAL_2_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_3 = 0x4C66  # macro
regRLC_GPM_GENERAL_3_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_4 = 0x4C67  # macro
regRLC_GPM_GENERAL_4_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_5 = 0x4C68  # macro
regRLC_GPM_GENERAL_5_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_6 = 0x4C69  # macro
regRLC_GPM_GENERAL_6_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_7 = 0x4C6A  # macro
regRLC_GPM_GENERAL_7_BASE_IDX = 1  # macro
regRLC_STATIC_PG_STATUS = 0x4C6E  # macro
regRLC_STATIC_PG_STATUS_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_16 = 0x4C76  # macro
regRLC_GPM_GENERAL_16_BASE_IDX = 1  # macro
regRLC_PG_DELAY_3 = 0x4C78  # macro
regRLC_PG_DELAY_3_BASE_IDX = 1  # macro
regRLC_GPR_REG1 = 0x4C79  # macro
regRLC_GPR_REG1_BASE_IDX = 1  # macro
regRLC_GPR_REG2 = 0x4C7A  # macro
regRLC_GPR_REG2_BASE_IDX = 1  # macro
regRLC_GPM_INT_DISABLE_TH0 = 0x4C7C  # macro
regRLC_GPM_INT_DISABLE_TH0_BASE_IDX = 1  # macro
regRLC_GPM_LEGACY_INT_DISABLE = 0x4C7D  # macro
regRLC_GPM_LEGACY_INT_DISABLE_BASE_IDX = 1  # macro
regRLC_GPM_INT_FORCE_TH0 = 0x4C7E  # macro
regRLC_GPM_INT_FORCE_TH0_BASE_IDX = 1  # macro
regRLC_SRM_CNTL = 0x4C80  # macro
regRLC_SRM_CNTL_BASE_IDX = 1  # macro
regRLC_SRM_GPM_COMMAND_STATUS = 0x4C88  # macro
regRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_0 = 0x4C8B  # macro
regRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_1 = 0x4C8C  # macro
regRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_2 = 0x4C8D  # macro
regRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_3 = 0x4C8E  # macro
regRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_4 = 0x4C8F  # macro
regRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_5 = 0x4C90  # macro
regRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_6 = 0x4C91  # macro
regRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_ADDR_7 = 0x4C92  # macro
regRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_0 = 0x4C93  # macro
regRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_1 = 0x4C94  # macro
regRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_2 = 0x4C95  # macro
regRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_3 = 0x4C96  # macro
regRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_4 = 0x4C97  # macro
regRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_5 = 0x4C98  # macro
regRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_6 = 0x4C99  # macro
regRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX = 1  # macro
regRLC_SRM_INDEX_CNTL_DATA_7 = 0x4C9A  # macro
regRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX = 1  # macro
regRLC_SRM_STAT = 0x4C9B  # macro
regRLC_SRM_STAT_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_8 = 0x4CAD  # macro
regRLC_GPM_GENERAL_8_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_9 = 0x4CAE  # macro
regRLC_GPM_GENERAL_9_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_10 = 0x4CAF  # macro
regRLC_GPM_GENERAL_10_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_11 = 0x4CB0  # macro
regRLC_GPM_GENERAL_11_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_12 = 0x4CB1  # macro
regRLC_GPM_GENERAL_12_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_CNTL_0 = 0x4CB2  # macro
regRLC_GPM_UTCL1_CNTL_0_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_CNTL_1 = 0x4CB3  # macro
regRLC_GPM_UTCL1_CNTL_1_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_CNTL_2 = 0x4CB4  # macro
regRLC_GPM_UTCL1_CNTL_2_BASE_IDX = 1  # macro
regRLC_SPM_UTCL1_CNTL = 0x4CB5  # macro
regRLC_SPM_UTCL1_CNTL_BASE_IDX = 1  # macro
regRLC_UTCL1_STATUS_2 = 0x4CB6  # macro
regRLC_UTCL1_STATUS_2_BASE_IDX = 1  # macro
regRLC_SPM_UTCL1_ERROR_1 = 0x4CBC  # macro
regRLC_SPM_UTCL1_ERROR_1_BASE_IDX = 1  # macro
regRLC_SPM_UTCL1_ERROR_2 = 0x4CBD  # macro
regRLC_SPM_UTCL1_ERROR_2_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_TH0_ERROR_1 = 0x4CBE  # macro
regRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_TH0_ERROR_2 = 0x4CC0  # macro
regRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_TH1_ERROR_1 = 0x4CC1  # macro
regRLC_GPM_UTCL1_TH1_ERROR_1_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_TH1_ERROR_2 = 0x4CC2  # macro
regRLC_GPM_UTCL1_TH1_ERROR_2_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_TH2_ERROR_1 = 0x4CC3  # macro
regRLC_GPM_UTCL1_TH2_ERROR_1_BASE_IDX = 1  # macro
regRLC_GPM_UTCL1_TH2_ERROR_2 = 0x4CC4  # macro
regRLC_GPM_UTCL1_TH2_ERROR_2_BASE_IDX = 1  # macro
regRLC_CGCG_CGLS_CTRL_3D = 0x4CC5  # macro
regRLC_CGCG_CGLS_CTRL_3D_BASE_IDX = 1  # macro
regRLC_CGCG_RAMP_CTRL_3D = 0x4CC6  # macro
regRLC_CGCG_RAMP_CTRL_3D_BASE_IDX = 1  # macro
regRLC_SEMAPHORE_0 = 0x4CC7  # macro
regRLC_SEMAPHORE_0_BASE_IDX = 1  # macro
regRLC_SEMAPHORE_1 = 0x4CC8  # macro
regRLC_SEMAPHORE_1_BASE_IDX = 1  # macro
regRLC_SEMAPHORE_2 = 0x4CC9  # macro
regRLC_SEMAPHORE_2_BASE_IDX = 1  # macro
regRLC_SEMAPHORE_3 = 0x4CCA  # macro
regRLC_SEMAPHORE_3_BASE_IDX = 1  # macro
regRLC_PACE_INT_STAT = 0x4CCC  # macro
regRLC_PACE_INT_STAT_BASE_IDX = 1  # macro
regRLC_UTCL1_STATUS = 0x4CD4  # macro
regRLC_UTCL1_STATUS_BASE_IDX = 1  # macro
regRLC_R2I_CNTL_0 = 0x4CD5  # macro
regRLC_R2I_CNTL_0_BASE_IDX = 1  # macro
regRLC_R2I_CNTL_1 = 0x4CD6  # macro
regRLC_R2I_CNTL_1_BASE_IDX = 1  # macro
regRLC_R2I_CNTL_2 = 0x4CD7  # macro
regRLC_R2I_CNTL_2_BASE_IDX = 1  # macro
regRLC_R2I_CNTL_3 = 0x4CD8  # macro
regRLC_R2I_CNTL_3_BASE_IDX = 1  # macro
regRLC_GPM_INT_STAT_TH0 = 0x4CDC  # macro
regRLC_GPM_INT_STAT_TH0_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_13 = 0x4CDD  # macro
regRLC_GPM_GENERAL_13_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_14 = 0x4CDE  # macro
regRLC_GPM_GENERAL_14_BASE_IDX = 1  # macro
regRLC_GPM_GENERAL_15 = 0x4CDF  # macro
regRLC_GPM_GENERAL_15_BASE_IDX = 1  # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_1 = 0x4CEA  # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_LSB_2 = 0x4CEB  # macro
regRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_MSB_2 = 0x4CEC  # macro
regRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX = 1  # macro
regRLC_PACE_INT_DISABLE = 0x4CED  # macro
regRLC_PACE_INT_DISABLE_BASE_IDX = 1  # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_2 = 0x4CEF  # macro
regRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_RANGE = 0x4CF0  # macro
regRLC_RLCV_DOORBELL_RANGE_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_CNTL = 0x4CF1  # macro
regRLC_RLCV_DOORBELL_CNTL_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_STAT = 0x4CF2  # macro
regRLC_RLCV_DOORBELL_STAT_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_0_DATA_LO = 0x4CF3  # macro
regRLC_RLCV_DOORBELL_0_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_0_DATA_HI = 0x4CF4  # macro
regRLC_RLCV_DOORBELL_0_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_1_DATA_LO = 0x4CF5  # macro
regRLC_RLCV_DOORBELL_1_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_1_DATA_HI = 0x4CF6  # macro
regRLC_RLCV_DOORBELL_1_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_2_DATA_LO = 0x4CF7  # macro
regRLC_RLCV_DOORBELL_2_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_2_DATA_HI = 0x4CF8  # macro
regRLC_RLCV_DOORBELL_2_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_3_DATA_LO = 0x4CF9  # macro
regRLC_RLCV_DOORBELL_3_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCV_DOORBELL_3_DATA_HI = 0x4CFA  # macro
regRLC_RLCV_DOORBELL_3_DATA_HI_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_LSB_1 = 0x4CFB  # macro
regRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_MSB_1 = 0x4CFC  # macro
regRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX = 1  # macro
regRLC_RLCV_SPARE_INT = 0x4D00  # macro
regRLC_RLCV_SPARE_INT_BASE_IDX = 1  # macro
regRLC_PACE_TIMER_INT_0 = 0x4D04  # macro
regRLC_PACE_TIMER_INT_0_BASE_IDX = 1  # macro
regRLC_PACE_TIMER_INT_1 = 0x4D05  # macro
regRLC_PACE_TIMER_INT_1_BASE_IDX = 1  # macro
regRLC_PACE_TIMER_CTRL = 0x4D06  # macro
regRLC_PACE_TIMER_CTRL_BASE_IDX = 1  # macro
regRLC_SMU_CLK_REQ = 0x4D08  # macro
regRLC_SMU_CLK_REQ_BASE_IDX = 1  # macro
regRLC_CP_STAT_INVAL_STAT = 0x4D09  # macro
regRLC_CP_STAT_INVAL_STAT_BASE_IDX = 1  # macro
regRLC_CP_STAT_INVAL_CTRL = 0x4D0A  # macro
regRLC_CP_STAT_INVAL_CTRL_BASE_IDX = 1  # macro
regRLC_SPARE = 0x4D0B  # macro
regRLC_SPARE_BASE_IDX = 1  # macro
regRLC_SPP_CTRL = 0x4D0C  # macro
regRLC_SPP_CTRL_BASE_IDX = 1  # macro
regRLC_SPP_SHADER_PROFILE_EN = 0x4D0D  # macro
regRLC_SPP_SHADER_PROFILE_EN_BASE_IDX = 1  # macro
regRLC_SPP_SSF_CAPTURE_EN = 0x4D0E  # macro
regRLC_SPP_SSF_CAPTURE_EN_BASE_IDX = 1  # macro
regRLC_SPP_SSF_THRESHOLD_0 = 0x4D0F  # macro
regRLC_SPP_SSF_THRESHOLD_0_BASE_IDX = 1  # macro
regRLC_SPP_SSF_THRESHOLD_1 = 0x4D10  # macro
regRLC_SPP_SSF_THRESHOLD_1_BASE_IDX = 1  # macro
regRLC_SPP_SSF_THRESHOLD_2 = 0x4D11  # macro
regRLC_SPP_SSF_THRESHOLD_2_BASE_IDX = 1  # macro
regRLC_SPP_INFLIGHT_RD_ADDR = 0x4D12  # macro
regRLC_SPP_INFLIGHT_RD_ADDR_BASE_IDX = 1  # macro
regRLC_SPP_INFLIGHT_RD_DATA = 0x4D13  # macro
regRLC_SPP_INFLIGHT_RD_DATA_BASE_IDX = 1  # macro
regRLC_SPP_PROF_INFO_1 = 0x4D18  # macro
regRLC_SPP_PROF_INFO_1_BASE_IDX = 1  # macro
regRLC_SPP_PROF_INFO_2 = 0x4D19  # macro
regRLC_SPP_PROF_INFO_2_BASE_IDX = 1  # macro
regRLC_SPP_GLOBAL_SH_ID = 0x4D1A  # macro
regRLC_SPP_GLOBAL_SH_ID_BASE_IDX = 1  # macro
regRLC_SPP_GLOBAL_SH_ID_VALID = 0x4D1B  # macro
regRLC_SPP_GLOBAL_SH_ID_VALID_BASE_IDX = 1  # macro
regRLC_SPP_STATUS = 0x4D1C  # macro
regRLC_SPP_STATUS_BASE_IDX = 1  # macro
regRLC_SPP_PVT_STAT_0 = 0x4D1D  # macro
regRLC_SPP_PVT_STAT_0_BASE_IDX = 1  # macro
regRLC_SPP_PVT_STAT_1 = 0x4D1E  # macro
regRLC_SPP_PVT_STAT_1_BASE_IDX = 1  # macro
regRLC_SPP_PVT_STAT_2 = 0x4D1F  # macro
regRLC_SPP_PVT_STAT_2_BASE_IDX = 1  # macro
regRLC_SPP_PVT_STAT_3 = 0x4D20  # macro
regRLC_SPP_PVT_STAT_3_BASE_IDX = 1  # macro
regRLC_SPP_PVT_LEVEL_MAX = 0x4D21  # macro
regRLC_SPP_PVT_LEVEL_MAX_BASE_IDX = 1  # macro
regRLC_SPP_STALL_STATE_UPDATE = 0x4D22  # macro
regRLC_SPP_STALL_STATE_UPDATE_BASE_IDX = 1  # macro
regRLC_SPP_PBB_INFO = 0x4D23  # macro
regRLC_SPP_PBB_INFO_BASE_IDX = 1  # macro
regRLC_SPP_RESET = 0x4D24  # macro
regRLC_SPP_RESET_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_RANGE = 0x4D26  # macro
regRLC_RLCP_DOORBELL_RANGE_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_CNTL = 0x4D27  # macro
regRLC_RLCP_DOORBELL_CNTL_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_STAT = 0x4D28  # macro
regRLC_RLCP_DOORBELL_STAT_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_0_DATA_LO = 0x4D29  # macro
regRLC_RLCP_DOORBELL_0_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_0_DATA_HI = 0x4D2A  # macro
regRLC_RLCP_DOORBELL_0_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_1_DATA_LO = 0x4D2B  # macro
regRLC_RLCP_DOORBELL_1_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_1_DATA_HI = 0x4D2C  # macro
regRLC_RLCP_DOORBELL_1_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_2_DATA_LO = 0x4D2D  # macro
regRLC_RLCP_DOORBELL_2_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_2_DATA_HI = 0x4D2E  # macro
regRLC_RLCP_DOORBELL_2_DATA_HI_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_3_DATA_LO = 0x4D2F  # macro
regRLC_RLCP_DOORBELL_3_DATA_LO_BASE_IDX = 1  # macro
regRLC_RLCP_DOORBELL_3_DATA_HI = 0x4D30  # macro
regRLC_RLCP_DOORBELL_3_DATA_HI_BASE_IDX = 1  # macro
regRLC_CAC_MASK_CNTL = 0x4D45  # macro
regRLC_CAC_MASK_CNTL_BASE_IDX = 1  # macro
regRLC_POWER_RESIDENCY_CNTR_CTRL = 0x4D48  # macro
regRLC_POWER_RESIDENCY_CNTR_CTRL_BASE_IDX = 1  # macro
regRLC_CLK_RESIDENCY_CNTR_CTRL = 0x4D49  # macro
regRLC_CLK_RESIDENCY_CNTR_CTRL_BASE_IDX = 1  # macro
regRLC_DS_RESIDENCY_CNTR_CTRL = 0x4D4A  # macro
regRLC_DS_RESIDENCY_CNTR_CTRL_BASE_IDX = 1  # macro
regRLC_ULV_RESIDENCY_CNTR_CTRL = 0x4D4B  # macro
regRLC_ULV_RESIDENCY_CNTR_CTRL_BASE_IDX = 1  # macro
regRLC_PCC_RESIDENCY_CNTR_CTRL = 0x4D4C  # macro
regRLC_PCC_RESIDENCY_CNTR_CTRL_BASE_IDX = 1  # macro
regRLC_GENERAL_RESIDENCY_CNTR_CTRL = 0x4D4D  # macro
regRLC_GENERAL_RESIDENCY_CNTR_CTRL_BASE_IDX = 1  # macro
regRLC_POWER_RESIDENCY_EVENT_CNTR = 0x4D50  # macro
regRLC_POWER_RESIDENCY_EVENT_CNTR_BASE_IDX = 1  # macro
regRLC_CLK_RESIDENCY_EVENT_CNTR = 0x4D51  # macro
regRLC_CLK_RESIDENCY_EVENT_CNTR_BASE_IDX = 1  # macro
regRLC_DS_RESIDENCY_EVENT_CNTR = 0x4D52  # macro
regRLC_DS_RESIDENCY_EVENT_CNTR_BASE_IDX = 1  # macro
regRLC_ULV_RESIDENCY_EVENT_CNTR = 0x4D53  # macro
regRLC_ULV_RESIDENCY_EVENT_CNTR_BASE_IDX = 1  # macro
regRLC_PCC_RESIDENCY_EVENT_CNTR = 0x4D54  # macro
regRLC_PCC_RESIDENCY_EVENT_CNTR_BASE_IDX = 1  # macro
regRLC_GENERAL_RESIDENCY_EVENT_CNTR = 0x4D55  # macro
regRLC_GENERAL_RESIDENCY_EVENT_CNTR_BASE_IDX = 1  # macro
regRLC_POWER_RESIDENCY_REF_CNTR = 0x4D58  # macro
regRLC_POWER_RESIDENCY_REF_CNTR_BASE_IDX = 1  # macro
regRLC_CLK_RESIDENCY_REF_CNTR = 0x4D59  # macro
regRLC_CLK_RESIDENCY_REF_CNTR_BASE_IDX = 1  # macro
regRLC_DS_RESIDENCY_REF_CNTR = 0x4D5A  # macro
regRLC_DS_RESIDENCY_REF_CNTR_BASE_IDX = 1  # macro
regRLC_ULV_RESIDENCY_REF_CNTR = 0x4D5B  # macro
regRLC_ULV_RESIDENCY_REF_CNTR_BASE_IDX = 1  # macro
regRLC_PCC_RESIDENCY_REF_CNTR = 0x4D5C  # macro
regRLC_PCC_RESIDENCY_REF_CNTR_BASE_IDX = 1  # macro
regRLC_GENERAL_RESIDENCY_REF_CNTR = 0x4D5D  # macro
regRLC_GENERAL_RESIDENCY_REF_CNTR_BASE_IDX = 1  # macro
regRLC_GFX_IH_CLIENT_CTRL = 0x4D5E  # macro
regRLC_GFX_IH_CLIENT_CTRL_BASE_IDX = 1  # macro
regRLC_GFX_IH_ARBITER_STAT = 0x4D5F  # macro
regRLC_GFX_IH_ARBITER_STAT_BASE_IDX = 1  # macro
regRLC_GFX_IH_CLIENT_SE_STAT_L = 0x4D60  # macro
regRLC_GFX_IH_CLIENT_SE_STAT_L_BASE_IDX = 1  # macro
regRLC_GFX_IH_CLIENT_SE_STAT_H = 0x4D61  # macro
regRLC_GFX_IH_CLIENT_SE_STAT_H_BASE_IDX = 1  # macro
regRLC_GFX_IH_CLIENT_SDMA_STAT = 0x4D62  # macro
regRLC_GFX_IH_CLIENT_SDMA_STAT_BASE_IDX = 1  # macro
regRLC_GFX_IH_CLIENT_OTHER_STAT = 0x4D63  # macro
regRLC_GFX_IH_CLIENT_OTHER_STAT_BASE_IDX = 1  # macro
regRLC_SPM_GLOBAL_DELAY_IND_ADDR = 0x4D64  # macro
regRLC_SPM_GLOBAL_DELAY_IND_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_GLOBAL_DELAY_IND_DATA = 0x4D65  # macro
regRLC_SPM_GLOBAL_DELAY_IND_DATA_BASE_IDX = 1  # macro
regRLC_SPM_SE_DELAY_IND_ADDR = 0x4D66  # macro
regRLC_SPM_SE_DELAY_IND_ADDR_BASE_IDX = 1  # macro
regRLC_SPM_SE_DELAY_IND_DATA = 0x4D67  # macro
regRLC_SPM_SE_DELAY_IND_DATA_BASE_IDX = 1  # macro
regRLC_LX6_CNTL = 0x4D80  # macro
regRLC_LX6_CNTL_BASE_IDX = 1  # macro
regRLC_XT_CORE_STATUS = 0x4DD4  # macro
regRLC_XT_CORE_STATUS_BASE_IDX = 1  # macro
regRLC_XT_CORE_INTERRUPT = 0x4DD5  # macro
regRLC_XT_CORE_INTERRUPT_BASE_IDX = 1  # macro
regRLC_XT_CORE_FAULT_INFO = 0x4DD6  # macro
regRLC_XT_CORE_FAULT_INFO_BASE_IDX = 1  # macro
regRLC_XT_CORE_ALT_RESET_VEC = 0x4DD7  # macro
regRLC_XT_CORE_ALT_RESET_VEC_BASE_IDX = 1  # macro
regRLC_XT_CORE_RESERVED = 0x4DD8  # macro
regRLC_XT_CORE_RESERVED_BASE_IDX = 1  # macro
regRLC_XT_INT_VEC_FORCE = 0x4DD9  # macro
regRLC_XT_INT_VEC_FORCE_BASE_IDX = 1  # macro
regRLC_XT_INT_VEC_CLEAR = 0x4DDA  # macro
regRLC_XT_INT_VEC_CLEAR_BASE_IDX = 1  # macro
regRLC_XT_INT_VEC_MUX_SEL = 0x4DDB  # macro
regRLC_XT_INT_VEC_MUX_SEL_BASE_IDX = 1  # macro
regRLC_XT_INT_VEC_MUX_INT_SEL = 0x4DDC  # macro
regRLC_XT_INT_VEC_MUX_INT_SEL_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_SPM_LSB = 0x4DE4  # macro
regRLC_GPU_CLOCK_COUNT_SPM_LSB_BASE_IDX = 1  # macro
regRLC_GPU_CLOCK_COUNT_SPM_MSB = 0x4DE5  # macro
regRLC_GPU_CLOCK_COUNT_SPM_MSB_BASE_IDX = 1  # macro
regRLC_SPM_THREAD_TRACE_CTRL = 0x4DE6  # macro
regRLC_SPM_THREAD_TRACE_CTRL_BASE_IDX = 1  # macro
regRLC_SPP_CAM_ADDR = 0x4DE8  # macro
regRLC_SPP_CAM_ADDR_BASE_IDX = 1  # macro
regRLC_SPP_CAM_DATA = 0x4DE9  # macro
regRLC_SPP_CAM_DATA_BASE_IDX = 1  # macro
regRLC_SPP_CAM_EXT_ADDR = 0x4DEA  # macro
regRLC_SPP_CAM_EXT_ADDR_BASE_IDX = 1  # macro
regRLC_SPP_CAM_EXT_DATA = 0x4DEB  # macro
regRLC_SPP_CAM_EXT_DATA_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_RANGE = 0x4DF5  # macro
regRLC_XT_DOORBELL_RANGE_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_CNTL = 0x4DF6  # macro
regRLC_XT_DOORBELL_CNTL_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_STAT = 0x4DF7  # macro
regRLC_XT_DOORBELL_STAT_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_0_DATA_LO = 0x4DF8  # macro
regRLC_XT_DOORBELL_0_DATA_LO_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_0_DATA_HI = 0x4DF9  # macro
regRLC_XT_DOORBELL_0_DATA_HI_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_1_DATA_LO = 0x4DFA  # macro
regRLC_XT_DOORBELL_1_DATA_LO_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_1_DATA_HI = 0x4DFB  # macro
regRLC_XT_DOORBELL_1_DATA_HI_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_2_DATA_LO = 0x4DFC  # macro
regRLC_XT_DOORBELL_2_DATA_LO_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_2_DATA_HI = 0x4DFD  # macro
regRLC_XT_DOORBELL_2_DATA_HI_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_3_DATA_LO = 0x4DFE  # macro
regRLC_XT_DOORBELL_3_DATA_LO_BASE_IDX = 1  # macro
regRLC_XT_DOORBELL_3_DATA_HI = 0x4DFF  # macro
regRLC_XT_DOORBELL_3_DATA_HI_BASE_IDX = 1  # macro
regRLC_MEM_SLP_CNTL = 0x4E00  # macro
regRLC_MEM_SLP_CNTL_BASE_IDX = 1  # macro
regSMU_RLC_RESPONSE = 0x4E01  # macro
regSMU_RLC_RESPONSE_BASE_IDX = 1  # macro
regRLC_RLCV_SAFE_MODE = 0x4E02  # macro
regRLC_RLCV_SAFE_MODE_BASE_IDX = 1  # macro
regRLC_SMU_SAFE_MODE = 0x4E03  # macro
regRLC_SMU_SAFE_MODE_BASE_IDX = 1  # macro
regRLC_RLCV_COMMAND = 0x4E04  # macro
regRLC_RLCV_COMMAND_BASE_IDX = 1  # macro
regRLC_SMU_MESSAGE = 0x4E05  # macro
regRLC_SMU_MESSAGE_BASE_IDX = 1  # macro
regRLC_SMU_MESSAGE_1 = 0x4E06  # macro
regRLC_SMU_MESSAGE_1_BASE_IDX = 1  # macro
regRLC_SMU_MESSAGE_2 = 0x4E07  # macro
regRLC_SMU_MESSAGE_2_BASE_IDX = 1  # macro
regRLC_SRM_GPM_COMMAND = 0x4E08  # macro
regRLC_SRM_GPM_COMMAND_BASE_IDX = 1  # macro
regRLC_SRM_GPM_ABORT = 0x4E09  # macro
regRLC_SRM_GPM_ABORT_BASE_IDX = 1  # macro
regRLC_SMU_COMMAND = 0x4E0A  # macro
regRLC_SMU_COMMAND_BASE_IDX = 1  # macro
regRLC_SMU_ARGUMENT_1 = 0x4E0B  # macro
regRLC_SMU_ARGUMENT_1_BASE_IDX = 1  # macro
regRLC_SMU_ARGUMENT_2 = 0x4E0C  # macro
regRLC_SMU_ARGUMENT_2_BASE_IDX = 1  # macro
regRLC_SMU_ARGUMENT_3 = 0x4E0D  # macro
regRLC_SMU_ARGUMENT_3_BASE_IDX = 1  # macro
regRLC_SMU_ARGUMENT_4 = 0x4E0E  # macro
regRLC_SMU_ARGUMENT_4_BASE_IDX = 1  # macro
regRLC_SMU_ARGUMENT_5 = 0x4E0F  # macro
regRLC_SMU_ARGUMENT_5_BASE_IDX = 1  # macro
regRLC_IMU_BOOTLOAD_ADDR_HI = 0x4E10  # macro
regRLC_IMU_BOOTLOAD_ADDR_HI_BASE_IDX = 1  # macro
regRLC_IMU_BOOTLOAD_ADDR_LO = 0x4E11  # macro
regRLC_IMU_BOOTLOAD_ADDR_LO_BASE_IDX = 1  # macro
regRLC_IMU_BOOTLOAD_SIZE = 0x4E12  # macro
regRLC_IMU_BOOTLOAD_SIZE_BASE_IDX = 1  # macro
regRLC_IMU_MISC = 0x4E16  # macro
regRLC_IMU_MISC_BASE_IDX = 1  # macro
regRLC_IMU_RESET_VECTOR = 0x4E17  # macro
regRLC_IMU_RESET_VECTOR_BASE_IDX = 1  # macro
regRLC_RLCS_DEC_START = 0x4E60  # macro
regRLC_RLCS_DEC_START_BASE_IDX = 1  # macro
regRLC_RLCS_DEC_DUMP_ADDR = 0x4E61  # macro
regRLC_RLCS_DEC_DUMP_ADDR_BASE_IDX = 1  # macro
regRLC_RLCS_EXCEPTION_REG_1 = 0x4E62  # macro
regRLC_RLCS_EXCEPTION_REG_1_BASE_IDX = 1  # macro
regRLC_RLCS_EXCEPTION_REG_2 = 0x4E63  # macro
regRLC_RLCS_EXCEPTION_REG_2_BASE_IDX = 1  # macro
regRLC_RLCS_EXCEPTION_REG_3 = 0x4E64  # macro
regRLC_RLCS_EXCEPTION_REG_3_BASE_IDX = 1  # macro
regRLC_RLCS_EXCEPTION_REG_4 = 0x4E65  # macro
regRLC_RLCS_EXCEPTION_REG_4_BASE_IDX = 1  # macro
regRLC_RLCS_CGCG_REQUEST = 0x4E66  # macro
regRLC_RLCS_CGCG_REQUEST_BASE_IDX = 1  # macro
regRLC_RLCS_CGCG_STATUS = 0x4E67  # macro
regRLC_RLCS_CGCG_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_SOC_DS_CNTL = 0x4E68  # macro
regRLC_RLCS_SOC_DS_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_GFX_DS_CNTL = 0x4E69  # macro
regRLC_RLCS_GFX_DS_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL = 0x4E6A  # macro
regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL_BASE_IDX = 1  # macro
regRLC_GPM_STAT = 0x4E6B  # macro
regRLC_GPM_STAT_BASE_IDX = 1  # macro
regRLC_RLCS_GPM_STAT = 0x4E6B  # macro
regRLC_RLCS_GPM_STAT_BASE_IDX = 1  # macro
regRLC_RLCS_ABORTED_PD_SEQUENCE = 0x4E6C  # macro
regRLC_RLCS_ABORTED_PD_SEQUENCE_BASE_IDX = 1  # macro
regRLC_RLCS_DIDT_FORCE_STALL = 0x4E6D  # macro
regRLC_RLCS_DIDT_FORCE_STALL_BASE_IDX = 1  # macro
regRLC_RLCS_IOV_CMD_STATUS = 0x4E6E  # macro
regRLC_RLCS_IOV_CMD_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_IOV_CNTX_LOC_SIZE = 0x4E6F  # macro
regRLC_RLCS_IOV_CNTX_LOC_SIZE_BASE_IDX = 1  # macro
regRLC_RLCS_IOV_SCH_BLOCK = 0x4E70  # macro
regRLC_RLCS_IOV_SCH_BLOCK_BASE_IDX = 1  # macro
regRLC_RLCS_IOV_VM_BUSY_STATUS = 0x4E71  # macro
regRLC_RLCS_IOV_VM_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_GPM_STAT_2 = 0x4E72  # macro
regRLC_RLCS_GPM_STAT_2_BASE_IDX = 1  # macro
regRLC_RLCS_GRBM_SOFT_RESET = 0x4E73  # macro
regRLC_RLCS_GRBM_SOFT_RESET_BASE_IDX = 1  # macro
regRLC_RLCS_PG_CHANGE_STATUS = 0x4E74  # macro
regRLC_RLCS_PG_CHANGE_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_PG_CHANGE_READ = 0x4E75  # macro
regRLC_RLCS_PG_CHANGE_READ_BASE_IDX = 1  # macro
regRLC_RLCS_IH_SEMAPHORE = 0x4E76  # macro
regRLC_RLCS_IH_SEMAPHORE_BASE_IDX = 1  # macro
regRLC_RLCS_IH_COOKIE_SEMAPHORE = 0x4E77  # macro
regRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX = 1  # macro
regRLC_RLCS_WGP_STATUS = 0x4E78  # macro
regRLC_RLCS_WGP_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_WGP_READ = 0x4E79  # macro
regRLC_RLCS_WGP_READ_BASE_IDX = 1  # macro
regRLC_RLCS_CP_INT_CTRL_1 = 0x4E7A  # macro
regRLC_RLCS_CP_INT_CTRL_1_BASE_IDX = 1  # macro
regRLC_RLCS_CP_INT_CTRL_2 = 0x4E7B  # macro
regRLC_RLCS_CP_INT_CTRL_2_BASE_IDX = 1  # macro
regRLC_RLCS_CP_INT_INFO_1 = 0x4E7C  # macro
regRLC_RLCS_CP_INT_INFO_1_BASE_IDX = 1  # macro
regRLC_RLCS_CP_INT_INFO_2 = 0x4E7D  # macro
regRLC_RLCS_CP_INT_INFO_2_BASE_IDX = 1  # macro
regRLC_RLCS_SPM_INT_CTRL = 0x4E7E  # macro
regRLC_RLCS_SPM_INT_CTRL_BASE_IDX = 1  # macro
regRLC_RLCS_SPM_INT_INFO_1 = 0x4E7F  # macro
regRLC_RLCS_SPM_INT_INFO_1_BASE_IDX = 1  # macro
regRLC_RLCS_SPM_INT_INFO_2 = 0x4E80  # macro
regRLC_RLCS_SPM_INT_INFO_2_BASE_IDX = 1  # macro
regRLC_RLCS_DSM_TRIG = 0x4E81  # macro
regRLC_RLCS_DSM_TRIG_BASE_IDX = 1  # macro
regRLC_RLCS_BOOTLOAD_STATUS = 0x4E82  # macro
regRLC_RLCS_BOOTLOAD_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_POWER_BRAKE_CNTL = 0x4E83  # macro
regRLC_RLCS_POWER_BRAKE_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_POWER_BRAKE_CNTL_TH1 = 0x4E84  # macro
regRLC_RLCS_POWER_BRAKE_CNTL_TH1_BASE_IDX = 1  # macro
regRLC_RLCS_GRBM_IDLE_BUSY_STAT = 0x4E85  # macro
regRLC_RLCS_GRBM_IDLE_BUSY_STAT_BASE_IDX = 1  # macro
regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL = 0x4E86  # macro
regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_CMP_IDLE_CNTL = 0x4E87  # macro
regRLC_RLCS_CMP_IDLE_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_0 = 0x4E88  # macro
regRLC_RLCS_GENERAL_0_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_1 = 0x4E89  # macro
regRLC_RLCS_GENERAL_1_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_2 = 0x4E8A  # macro
regRLC_RLCS_GENERAL_2_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_3 = 0x4E8B  # macro
regRLC_RLCS_GENERAL_3_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_4 = 0x4E8C  # macro
regRLC_RLCS_GENERAL_4_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_5 = 0x4E8D  # macro
regRLC_RLCS_GENERAL_5_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_6 = 0x4E8E  # macro
regRLC_RLCS_GENERAL_6_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_7 = 0x4E8F  # macro
regRLC_RLCS_GENERAL_7_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_8 = 0x4E90  # macro
regRLC_RLCS_GENERAL_8_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_9 = 0x4E91  # macro
regRLC_RLCS_GENERAL_9_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_10 = 0x4E92  # macro
regRLC_RLCS_GENERAL_10_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_11 = 0x4E93  # macro
regRLC_RLCS_GENERAL_11_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_12 = 0x4E94  # macro
regRLC_RLCS_GENERAL_12_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_13 = 0x4E95  # macro
regRLC_RLCS_GENERAL_13_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_14 = 0x4E96  # macro
regRLC_RLCS_GENERAL_14_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_15 = 0x4E97  # macro
regRLC_RLCS_GENERAL_15_BASE_IDX = 1  # macro
regRLC_RLCS_GENERAL_16 = 0x4E98  # macro
regRLC_RLCS_GENERAL_16_BASE_IDX = 1  # macro
regRLC_RLCS_AUXILIARY_REG_1 = 0x4EC5  # macro
regRLC_RLCS_AUXILIARY_REG_1_BASE_IDX = 1  # macro
regRLC_RLCS_AUXILIARY_REG_2 = 0x4EC6  # macro
regRLC_RLCS_AUXILIARY_REG_2_BASE_IDX = 1  # macro
regRLC_RLCS_AUXILIARY_REG_3 = 0x4EC7  # macro
regRLC_RLCS_AUXILIARY_REG_3_BASE_IDX = 1  # macro
regRLC_RLCS_AUXILIARY_REG_4 = 0x4EC8  # macro
regRLC_RLCS_AUXILIARY_REG_4_BASE_IDX = 1  # macro
regRLC_RLCS_SPM_SQTT_MODE = 0x4EC9  # macro
regRLC_RLCS_SPM_SQTT_MODE_BASE_IDX = 1  # macro
regRLC_RLCS_CP_DMA_SRCID_OVER = 0x4ECA  # macro
regRLC_RLCS_CP_DMA_SRCID_OVER_BASE_IDX = 1  # macro
regRLC_RLCS_BOOTLOAD_ID_STATUS1 = 0x4ECB  # macro
regRLC_RLCS_BOOTLOAD_ID_STATUS1_BASE_IDX = 1  # macro
regRLC_RLCS_BOOTLOAD_ID_STATUS2 = 0x4ECC  # macro
regRLC_RLCS_BOOTLOAD_ID_STATUS2_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_VIDCHG_CNTL = 0x4ECD  # macro
regRLC_RLCS_IMU_VIDCHG_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_EDC_INT_CNTL = 0x4ECE  # macro
regRLC_RLCS_EDC_INT_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_KMD_LOG_CNTL1 = 0x4ECF  # macro
regRLC_RLCS_KMD_LOG_CNTL1_BASE_IDX = 1  # macro
regRLC_RLCS_KMD_LOG_CNTL2 = 0x4ED0  # macro
regRLC_RLCS_KMD_LOG_CNTL2_BASE_IDX = 1  # macro
regRLC_RLCS_GPM_LEGACY_INT_STAT = 0x4ED1  # macro
regRLC_RLCS_GPM_LEGACY_INT_STAT_BASE_IDX = 1  # macro
regRLC_RLCS_GPM_LEGACY_INT_DISABLE = 0x4ED2  # macro
regRLC_RLCS_GPM_LEGACY_INT_DISABLE_BASE_IDX = 1  # macro
regRLC_RLCS_SRM_SRCID_CNTL = 0x4ED3  # macro
regRLC_RLCS_SRM_SRCID_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_GCR_DATA_0 = 0x4ED4  # macro
regRLC_RLCS_GCR_DATA_0_BASE_IDX = 1  # macro
regRLC_RLCS_GCR_DATA_1 = 0x4ED5  # macro
regRLC_RLCS_GCR_DATA_1_BASE_IDX = 1  # macro
regRLC_RLCS_GCR_DATA_2 = 0x4ED6  # macro
regRLC_RLCS_GCR_DATA_2_BASE_IDX = 1  # macro
regRLC_RLCS_GCR_DATA_3 = 0x4ED7  # macro
regRLC_RLCS_GCR_DATA_3_BASE_IDX = 1  # macro
regRLC_RLCS_GCR_STATUS = 0x4ED8  # macro
regRLC_RLCS_GCR_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_PERFMON_CLK_CNTL_UCODE = 0x4ED9  # macro
regRLC_RLCS_PERFMON_CLK_CNTL_UCODE_BASE_IDX = 1  # macro
regRLC_RLCS_UTCL2_CNTL = 0x4EDA  # macro
regRLC_RLCS_UTCL2_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA0 = 0x4EDB  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA0_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA1 = 0x4EDC  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA1_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA2 = 0x4EDD  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA2_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA3 = 0x4EDE  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA3_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA4 = 0x4EDF  # macro
regRLC_RLCS_IMU_RLC_MSG_DATA4_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_CONTROL = 0x4EE0  # macro
regRLC_RLCS_IMU_RLC_MSG_CONTROL_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MSG_CNTL = 0x4EE1  # macro
regRLC_RLCS_IMU_RLC_MSG_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_RLC_IMU_MSG_DATA0 = 0x4EE2  # macro
regRLC_RLCS_RLC_IMU_MSG_DATA0_BASE_IDX = 1  # macro
regRLC_RLCS_RLC_IMU_MSG_CONTROL = 0x4EE3  # macro
regRLC_RLCS_RLC_IMU_MSG_CONTROL_BASE_IDX = 1  # macro
regRLC_RLCS_RLC_IMU_MSG_CNTL = 0x4EE4  # macro
regRLC_RLCS_RLC_IMU_MSG_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0 = 0x4EE5  # macro
regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1 = 0x4EE6  # macro
regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_MUTEX_CNTL = 0x4EE7  # macro
regRLC_RLCS_IMU_RLC_MUTEX_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RLC_STATUS = 0x4EE8  # macro
regRLC_RLCS_IMU_RLC_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_RLC_IMU_STATUS = 0x4EE9  # macro
regRLC_RLCS_RLC_IMU_STATUS_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_DATA_1 = 0x4EEA  # macro
regRLC_RLCS_IMU_RAM_DATA_1_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_ADDR_1_LSB = 0x4EEB  # macro
regRLC_RLCS_IMU_RAM_ADDR_1_LSB_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_ADDR_1_MSB = 0x4EEC  # macro
regRLC_RLCS_IMU_RAM_ADDR_1_MSB_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_DATA_0 = 0x4EED  # macro
regRLC_RLCS_IMU_RAM_DATA_0_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_ADDR_0_LSB = 0x4EEE  # macro
regRLC_RLCS_IMU_RAM_ADDR_0_LSB_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_ADDR_0_MSB = 0x4EEF  # macro
regRLC_RLCS_IMU_RAM_ADDR_0_MSB_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_RAM_CNTL = 0x4EF0  # macro
regRLC_RLCS_IMU_RAM_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_IMU_GFX_DOORBELL_FENCE = 0x4EF1  # macro
regRLC_RLCS_IMU_GFX_DOORBELL_FENCE_BASE_IDX = 1  # macro
regRLC_RLCS_SDMA_INT_CNTL_1 = 0x4EF3  # macro
regRLC_RLCS_SDMA_INT_CNTL_1_BASE_IDX = 1  # macro
regRLC_RLCS_SDMA_INT_CNTL_2 = 0x4EF4  # macro
regRLC_RLCS_SDMA_INT_CNTL_2_BASE_IDX = 1  # macro
regRLC_RLCS_SDMA_INT_STAT = 0x4EF5  # macro
regRLC_RLCS_SDMA_INT_STAT_BASE_IDX = 1  # macro
regRLC_RLCS_SDMA_INT_INFO = 0x4EF6  # macro
regRLC_RLCS_SDMA_INT_INFO_BASE_IDX = 1  # macro
regRLC_RLCS_PMM_CGCG_CNTL = 0x4EF7  # macro
regRLC_RLCS_PMM_CGCG_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_GFX_MEM_POWER_CTRL_LO = 0x4EF8  # macro
regRLC_RLCS_GFX_MEM_POWER_CTRL_LO_BASE_IDX = 1  # macro
regRLC_RLCS_GFX_RM_CNTL = 0x4EFA  # macro
regRLC_RLCS_GFX_RM_CNTL_BASE_IDX = 1  # macro
regRLC_RLCS_DEC_END = 0x4FFF  # macro
regRLC_RLCS_DEC_END_BASE_IDX = 1  # macro
regRLC_SAFE_MODE = 0x0980  # macro
regRLC_SAFE_MODE_BASE_IDX = 1  # macro
regRLC_SPM_SAMPLE_CNT = 0x0981  # macro
regRLC_SPM_SAMPLE_CNT_BASE_IDX = 1  # macro
regRLC_SPM_MC_CNTL = 0x0982  # macro
regRLC_SPM_MC_CNTL_BASE_IDX = 1  # macro
regRLC_SPM_INT_CNTL = 0x0983  # macro
regRLC_SPM_INT_CNTL_BASE_IDX = 1  # macro
regRLC_SPM_INT_STATUS = 0x0984  # macro
regRLC_SPM_INT_STATUS_BASE_IDX = 1  # macro
regRLC_SPM_INT_INFO_1 = 0x0985  # macro
regRLC_SPM_INT_INFO_1_BASE_IDX = 1  # macro
regRLC_SPM_INT_INFO_2 = 0x0986  # macro
regRLC_SPM_INT_INFO_2_BASE_IDX = 1  # macro
regRLC_CSIB_ADDR_LO = 0x0987  # macro
regRLC_CSIB_ADDR_LO_BASE_IDX = 1  # macro
regRLC_CSIB_ADDR_HI = 0x0988  # macro
regRLC_CSIB_ADDR_HI_BASE_IDX = 1  # macro
regRLC_CSIB_LENGTH = 0x0989  # macro
regRLC_CSIB_LENGTH_BASE_IDX = 1  # macro
regRLC_CP_SCHEDULERS = 0x098A  # macro
regRLC_CP_SCHEDULERS_BASE_IDX = 1  # macro
regRLC_CP_EOF_INT = 0x098B  # macro
regRLC_CP_EOF_INT_BASE_IDX = 1  # macro
regRLC_CP_EOF_INT_CNT = 0x098C  # macro
regRLC_CP_EOF_INT_CNT_BASE_IDX = 1  # macro
regRLC_SPARE_INT_0 = 0x098D  # macro
regRLC_SPARE_INT_0_BASE_IDX = 1  # macro
regRLC_SPARE_INT_1 = 0x098E  # macro
regRLC_SPARE_INT_1_BASE_IDX = 1  # macro
regRLC_SPARE_INT_2 = 0x098F  # macro
regRLC_SPARE_INT_2_BASE_IDX = 1  # macro
regRLC_PACE_SPARE_INT = 0x0990  # macro
regRLC_PACE_SPARE_INT_BASE_IDX = 1  # macro
regRLC_PACE_SPARE_INT_1 = 0x0991  # macro
regRLC_PACE_SPARE_INT_1_BASE_IDX = 1  # macro
regRLC_RLCV_SPARE_INT_1 = 0x0992  # macro
regRLC_RLCV_SPARE_INT_1_BASE_IDX = 1  # macro
regCGTS_TCC_DISABLE = 0x5006  # macro
regCGTS_TCC_DISABLE_BASE_IDX = 1  # macro
regCGTT_GS_NGG_CLK_CTRL = 0x5087  # macro
regCGTT_GS_NGG_CLK_CTRL_BASE_IDX = 1  # macro
regCGTT_PA_CLK_CTRL = 0x5088  # macro
regCGTT_PA_CLK_CTRL_BASE_IDX = 1  # macro
regCGTT_SC_CLK_CTRL0 = 0x5089  # macro
regCGTT_SC_CLK_CTRL0_BASE_IDX = 1  # macro
regCGTT_SC_CLK_CTRL1 = 0x508A  # macro
regCGTT_SC_CLK_CTRL1_BASE_IDX = 1  # macro
regCGTT_SC_CLK_CTRL2 = 0x508B  # macro
regCGTT_SC_CLK_CTRL2_BASE_IDX = 1  # macro
regCGTT_SQG_CLK_CTRL = 0x508D  # macro
regCGTT_SQG_CLK_CTRL_BASE_IDX = 1  # macro
regSQ_ALU_CLK_CTRL = 0x508E  # macro
regSQ_ALU_CLK_CTRL_BASE_IDX = 1  # macro
regSQ_TEX_CLK_CTRL = 0x508F  # macro
regSQ_TEX_CLK_CTRL_BASE_IDX = 1  # macro
regSQ_LDS_CLK_CTRL = 0x5090  # macro
regSQ_LDS_CLK_CTRL_BASE_IDX = 1  # macro
regICG_SP_CLK_CTRL = 0x5093  # macro
regICG_SP_CLK_CTRL_BASE_IDX = 1  # macro
regTA_CGTT_CTRL = 0x509D  # macro
regTA_CGTT_CTRL_BASE_IDX = 1  # macro
regDB_CGTT_CLK_CTRL_0 = 0x50A4  # macro
regDB_CGTT_CLK_CTRL_0_BASE_IDX = 1  # macro
regCB_CGTT_SCLK_CTRL = 0x50A8  # macro
regCB_CGTT_SCLK_CTRL_BASE_IDX = 1  # macro
regCGTT_CP_CLK_CTRL = 0x50B0  # macro
regCGTT_CP_CLK_CTRL_BASE_IDX = 1  # macro
regCGTT_CPF_CLK_CTRL = 0x50B1  # macro
regCGTT_CPF_CLK_CTRL_BASE_IDX = 1  # macro
regCGTT_CPC_CLK_CTRL = 0x50B2  # macro
regCGTT_CPC_CLK_CTRL_BASE_IDX = 1  # macro
regCGTT_RLC_CLK_CTRL = 0x50B5  # macro
regCGTT_RLC_CLK_CTRL_BASE_IDX = 1  # macro
regCGTT_SC_CLK_CTRL3 = 0x50BC  # macro
regCGTT_SC_CLK_CTRL3_BASE_IDX = 1  # macro
regCGTT_SC_CLK_CTRL4 = 0x50BD  # macro
regCGTT_SC_CLK_CTRL4_BASE_IDX = 1  # macro
regGCEA_ICG_CTRL = 0x50C4  # macro
regGCEA_ICG_CTRL_BASE_IDX = 1  # macro
regGL1I_GL1R_MGCG_OVERRIDE = 0x50E4  # macro
regGL1I_GL1R_MGCG_OVERRIDE_BASE_IDX = 1  # macro
regGL1H_ICG_CTRL = 0x50E8  # macro
regGL1H_ICG_CTRL_BASE_IDX = 1  # macro
regCHI_CHR_MGCG_OVERRIDE = 0x50E9  # macro
regCHI_CHR_MGCG_OVERRIDE_BASE_IDX = 1  # macro
regICG_GL1C_CLK_CTRL = 0x50EC  # macro
regICG_GL1C_CLK_CTRL_BASE_IDX = 1  # macro
regICG_GL1A_CTRL = 0x50F0  # macro
regICG_GL1A_CTRL_BASE_IDX = 1  # macro
regICG_CHA_CTRL = 0x50F1  # macro
regICG_CHA_CTRL_BASE_IDX = 1  # macro
regGUS_ICG_CTRL = 0x50F4  # macro
regGUS_ICG_CTRL_BASE_IDX = 1  # macro
regCGTT_PH_CLK_CTRL0 = 0x50F8  # macro
regCGTT_PH_CLK_CTRL0_BASE_IDX = 1  # macro
regCGTT_PH_CLK_CTRL1 = 0x50F9  # macro
regCGTT_PH_CLK_CTRL1_BASE_IDX = 1  # macro
regCGTT_PH_CLK_CTRL2 = 0x50FA  # macro
regCGTT_PH_CLK_CTRL2_BASE_IDX = 1  # macro
regCGTT_PH_CLK_CTRL3 = 0x50FB  # macro
regCGTT_PH_CLK_CTRL3_BASE_IDX = 1  # macro
regGFX_ICG_GL2C_CTRL = 0x50FC  # macro
regGFX_ICG_GL2C_CTRL_BASE_IDX = 1  # macro
regGFX_ICG_GL2C_CTRL1 = 0x50FD  # macro
regGFX_ICG_GL2C_CTRL1_BASE_IDX = 1  # macro
regICG_LDS_CLK_CTRL = 0x5114  # macro
regICG_LDS_CLK_CTRL_BASE_IDX = 1  # macro
regICG_CHC_CLK_CTRL = 0x5140  # macro
regICG_CHC_CLK_CTRL_BASE_IDX = 1  # macro
regICG_CHCG_CLK_CTRL = 0x5144  # macro
regICG_CHCG_CLK_CTRL_BASE_IDX = 1  # macro
regGFX_PIPE_PRIORITY = 0x587F  # macro
regGFX_PIPE_PRIORITY_BASE_IDX = 1  # macro
regGRBM_GFX_INDEX_SR_SELECT = 0x5A00  # macro
regGRBM_GFX_INDEX_SR_SELECT_BASE_IDX = 1  # macro
regGRBM_GFX_INDEX_SR_DATA = 0x5A01  # macro
regGRBM_GFX_INDEX_SR_DATA_BASE_IDX = 1  # macro
regGRBM_GFX_CNTL_SR_SELECT = 0x5A02  # macro
regGRBM_GFX_CNTL_SR_SELECT_BASE_IDX = 1  # macro
regGRBM_GFX_CNTL_SR_DATA = 0x5A03  # macro
regGRBM_GFX_CNTL_SR_DATA_BASE_IDX = 1  # macro
regGC_IH_COOKIE_0_PTR = 0x5A07  # macro
regGC_IH_COOKIE_0_PTR_BASE_IDX = 1  # macro
regGRBM_SE_REMAP_CNTL = 0x5A08  # macro
regGRBM_SE_REMAP_CNTL_BASE_IDX = 1  # macro
regRLC_GPU_IOV_VF_ENABLE = 0x5B00  # macro
regRLC_GPU_IOV_VF_ENABLE_BASE_IDX = 1  # macro
regRLC_GPU_IOV_CFG_REG6 = 0x5B06  # macro
regRLC_GPU_IOV_CFG_REG6_BASE_IDX = 1  # macro
regRLC_SDMA0_STATUS = 0x5B18  # macro
regRLC_SDMA0_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA1_STATUS = 0x5B19  # macro
regRLC_SDMA1_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA2_STATUS = 0x5B1A  # macro
regRLC_SDMA2_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA3_STATUS = 0x5B1B  # macro
regRLC_SDMA3_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA0_BUSY_STATUS = 0x5B1C  # macro
regRLC_SDMA0_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA1_BUSY_STATUS = 0x5B1D  # macro
regRLC_SDMA1_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA2_BUSY_STATUS = 0x5B1E  # macro
regRLC_SDMA2_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_SDMA3_BUSY_STATUS = 0x5B1F  # macro
regRLC_SDMA3_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_CFG_REG8 = 0x5B20  # macro
regRLC_GPU_IOV_CFG_REG8_BASE_IDX = 1  # macro
regRLC_RLCV_TIMER_INT_0 = 0x5B25  # macro
regRLC_RLCV_TIMER_INT_0_BASE_IDX = 1  # macro
regRLC_RLCV_TIMER_INT_1 = 0x5B26  # macro
regRLC_RLCV_TIMER_INT_1_BASE_IDX = 1  # macro
regRLC_RLCV_TIMER_CTRL = 0x5B27  # macro
regRLC_RLCV_TIMER_CTRL_BASE_IDX = 1  # macro
regRLC_RLCV_TIMER_STAT = 0x5B28  # macro
regRLC_RLCV_TIMER_STAT_BASE_IDX = 1  # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS = 0x5B2A  # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET = 0x5B2B  # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_BASE_IDX = 1  # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR = 0x5B2C  # macro
regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_BASE_IDX = 1  # macro
regRLC_GPU_IOV_VF_MASK = 0x5B2D  # macro
regRLC_GPU_IOV_VF_MASK_BASE_IDX = 1  # macro
regRLC_HYP_SEMAPHORE_0 = 0x5B2E  # macro
regRLC_HYP_SEMAPHORE_0_BASE_IDX = 1  # macro
regRLC_HYP_SEMAPHORE_1 = 0x5B2F  # macro
regRLC_HYP_SEMAPHORE_1_BASE_IDX = 1  # macro
regRLC_BUSY_CLK_CNTL = 0x5B30  # macro
regRLC_BUSY_CLK_CNTL_BASE_IDX = 1  # macro
regRLC_CLK_CNTL = 0x5B31  # macro
regRLC_CLK_CNTL_BASE_IDX = 1  # macro
regRLC_PACE_TIMER_STAT = 0x5B33  # macro
regRLC_PACE_TIMER_STAT_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCH_BLOCK = 0x5B34  # macro
regRLC_GPU_IOV_SCH_BLOCK_BASE_IDX = 1  # macro
regRLC_GPU_IOV_CFG_REG1 = 0x5B35  # macro
regRLC_GPU_IOV_CFG_REG1_BASE_IDX = 1  # macro
regRLC_GPU_IOV_CFG_REG2 = 0x5B36  # macro
regRLC_GPU_IOV_CFG_REG2_BASE_IDX = 1  # macro
regRLC_GPU_IOV_VM_BUSY_STATUS = 0x5B37  # macro
regRLC_GPU_IOV_VM_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCH_0 = 0x5B38  # macro
regRLC_GPU_IOV_SCH_0_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCH_3 = 0x5B3A  # macro
regRLC_GPU_IOV_SCH_3_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCH_1 = 0x5B3B  # macro
regRLC_GPU_IOV_SCH_1_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCH_2 = 0x5B3C  # macro
regRLC_GPU_IOV_SCH_2_BASE_IDX = 1  # macro
regRLC_PACE_INT_FORCE = 0x5B3D  # macro
regRLC_PACE_INT_FORCE_BASE_IDX = 1  # macro
regRLC_PACE_INT_CLEAR = 0x5B3E  # macro
regRLC_PACE_INT_CLEAR_BASE_IDX = 1  # macro
regRLC_GPU_IOV_INT_STAT = 0x5B3F  # macro
regRLC_GPU_IOV_INT_STAT_BASE_IDX = 1  # macro
regRLC_IH_COOKIE = 0x5B41  # macro
regRLC_IH_COOKIE_BASE_IDX = 1  # macro
regRLC_IH_COOKIE_CNTL = 0x5B42  # macro
regRLC_IH_COOKIE_CNTL_BASE_IDX = 1  # macro
regRLC_HYP_RLCG_UCODE_CHKSUM = 0x5B43  # macro
regRLC_HYP_RLCG_UCODE_CHKSUM_BASE_IDX = 1  # macro
regRLC_HYP_RLCP_UCODE_CHKSUM = 0x5B44  # macro
regRLC_HYP_RLCP_UCODE_CHKSUM_BASE_IDX = 1  # macro
regRLC_HYP_RLCV_UCODE_CHKSUM = 0x5B45  # macro
regRLC_HYP_RLCV_UCODE_CHKSUM_BASE_IDX = 1  # macro
regRLC_GPU_IOV_F32_CNTL = 0x5B46  # macro
regRLC_GPU_IOV_F32_CNTL_BASE_IDX = 1  # macro
regRLC_GPU_IOV_F32_RESET = 0x5B47  # macro
regRLC_GPU_IOV_F32_RESET_BASE_IDX = 1  # macro
regRLC_GPU_IOV_UCODE_ADDR = 0x5B48  # macro
regRLC_GPU_IOV_UCODE_ADDR_BASE_IDX = 1  # macro
regRLC_GPU_IOV_UCODE_DATA = 0x5B49  # macro
regRLC_GPU_IOV_UCODE_DATA_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SMU_RESPONSE = 0x5B4A  # macro
regRLC_GPU_IOV_SMU_RESPONSE_BASE_IDX = 1  # macro
regRLC_GPU_IOV_F32_INVALIDATE_CACHE = 0x5B4B  # macro
regRLC_GPU_IOV_F32_INVALIDATE_CACHE_BASE_IDX = 1  # macro
regRLC_GPU_IOV_RLC_RESPONSE = 0x5B4D  # macro
regRLC_GPU_IOV_RLC_RESPONSE_BASE_IDX = 1  # macro
regRLC_GPU_IOV_INT_DISABLE = 0x5B4E  # macro
regRLC_GPU_IOV_INT_DISABLE_BASE_IDX = 1  # macro
regRLC_GPU_IOV_INT_FORCE = 0x5B4F  # macro
regRLC_GPU_IOV_INT_FORCE_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCRATCH_ADDR = 0x5B50  # macro
regRLC_GPU_IOV_SCRATCH_ADDR_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SCRATCH_DATA = 0x5B51  # macro
regRLC_GPU_IOV_SCRATCH_DATA_BASE_IDX = 1  # macro
regRLC_HYP_SEMAPHORE_2 = 0x5B52  # macro
regRLC_HYP_SEMAPHORE_2_BASE_IDX = 1  # macro
regRLC_HYP_SEMAPHORE_3 = 0x5B53  # macro
regRLC_HYP_SEMAPHORE_3_BASE_IDX = 1  # macro
regRLC_GPM_UCODE_ADDR = 0x5B60  # macro
regRLC_GPM_UCODE_ADDR_BASE_IDX = 1  # macro
regRLC_GPM_UCODE_DATA = 0x5B61  # macro
regRLC_GPM_UCODE_DATA_BASE_IDX = 1  # macro
regRLC_GPM_IRAM_ADDR = 0x5B62  # macro
regRLC_GPM_IRAM_ADDR_BASE_IDX = 1  # macro
regRLC_GPM_IRAM_DATA = 0x5B63  # macro
regRLC_GPM_IRAM_DATA_BASE_IDX = 1  # macro
regRLC_RLCP_IRAM_ADDR = 0x5B64  # macro
regRLC_RLCP_IRAM_ADDR_BASE_IDX = 1  # macro
regRLC_RLCP_IRAM_DATA = 0x5B65  # macro
regRLC_RLCP_IRAM_DATA_BASE_IDX = 1  # macro
regRLC_RLCV_IRAM_ADDR = 0x5B66  # macro
regRLC_RLCV_IRAM_ADDR_BASE_IDX = 1  # macro
regRLC_RLCV_IRAM_DATA = 0x5B67  # macro
regRLC_RLCV_IRAM_DATA_BASE_IDX = 1  # macro
regRLC_LX6_DRAM_ADDR = 0x5B68  # macro
regRLC_LX6_DRAM_ADDR_BASE_IDX = 1  # macro
regRLC_LX6_DRAM_DATA = 0x5B69  # macro
regRLC_LX6_DRAM_DATA_BASE_IDX = 1  # macro
regRLC_LX6_IRAM_ADDR = 0x5B6A  # macro
regRLC_LX6_IRAM_ADDR_BASE_IDX = 1  # macro
regRLC_LX6_IRAM_DATA = 0x5B6B  # macro
regRLC_LX6_IRAM_DATA_BASE_IDX = 1  # macro
regRLC_PACE_UCODE_ADDR = 0x5B6C  # macro
regRLC_PACE_UCODE_ADDR_BASE_IDX = 1  # macro
regRLC_PACE_UCODE_DATA = 0x5B6D  # macro
regRLC_PACE_UCODE_DATA_BASE_IDX = 1  # macro
regRLC_GPM_SCRATCH_ADDR = 0x5B6E  # macro
regRLC_GPM_SCRATCH_ADDR_BASE_IDX = 1  # macro
regRLC_GPM_SCRATCH_DATA = 0x5B6F  # macro
regRLC_GPM_SCRATCH_DATA_BASE_IDX = 1  # macro
regRLC_SRM_DRAM_ADDR = 0x5B71  # macro
regRLC_SRM_DRAM_ADDR_BASE_IDX = 1  # macro
regRLC_SRM_DRAM_DATA = 0x5B72  # macro
regRLC_SRM_DRAM_DATA_BASE_IDX = 1  # macro
regRLC_SRM_ARAM_ADDR = 0x5B73  # macro
regRLC_SRM_ARAM_ADDR_BASE_IDX = 1  # macro
regRLC_SRM_ARAM_DATA = 0x5B74  # macro
regRLC_SRM_ARAM_DATA_BASE_IDX = 1  # macro
regRLC_PACE_SCRATCH_ADDR = 0x5B77  # macro
regRLC_PACE_SCRATCH_ADDR_BASE_IDX = 1  # macro
regRLC_PACE_SCRATCH_DATA = 0x5B78  # macro
regRLC_PACE_SCRATCH_DATA_BASE_IDX = 1  # macro
regRLC_GTS_OFFSET_LSB = 0x5B79  # macro
regRLC_GTS_OFFSET_LSB_BASE_IDX = 1  # macro
regRLC_GTS_OFFSET_MSB = 0x5B7A  # macro
regRLC_GTS_OFFSET_MSB_BASE_IDX = 1  # macro
regGL2_PIPE_STEER_0 = 0x5B80  # macro
regGL2_PIPE_STEER_0_BASE_IDX = 1  # macro
regGL2_PIPE_STEER_1 = 0x5B81  # macro
regGL2_PIPE_STEER_1_BASE_IDX = 1  # macro
regGL2_PIPE_STEER_2 = 0x5B82  # macro
regGL2_PIPE_STEER_2_BASE_IDX = 1  # macro
regGL2_PIPE_STEER_3 = 0x5B83  # macro
regGL2_PIPE_STEER_3_BASE_IDX = 1  # macro
regGL1_PIPE_STEER = 0x5B84  # macro
regGL1_PIPE_STEER_BASE_IDX = 1  # macro
regCH_PIPE_STEER = 0x5B88  # macro
regCH_PIPE_STEER_BASE_IDX = 1  # macro
regGC_USER_SHADER_ARRAY_CONFIG = 0x5B90  # macro
regGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX = 1  # macro
regGC_USER_PRIM_CONFIG = 0x5B91  # macro
regGC_USER_PRIM_CONFIG_BASE_IDX = 1  # macro
regGC_USER_SA_UNIT_DISABLE = 0x5B92  # macro
regGC_USER_SA_UNIT_DISABLE_BASE_IDX = 1  # macro
regGC_USER_RB_REDUNDANCY = 0x5B93  # macro
regGC_USER_RB_REDUNDANCY_BASE_IDX = 1  # macro
regGC_USER_RB_BACKEND_DISABLE = 0x5B94  # macro
regGC_USER_RB_BACKEND_DISABLE_BASE_IDX = 1  # macro
regGC_USER_RMI_REDUNDANCY = 0x5B95  # macro
regGC_USER_RMI_REDUNDANCY_BASE_IDX = 1  # macro
regCGTS_USER_TCC_DISABLE = 0x5B96  # macro
regCGTS_USER_TCC_DISABLE_BASE_IDX = 1  # macro
regGC_USER_SHADER_RATE_CONFIG = 0x5B97  # macro
regGC_USER_SHADER_RATE_CONFIG_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA0_STATUS = 0x5BC0  # macro
regRLC_GPU_IOV_SDMA0_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA1_STATUS = 0x5BC1  # macro
regRLC_GPU_IOV_SDMA1_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA2_STATUS = 0x5BC2  # macro
regRLC_GPU_IOV_SDMA2_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA3_STATUS = 0x5BC3  # macro
regRLC_GPU_IOV_SDMA3_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA4_STATUS = 0x5BC4  # macro
regRLC_GPU_IOV_SDMA4_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA5_STATUS = 0x5BC5  # macro
regRLC_GPU_IOV_SDMA5_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA6_STATUS = 0x5BC6  # macro
regRLC_GPU_IOV_SDMA6_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA7_STATUS = 0x5BC7  # macro
regRLC_GPU_IOV_SDMA7_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA0_BUSY_STATUS = 0x5BC8  # macro
regRLC_GPU_IOV_SDMA0_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA1_BUSY_STATUS = 0x5BC9  # macro
regRLC_GPU_IOV_SDMA1_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA2_BUSY_STATUS = 0x5BCA  # macro
regRLC_GPU_IOV_SDMA2_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA3_BUSY_STATUS = 0x5BCB  # macro
regRLC_GPU_IOV_SDMA3_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA4_BUSY_STATUS = 0x5BCC  # macro
regRLC_GPU_IOV_SDMA4_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA5_BUSY_STATUS = 0x5BCD  # macro
regRLC_GPU_IOV_SDMA5_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA6_BUSY_STATUS = 0x5BCE  # macro
regRLC_GPU_IOV_SDMA6_BUSY_STATUS_BASE_IDX = 1  # macro
regRLC_GPU_IOV_SDMA7_BUSY_STATUS = 0x5BCF  # macro
regRLC_GPU_IOV_SDMA7_BUSY_STATUS_BASE_IDX = 1  # macro
regCP_MES_DM_INDEX_ADDR = 0x5C00  # macro
regCP_MES_DM_INDEX_ADDR_BASE_IDX = 1  # macro
regCP_MES_DM_INDEX_DATA = 0x5C01  # macro
regCP_MES_DM_INDEX_DATA_BASE_IDX = 1  # macro
regCP_MEC_DM_INDEX_ADDR = 0x5C02  # macro
regCP_MEC_DM_INDEX_ADDR_BASE_IDX = 1  # macro
regCP_MEC_DM_INDEX_DATA = 0x5C03  # macro
regCP_MEC_DM_INDEX_DATA_BASE_IDX = 1  # macro
regCP_GFX_RS64_DM_INDEX_ADDR = 0x5C04  # macro
regCP_GFX_RS64_DM_INDEX_ADDR_BASE_IDX = 1  # macro
regCP_GFX_RS64_DM_INDEX_DATA = 0x5C05  # macro
regCP_GFX_RS64_DM_INDEX_DATA_BASE_IDX = 1  # macro
regCPG_PSP_DEBUG = 0x5C10  # macro
regCPG_PSP_DEBUG_BASE_IDX = 1  # macro
regCPC_PSP_DEBUG = 0x5C11  # macro
regCPC_PSP_DEBUG_BASE_IDX = 1  # macro
regGRBM_SEC_CNTL = 0x5E0D  # macro
regGRBM_SEC_CNTL_BASE_IDX = 1  # macro
regGRBM_CAM_INDEX = 0x5E10  # macro
regGRBM_CAM_INDEX_BASE_IDX = 1  # macro
regGRBM_HYP_CAM_INDEX = 0x5E10  # macro
regGRBM_HYP_CAM_INDEX_BASE_IDX = 1  # macro
regGRBM_CAM_DATA = 0x5E11  # macro
regGRBM_CAM_DATA_BASE_IDX = 1  # macro
regGRBM_HYP_CAM_DATA = 0x5E11  # macro
regGRBM_HYP_CAM_DATA_BASE_IDX = 1  # macro
regGRBM_CAM_DATA_UPPER = 0x5E12  # macro
regGRBM_CAM_DATA_UPPER_BASE_IDX = 1  # macro
regGRBM_HYP_CAM_DATA_UPPER = 0x5E12  # macro
regGRBM_HYP_CAM_DATA_UPPER_BASE_IDX = 1  # macro
regRLC_FWL_FIRST_VIOL_ADDR = 0x5F26  # macro
regRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_0 = 0x4000  # macro
regGFX_IMU_C2PMSG_0_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_1 = 0x4001  # macro
regGFX_IMU_C2PMSG_1_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_2 = 0x4002  # macro
regGFX_IMU_C2PMSG_2_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_3 = 0x4003  # macro
regGFX_IMU_C2PMSG_3_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_4 = 0x4004  # macro
regGFX_IMU_C2PMSG_4_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_5 = 0x4005  # macro
regGFX_IMU_C2PMSG_5_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_6 = 0x4006  # macro
regGFX_IMU_C2PMSG_6_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_7 = 0x4007  # macro
regGFX_IMU_C2PMSG_7_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_8 = 0x4008  # macro
regGFX_IMU_C2PMSG_8_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_9 = 0x4009  # macro
regGFX_IMU_C2PMSG_9_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_10 = 0x400A  # macro
regGFX_IMU_C2PMSG_10_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_11 = 0x400B  # macro
regGFX_IMU_C2PMSG_11_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_12 = 0x400C  # macro
regGFX_IMU_C2PMSG_12_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_13 = 0x400D  # macro
regGFX_IMU_C2PMSG_13_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_14 = 0x400E  # macro
regGFX_IMU_C2PMSG_14_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_15 = 0x400F  # macro
regGFX_IMU_C2PMSG_15_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_16 = 0x4010  # macro
regGFX_IMU_C2PMSG_16_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_17 = 0x4011  # macro
regGFX_IMU_C2PMSG_17_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_18 = 0x4012  # macro
regGFX_IMU_C2PMSG_18_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_19 = 0x4013  # macro
regGFX_IMU_C2PMSG_19_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_20 = 0x4014  # macro
regGFX_IMU_C2PMSG_20_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_21 = 0x4015  # macro
regGFX_IMU_C2PMSG_21_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_22 = 0x4016  # macro
regGFX_IMU_C2PMSG_22_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_23 = 0x4017  # macro
regGFX_IMU_C2PMSG_23_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_24 = 0x4018  # macro
regGFX_IMU_C2PMSG_24_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_25 = 0x4019  # macro
regGFX_IMU_C2PMSG_25_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_26 = 0x401A  # macro
regGFX_IMU_C2PMSG_26_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_27 = 0x401B  # macro
regGFX_IMU_C2PMSG_27_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_28 = 0x401C  # macro
regGFX_IMU_C2PMSG_28_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_29 = 0x401D  # macro
regGFX_IMU_C2PMSG_29_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_30 = 0x401E  # macro
regGFX_IMU_C2PMSG_30_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_31 = 0x401F  # macro
regGFX_IMU_C2PMSG_31_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_32 = 0x4020  # macro
regGFX_IMU_C2PMSG_32_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_33 = 0x4021  # macro
regGFX_IMU_C2PMSG_33_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_34 = 0x4022  # macro
regGFX_IMU_C2PMSG_34_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_35 = 0x4023  # macro
regGFX_IMU_C2PMSG_35_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_36 = 0x4024  # macro
regGFX_IMU_C2PMSG_36_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_37 = 0x4025  # macro
regGFX_IMU_C2PMSG_37_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_38 = 0x4026  # macro
regGFX_IMU_C2PMSG_38_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_39 = 0x4027  # macro
regGFX_IMU_C2PMSG_39_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_40 = 0x4028  # macro
regGFX_IMU_C2PMSG_40_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_41 = 0x4029  # macro
regGFX_IMU_C2PMSG_41_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_42 = 0x402A  # macro
regGFX_IMU_C2PMSG_42_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_43 = 0x402B  # macro
regGFX_IMU_C2PMSG_43_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_44 = 0x402C  # macro
regGFX_IMU_C2PMSG_44_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_45 = 0x402D  # macro
regGFX_IMU_C2PMSG_45_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_46 = 0x402E  # macro
regGFX_IMU_C2PMSG_46_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_47 = 0x402F  # macro
regGFX_IMU_C2PMSG_47_BASE_IDX = 1  # macro
regGFX_IMU_MSG_FLAGS = 0x403F  # macro
regGFX_IMU_MSG_FLAGS_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_ACCESS_CTRL0 = 0x4040  # macro
regGFX_IMU_C2PMSG_ACCESS_CTRL0_BASE_IDX = 1  # macro
regGFX_IMU_C2PMSG_ACCESS_CTRL1 = 0x4041  # macro
regGFX_IMU_C2PMSG_ACCESS_CTRL1_BASE_IDX = 1  # macro
regGFX_IMU_PWRMGT_IRQ_CTRL = 0x4042  # macro
regGFX_IMU_PWRMGT_IRQ_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_MP1_MUTEX = 0x4043  # macro
regGFX_IMU_MP1_MUTEX_BASE_IDX = 1  # macro
regGFX_IMU_RLC_DATA_4 = 0x4046  # macro
regGFX_IMU_RLC_DATA_4_BASE_IDX = 1  # macro
regGFX_IMU_RLC_DATA_3 = 0x4047  # macro
regGFX_IMU_RLC_DATA_3_BASE_IDX = 1  # macro
regGFX_IMU_RLC_DATA_2 = 0x4048  # macro
regGFX_IMU_RLC_DATA_2_BASE_IDX = 1  # macro
regGFX_IMU_RLC_DATA_1 = 0x4049  # macro
regGFX_IMU_RLC_DATA_1_BASE_IDX = 1  # macro
regGFX_IMU_RLC_DATA_0 = 0x404A  # macro
regGFX_IMU_RLC_DATA_0_BASE_IDX = 1  # macro
regGFX_IMU_RLC_CMD = 0x404B  # macro
regGFX_IMU_RLC_CMD_BASE_IDX = 1  # macro
regGFX_IMU_RLC_MUTEX = 0x404C  # macro
regGFX_IMU_RLC_MUTEX_BASE_IDX = 1  # macro
regGFX_IMU_RLC_MSG_STATUS = 0x404F  # macro
regGFX_IMU_RLC_MSG_STATUS_BASE_IDX = 1  # macro
regRLC_GFX_IMU_DATA_0 = 0x4052  # macro
regRLC_GFX_IMU_DATA_0_BASE_IDX = 1  # macro
regRLC_GFX_IMU_CMD = 0x4053  # macro
regRLC_GFX_IMU_CMD_BASE_IDX = 1  # macro
regGFX_IMU_RLC_STATUS = 0x4054  # macro
regGFX_IMU_RLC_STATUS_BASE_IDX = 1  # macro
regGFX_IMU_STATUS = 0x4055  # macro
regGFX_IMU_STATUS_BASE_IDX = 1  # macro
regGFX_IMU_SOC_DATA = 0x4059  # macro
regGFX_IMU_SOC_DATA_BASE_IDX = 1  # macro
regGFX_IMU_SOC_ADDR = 0x405A  # macro
regGFX_IMU_SOC_ADDR_BASE_IDX = 1  # macro
regGFX_IMU_SOC_REQ = 0x405B  # macro
regGFX_IMU_SOC_REQ_BASE_IDX = 1  # macro
regGFX_IMU_VF_CTRL = 0x405C  # macro
regGFX_IMU_VF_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_TELEMETRY = 0x4060  # macro
regGFX_IMU_TELEMETRY_BASE_IDX = 1  # macro
regGFX_IMU_TELEMETRY_DATA = 0x4061  # macro
regGFX_IMU_TELEMETRY_DATA_BASE_IDX = 1  # macro
regGFX_IMU_TELEMETRY_TEMPERATURE = 0x4062  # macro
regGFX_IMU_TELEMETRY_TEMPERATURE_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_0 = 0x4068  # macro
regGFX_IMU_SCRATCH_0_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_1 = 0x4069  # macro
regGFX_IMU_SCRATCH_1_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_2 = 0x406A  # macro
regGFX_IMU_SCRATCH_2_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_3 = 0x406B  # macro
regGFX_IMU_SCRATCH_3_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_4 = 0x406C  # macro
regGFX_IMU_SCRATCH_4_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_5 = 0x406D  # macro
regGFX_IMU_SCRATCH_5_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_6 = 0x406E  # macro
regGFX_IMU_SCRATCH_6_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_7 = 0x406F  # macro
regGFX_IMU_SCRATCH_7_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_8 = 0x4070  # macro
regGFX_IMU_SCRATCH_8_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_9 = 0x4071  # macro
regGFX_IMU_SCRATCH_9_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_10 = 0x4072  # macro
regGFX_IMU_SCRATCH_10_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_11 = 0x4073  # macro
regGFX_IMU_SCRATCH_11_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_12 = 0x4074  # macro
regGFX_IMU_SCRATCH_12_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_13 = 0x4075  # macro
regGFX_IMU_SCRATCH_13_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_14 = 0x4076  # macro
regGFX_IMU_SCRATCH_14_BASE_IDX = 1  # macro
regGFX_IMU_SCRATCH_15 = 0x4077  # macro
regGFX_IMU_SCRATCH_15_BASE_IDX = 1  # macro
regGFX_IMU_FW_GTS_LO = 0x4078  # macro
regGFX_IMU_FW_GTS_LO_BASE_IDX = 1  # macro
regGFX_IMU_FW_GTS_HI = 0x4079  # macro
regGFX_IMU_FW_GTS_HI_BASE_IDX = 1  # macro
regGFX_IMU_GTS_OFFSET_LO = 0x407A  # macro
regGFX_IMU_GTS_OFFSET_LO_BASE_IDX = 1  # macro
regGFX_IMU_GTS_OFFSET_HI = 0x407B  # macro
regGFX_IMU_GTS_OFFSET_HI_BASE_IDX = 1  # macro
regGFX_IMU_RLC_GTS_OFFSET_LO = 0x407C  # macro
regGFX_IMU_RLC_GTS_OFFSET_LO_BASE_IDX = 1  # macro
regGFX_IMU_RLC_GTS_OFFSET_HI = 0x407D  # macro
regGFX_IMU_RLC_GTS_OFFSET_HI_BASE_IDX = 1  # macro
regGFX_IMU_CORE_INT_STATUS = 0x407F  # macro
regGFX_IMU_CORE_INT_STATUS_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_MASK = 0x4080  # macro
regGFX_IMU_PIC_INT_MASK_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_LVL = 0x4081  # macro
regGFX_IMU_PIC_INT_LVL_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_EDGE = 0x4082  # macro
regGFX_IMU_PIC_INT_EDGE_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_0 = 0x4083  # macro
regGFX_IMU_PIC_INT_PRI_0_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_1 = 0x4084  # macro
regGFX_IMU_PIC_INT_PRI_1_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_2 = 0x4085  # macro
regGFX_IMU_PIC_INT_PRI_2_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_3 = 0x4086  # macro
regGFX_IMU_PIC_INT_PRI_3_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_4 = 0x4087  # macro
regGFX_IMU_PIC_INT_PRI_4_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_5 = 0x4088  # macro
regGFX_IMU_PIC_INT_PRI_5_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_6 = 0x4089  # macro
regGFX_IMU_PIC_INT_PRI_6_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_PRI_7 = 0x408A  # macro
regGFX_IMU_PIC_INT_PRI_7_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INT_STATUS = 0x408B  # macro
regGFX_IMU_PIC_INT_STATUS_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INTR = 0x408C  # macro
regGFX_IMU_PIC_INTR_BASE_IDX = 1  # macro
regGFX_IMU_PIC_INTR_ID = 0x408D  # macro
regGFX_IMU_PIC_INTR_ID_BASE_IDX = 1  # macro
regGFX_IMU_IH_CTRL_1 = 0x4090  # macro
regGFX_IMU_IH_CTRL_1_BASE_IDX = 1  # macro
regGFX_IMU_IH_CTRL_2 = 0x4091  # macro
regGFX_IMU_IH_CTRL_2_BASE_IDX = 1  # macro
regGFX_IMU_IH_CTRL_3 = 0x4092  # macro
regGFX_IMU_IH_CTRL_3_BASE_IDX = 1  # macro
regGFX_IMU_IH_STATUS = 0x4093  # macro
regGFX_IMU_IH_STATUS_BASE_IDX = 1  # macro
regGFX_IMU_FUSESTRAP = 0x4094  # macro
regGFX_IMU_SMUIO_VIDCHG_CTRL = 0x4098  # macro
regGFX_IMU_SMUIO_VIDCHG_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_GFXCLK_BYPASS_CTRL = 0x409C  # macro
regGFX_IMU_GFXCLK_BYPASS_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_CLK_CTRL = 0x409D  # macro
regGFX_IMU_CLK_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_DOORBELL_CONTROL = 0x409E  # macro
regGFX_IMU_DOORBELL_CONTROL_BASE_IDX = 1  # macro
regGFX_IMU_RLC_CG_CTRL = 0x40A0  # macro
regGFX_IMU_RLC_CG_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_RLC_THROTTLE_GFX = 0x40A1  # macro
regGFX_IMU_RLC_THROTTLE_GFX_BASE_IDX = 1  # macro
regGFX_IMU_RLC_RESET_VECTOR = 0x40A2  # macro
regGFX_IMU_RLC_RESET_VECTOR_BASE_IDX = 1  # macro
regGFX_IMU_RLC_OVERRIDE = 0x40A3  # macro
regGFX_IMU_RLC_OVERRIDE_BASE_IDX = 1  # macro
regGFX_IMU_DPM_CONTROL = 0x40A8  # macro
regGFX_IMU_DPM_CONTROL_BASE_IDX = 1  # macro
regGFX_IMU_DPM_ACC = 0x40A9  # macro
regGFX_IMU_DPM_ACC_BASE_IDX = 1  # macro
regGFX_IMU_DPM_REF_COUNTER = 0x40AA  # macro
regGFX_IMU_DPM_REF_COUNTER_BASE_IDX = 1  # macro
regGFX_IMU_RLC_RAM_INDEX = 0x40AC  # macro
regGFX_IMU_RLC_RAM_INDEX_BASE_IDX = 1  # macro
regGFX_IMU_RLC_RAM_ADDR_HIGH = 0x40AD  # macro
regGFX_IMU_RLC_RAM_ADDR_HIGH_BASE_IDX = 1  # macro
regGFX_IMU_RLC_RAM_ADDR_LOW = 0x40AE  # macro
regGFX_IMU_RLC_RAM_ADDR_LOW_BASE_IDX = 1  # macro
regGFX_IMU_RLC_RAM_DATA = 0x40AF  # macro
regGFX_IMU_RLC_RAM_DATA_BASE_IDX = 1  # macro
regGFX_IMU_FENCE_CTRL = 0x40B0  # macro
regGFX_IMU_FENCE_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_FENCE_LOG_INIT = 0x40B1  # macro
regGFX_IMU_FENCE_LOG_INIT_BASE_IDX = 1  # macro
regGFX_IMU_FENCE_LOG_ADDR = 0x40B2  # macro
regGFX_IMU_FENCE_LOG_ADDR_BASE_IDX = 1  # macro
regGFX_IMU_PROGRAM_CTR = 0x40B5  # macro
regGFX_IMU_PROGRAM_CTR_BASE_IDX = 1  # macro
regGFX_IMU_CORE_CTRL = 0x40B6  # macro
regGFX_IMU_CORE_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_CORE_STATUS = 0x40B7  # macro
regGFX_IMU_CORE_STATUS_BASE_IDX = 1  # macro
regGFX_IMU_PWROKRAW = 0x40B8  # macro
regGFX_IMU_PWROKRAW_BASE_IDX = 1  # macro
regGFX_IMU_PWROK = 0x40B9  # macro
regGFX_IMU_PWROK_BASE_IDX = 1  # macro
regGFX_IMU_GAP_PWROK = 0x40BA  # macro
regGFX_IMU_GAP_PWROK_BASE_IDX = 1  # macro
regGFX_IMU_RESETn = 0x40BB  # macro
regGFX_IMU_RESETn_BASE_IDX = 1  # macro
regGFX_IMU_GFX_RESET_CTRL = 0x40BC  # macro
regGFX_IMU_GFX_RESET_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_AEB_OVERRIDE = 0x40BD  # macro
regGFX_IMU_AEB_OVERRIDE_BASE_IDX = 1  # macro
regGFX_IMU_VDCI_RESET_CTRL = 0x40BE  # macro
regGFX_IMU_VDCI_RESET_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_GFX_ISO_CTRL = 0x40BF  # macro
regGFX_IMU_GFX_ISO_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CTRL0 = 0x40C0  # macro
regGFX_IMU_TIMER0_CTRL0_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CTRL1 = 0x40C1  # macro
regGFX_IMU_TIMER0_CTRL1_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CMP_AUTOINC = 0x40C2  # macro
regGFX_IMU_TIMER0_CMP_AUTOINC_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CMP_INTEN = 0x40C3  # macro
regGFX_IMU_TIMER0_CMP_INTEN_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CMP0 = 0x40C4  # macro
regGFX_IMU_TIMER0_CMP0_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CMP1 = 0x40C5  # macro
regGFX_IMU_TIMER0_CMP1_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_CMP3 = 0x40C7  # macro
regGFX_IMU_TIMER0_CMP3_BASE_IDX = 1  # macro
regGFX_IMU_TIMER0_VALUE = 0x40C8  # macro
regGFX_IMU_TIMER0_VALUE_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CTRL0 = 0x40C9  # macro
regGFX_IMU_TIMER1_CTRL0_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CTRL1 = 0x40CA  # macro
regGFX_IMU_TIMER1_CTRL1_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CMP_AUTOINC = 0x40CB  # macro
regGFX_IMU_TIMER1_CMP_AUTOINC_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CMP_INTEN = 0x40CC  # macro
regGFX_IMU_TIMER1_CMP_INTEN_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CMP0 = 0x40CD  # macro
regGFX_IMU_TIMER1_CMP0_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CMP1 = 0x40CE  # macro
regGFX_IMU_TIMER1_CMP1_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_CMP3 = 0x40D0  # macro
regGFX_IMU_TIMER1_CMP3_BASE_IDX = 1  # macro
regGFX_IMU_TIMER1_VALUE = 0x40D1  # macro
regGFX_IMU_TIMER1_VALUE_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CTRL0 = 0x40D2  # macro
regGFX_IMU_TIMER2_CTRL0_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CTRL1 = 0x40D3  # macro
regGFX_IMU_TIMER2_CTRL1_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CMP_AUTOINC = 0x40D4  # macro
regGFX_IMU_TIMER2_CMP_AUTOINC_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CMP_INTEN = 0x40D5  # macro
regGFX_IMU_TIMER2_CMP_INTEN_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CMP0 = 0x40D6  # macro
regGFX_IMU_TIMER2_CMP0_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CMP1 = 0x40D7  # macro
regGFX_IMU_TIMER2_CMP1_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_CMP3 = 0x40D9  # macro
regGFX_IMU_TIMER2_CMP3_BASE_IDX = 1  # macro
regGFX_IMU_TIMER2_VALUE = 0x40DA  # macro
regGFX_IMU_TIMER2_VALUE_BASE_IDX = 1  # macro
regGFX_IMU_FUSE_CTRL = 0x40E0  # macro
regGFX_IMU_FUSE_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_D_RAM_ADDR = 0x40FC  # macro
regGFX_IMU_D_RAM_ADDR_BASE_IDX = 1  # macro
regGFX_IMU_D_RAM_DATA = 0x40FD  # macro
regGFX_IMU_D_RAM_DATA_BASE_IDX = 1  # macro
regGFX_IMU_GFX_IH_GASKET_CTRL = 0x40FF  # macro
regGFX_IMU_GFX_IH_GASKET_CTRL_BASE_IDX = 1  # macro
regGFX_IMU_RLC_BOOTLOADER_ADDR_HI = 0x5F81  # macro
regGFX_IMU_RLC_BOOTLOADER_ADDR_HI_BASE_IDX = 1  # macro
regGFX_IMU_RLC_BOOTLOADER_ADDR_LO = 0x5F82  # macro
regGFX_IMU_RLC_BOOTLOADER_ADDR_LO_BASE_IDX = 1  # macro
regGFX_IMU_RLC_BOOTLOADER_SIZE = 0x5F83  # macro
regGFX_IMU_RLC_BOOTLOADER_SIZE_BASE_IDX = 1  # macro
regGFX_IMU_I_RAM_ADDR = 0x5F90  # macro
regGFX_IMU_I_RAM_ADDR_BASE_IDX = 1  # macro
regGFX_IMU_I_RAM_DATA = 0x5F91  # macro
regGFX_IMU_I_RAM_DATA_BASE_IDX = 1  # macro
ixGC_CAC_ID = 0x0000  # macro
ixGC_CAC_CNTL = 0x0001  # macro
ixGC_CAC_ACC_CP0 = 0x0010  # macro
ixGC_CAC_ACC_CP1 = 0x0011  # macro
ixGC_CAC_ACC_CP2 = 0x0012  # macro
ixGC_CAC_ACC_EA0 = 0x0013  # macro
ixGC_CAC_ACC_EA1 = 0x0014  # macro
ixGC_CAC_ACC_EA2 = 0x0015  # macro
ixGC_CAC_ACC_EA3 = 0x0016  # macro
ixGC_CAC_ACC_EA4 = 0x0017  # macro
ixGC_CAC_ACC_EA5 = 0x0018  # macro
ixGC_CAC_ACC_UTCL2_ROUTER0 = 0x0019  # macro
ixGC_CAC_ACC_UTCL2_ROUTER1 = 0x001A  # macro
ixGC_CAC_ACC_UTCL2_ROUTER2 = 0x001B  # macro
ixGC_CAC_ACC_UTCL2_ROUTER3 = 0x001C  # macro
ixGC_CAC_ACC_UTCL2_ROUTER4 = 0x001D  # macro
ixGC_CAC_ACC_UTCL2_ROUTER5 = 0x001E  # macro
ixGC_CAC_ACC_UTCL2_ROUTER6 = 0x001F  # macro
ixGC_CAC_ACC_UTCL2_ROUTER7 = 0x0020  # macro
ixGC_CAC_ACC_UTCL2_ROUTER8 = 0x0021  # macro
ixGC_CAC_ACC_UTCL2_ROUTER9 = 0x0022  # macro
ixGC_CAC_ACC_UTCL2_VML20 = 0x0023  # macro
ixGC_CAC_ACC_UTCL2_VML21 = 0x0024  # macro
ixGC_CAC_ACC_UTCL2_VML22 = 0x0025  # macro
ixGC_CAC_ACC_UTCL2_VML23 = 0x0026  # macro
ixGC_CAC_ACC_UTCL2_VML24 = 0x0027  # macro
ixGC_CAC_ACC_UTCL2_WALKER0 = 0x0028  # macro
ixGC_CAC_ACC_UTCL2_WALKER1 = 0x0029  # macro
ixGC_CAC_ACC_UTCL2_WALKER2 = 0x002A  # macro
ixGC_CAC_ACC_UTCL2_WALKER3 = 0x002B  # macro
ixGC_CAC_ACC_UTCL2_WALKER4 = 0x002C  # macro
ixGC_CAC_ACC_GDS0 = 0x002D  # macro
ixGC_CAC_ACC_GDS1 = 0x002E  # macro
ixGC_CAC_ACC_GDS2 = 0x002F  # macro
ixGC_CAC_ACC_GDS3 = 0x0030  # macro
ixGC_CAC_ACC_GDS4 = 0x0031  # macro
ixGC_CAC_ACC_GE0 = 0x0032  # macro
ixGC_CAC_ACC_GE1 = 0x0033  # macro
ixGC_CAC_ACC_GE2 = 0x0034  # macro
ixGC_CAC_ACC_GE3 = 0x0035  # macro
ixGC_CAC_ACC_GE4 = 0x0036  # macro
ixGC_CAC_ACC_GE5 = 0x0037  # macro
ixGC_CAC_ACC_GE6 = 0x0038  # macro
ixGC_CAC_ACC_GE7 = 0x0039  # macro
ixGC_CAC_ACC_GE8 = 0x003A  # macro
ixGC_CAC_ACC_GE9 = 0x003B  # macro
ixGC_CAC_ACC_GE10 = 0x003C  # macro
ixGC_CAC_ACC_GE11 = 0x003D  # macro
ixGC_CAC_ACC_GE12 = 0x003E  # macro
ixGC_CAC_ACC_GE13 = 0x003F  # macro
ixGC_CAC_ACC_GE14 = 0x0040  # macro
ixGC_CAC_ACC_GE15 = 0x0041  # macro
ixGC_CAC_ACC_GE16 = 0x0042  # macro
ixGC_CAC_ACC_GE17 = 0x0043  # macro
ixGC_CAC_ACC_GE18 = 0x0044  # macro
ixGC_CAC_ACC_GE19 = 0x0045  # macro
ixGC_CAC_ACC_GE20 = 0x0046  # macro
ixGC_CAC_ACC_PMM0 = 0x0047  # macro
ixGC_CAC_ACC_GL2C0 = 0x0048  # macro
ixGC_CAC_ACC_GL2C1 = 0x0049  # macro
ixGC_CAC_ACC_GL2C2 = 0x004A  # macro
ixGC_CAC_ACC_GL2C3 = 0x004B  # macro
ixGC_CAC_ACC_GL2C4 = 0x004C  # macro
ixGC_CAC_ACC_PH0 = 0x004D  # macro
ixGC_CAC_ACC_PH1 = 0x004E  # macro
ixGC_CAC_ACC_PH2 = 0x004F  # macro
ixGC_CAC_ACC_PH3 = 0x0050  # macro
ixGC_CAC_ACC_PH4 = 0x0051  # macro
ixGC_CAC_ACC_PH5 = 0x0052  # macro
ixGC_CAC_ACC_PH6 = 0x0053  # macro
ixGC_CAC_ACC_PH7 = 0x0054  # macro
ixGC_CAC_ACC_SDMA0 = 0x0055  # macro
ixGC_CAC_ACC_SDMA1 = 0x0056  # macro
ixGC_CAC_ACC_SDMA2 = 0x0057  # macro
ixGC_CAC_ACC_SDMA3 = 0x0058  # macro
ixGC_CAC_ACC_SDMA4 = 0x0059  # macro
ixGC_CAC_ACC_SDMA5 = 0x005A  # macro
ixGC_CAC_ACC_SDMA6 = 0x005B  # macro
ixGC_CAC_ACC_SDMA7 = 0x005C  # macro
ixGC_CAC_ACC_SDMA8 = 0x005D  # macro
ixGC_CAC_ACC_SDMA9 = 0x005E  # macro
ixGC_CAC_ACC_SDMA10 = 0x005F  # macro
ixGC_CAC_ACC_SDMA11 = 0x0060  # macro
ixGC_CAC_ACC_CHC0 = 0x0061  # macro
ixGC_CAC_ACC_CHC1 = 0x0062  # macro
ixGC_CAC_ACC_CHC2 = 0x0063  # macro
ixGC_CAC_ACC_GUS0 = 0x0064  # macro
ixGC_CAC_ACC_GUS1 = 0x0065  # macro
ixGC_CAC_ACC_GUS2 = 0x0066  # macro
ixGC_CAC_ACC_RLC0 = 0x0067  # macro
ixRELEASE_TO_STALL_LUT_1_8 = 0x0100  # macro
ixRELEASE_TO_STALL_LUT_9_16 = 0x0101  # macro
ixRELEASE_TO_STALL_LUT_17_20 = 0x0102  # macro
ixSTALL_TO_RELEASE_LUT_1_4 = 0x0103  # macro
ixSTALL_TO_RELEASE_LUT_5_7 = 0x0104  # macro
ixSTALL_TO_PWRBRK_LUT_1_4 = 0x0105  # macro
ixSTALL_TO_PWRBRK_LUT_5_7 = 0x0106  # macro
ixPWRBRK_STALL_TO_RELEASE_LUT_1_4 = 0x0107  # macro
ixPWRBRK_STALL_TO_RELEASE_LUT_5_7 = 0x0108  # macro
ixPWRBRK_RELEASE_TO_STALL_LUT_1_8 = 0x0109  # macro
ixPWRBRK_RELEASE_TO_STALL_LUT_9_16 = 0x010A  # macro
ixPWRBRK_RELEASE_TO_STALL_LUT_17_20 = 0x010B  # macro
ixFIXED_PATTERN_PERF_COUNTER_1 = 0x010C  # macro
ixFIXED_PATTERN_PERF_COUNTER_2 = 0x010D  # macro
ixFIXED_PATTERN_PERF_COUNTER_3 = 0x010E  # macro
ixFIXED_PATTERN_PERF_COUNTER_4 = 0x010F  # macro
ixFIXED_PATTERN_PERF_COUNTER_5 = 0x0110  # macro
ixFIXED_PATTERN_PERF_COUNTER_6 = 0x0111  # macro
ixFIXED_PATTERN_PERF_COUNTER_7 = 0x0112  # macro
ixFIXED_PATTERN_PERF_COUNTER_8 = 0x0113  # macro
ixFIXED_PATTERN_PERF_COUNTER_9 = 0x0114  # macro
ixFIXED_PATTERN_PERF_COUNTER_10 = 0x0115  # macro
ixHW_LUT_UPDATE_STATUS = 0x0116  # macro
ixSE_CAC_ID = 0x0000  # macro
ixSE_CAC_CNTL = 0x0001  # macro
ixRTAVFS_REG0 = 0x0000  # macro
ixRTAVFS_REG1 = 0x0001  # macro
ixRTAVFS_REG2 = 0x0002  # macro
ixRTAVFS_REG3 = 0x0003  # macro
ixRTAVFS_REG4 = 0x0004  # macro
ixRTAVFS_REG5 = 0x0005  # macro
ixRTAVFS_REG6 = 0x0006  # macro
ixRTAVFS_REG7 = 0x0007  # macro
ixRTAVFS_REG8 = 0x0008  # macro
ixRTAVFS_REG9 = 0x0009  # macro
ixRTAVFS_REG10 = 0x000A  # macro
ixRTAVFS_REG11 = 0x000B  # macro
ixRTAVFS_REG12 = 0x000C  # macro
ixRTAVFS_REG13 = 0x000D  # macro
ixRTAVFS_REG14 = 0x000E  # macro
ixRTAVFS_REG15 = 0x000F  # macro
ixRTAVFS_REG16 = 0x0010  # macro
ixRTAVFS_REG17 = 0x0011  # macro
ixRTAVFS_REG18 = 0x0012  # macro
ixRTAVFS_REG19 = 0x0013  # macro
ixRTAVFS_REG20 = 0x0014  # macro
ixRTAVFS_REG21 = 0x0015  # macro
ixRTAVFS_REG22 = 0x0016  # macro
ixRTAVFS_REG23 = 0x0017  # macro
ixRTAVFS_REG24 = 0x0018  # macro
ixRTAVFS_REG25 = 0x0019  # macro
ixRTAVFS_REG26 = 0x001A  # macro
ixRTAVFS_REG27 = 0x001B  # macro
ixRTAVFS_REG28 = 0x001C  # macro
ixRTAVFS_REG29 = 0x001D  # macro
ixRTAVFS_REG30 = 0x001E  # macro
ixRTAVFS_REG31 = 0x001F  # macro
ixRTAVFS_REG32 = 0x0020  # macro
ixRTAVFS_REG33 = 0x0021  # macro
ixRTAVFS_REG34 = 0x0022  # macro
ixRTAVFS_REG35 = 0x0023  # macro
ixRTAVFS_REG36 = 0x0024  # macro
ixRTAVFS_REG37 = 0x0025  # macro
ixRTAVFS_REG38 = 0x0026  # macro
ixRTAVFS_REG39 = 0x0027  # macro
ixRTAVFS_REG40 = 0x0028  # macro
ixRTAVFS_REG41 = 0x0029  # macro
ixRTAVFS_REG42 = 0x002A  # macro
ixRTAVFS_REG43 = 0x002B  # macro
ixRTAVFS_REG44 = 0x002C  # macro
ixRTAVFS_REG45 = 0x002D  # macro
ixRTAVFS_REG46 = 0x002E  # macro
ixRTAVFS_REG47 = 0x002F  # macro
ixRTAVFS_REG48 = 0x0030  # macro
ixRTAVFS_REG49 = 0x0031  # macro
ixRTAVFS_REG50 = 0x0032  # macro
ixRTAVFS_REG51 = 0x0033  # macro
ixRTAVFS_REG52 = 0x0034  # macro
ixRTAVFS_REG53 = 0x0035  # macro
ixRTAVFS_REG54 = 0x0036  # macro
ixRTAVFS_REG55 = 0x0037  # macro
ixRTAVFS_REG56 = 0x0038  # macro
ixRTAVFS_REG57 = 0x0039  # macro
ixRTAVFS_REG58 = 0x003A  # macro
ixRTAVFS_REG59 = 0x003B  # macro
ixRTAVFS_REG60 = 0x003C  # macro
ixRTAVFS_REG61 = 0x003D  # macro
ixRTAVFS_REG62 = 0x003E  # macro
ixRTAVFS_REG63 = 0x003F  # macro
ixRTAVFS_REG64 = 0x0040  # macro
ixRTAVFS_REG65 = 0x0041  # macro
ixRTAVFS_REG66 = 0x0042  # macro
ixRTAVFS_REG67 = 0x0043  # macro
ixRTAVFS_REG68 = 0x0044  # macro
ixRTAVFS_REG69 = 0x0045  # macro
ixRTAVFS_REG70 = 0x0046  # macro
ixRTAVFS_REG71 = 0x0047  # macro
ixRTAVFS_REG72 = 0x0048  # macro
ixRTAVFS_REG73 = 0x0049  # macro
ixRTAVFS_REG74 = 0x004A  # macro
ixRTAVFS_REG75 = 0x004B  # macro
ixRTAVFS_REG76 = 0x004C  # macro
ixRTAVFS_REG77 = 0x004D  # macro
ixRTAVFS_REG78 = 0x004E  # macro
ixRTAVFS_REG79 = 0x004F  # macro
ixRTAVFS_REG80 = 0x0050  # macro
ixRTAVFS_REG81 = 0x0051  # macro
ixRTAVFS_REG82 = 0x0052  # macro
ixRTAVFS_REG83 = 0x0053  # macro
ixRTAVFS_REG84 = 0x0054  # macro
ixRTAVFS_REG85 = 0x0055  # macro
ixRTAVFS_REG86 = 0x0056  # macro
ixRTAVFS_REG87 = 0x0057  # macro
ixRTAVFS_REG88 = 0x0058  # macro
ixRTAVFS_REG89 = 0x0059  # macro
ixRTAVFS_REG90 = 0x005A  # macro
ixRTAVFS_REG91 = 0x005B  # macro
ixRTAVFS_REG92 = 0x005C  # macro
ixRTAVFS_REG93 = 0x005D  # macro
ixRTAVFS_REG94 = 0x005E  # macro
ixRTAVFS_REG95 = 0x005F  # macro
ixRTAVFS_REG96 = 0x0060  # macro
ixRTAVFS_REG97 = 0x0061  # macro
ixRTAVFS_REG98 = 0x0062  # macro
ixRTAVFS_REG99 = 0x0063  # macro
ixRTAVFS_REG100 = 0x0064  # macro
ixRTAVFS_REG101 = 0x0065  # macro
ixRTAVFS_REG102 = 0x0066  # macro
ixRTAVFS_REG103 = 0x0067  # macro
ixRTAVFS_REG104 = 0x0068  # macro
ixRTAVFS_REG105 = 0x0069  # macro
ixRTAVFS_REG106 = 0x006A  # macro
ixRTAVFS_REG107 = 0x006B  # macro
ixRTAVFS_REG108 = 0x006C  # macro
ixRTAVFS_REG109 = 0x006D  # macro
ixRTAVFS_REG110 = 0x006E  # macro
ixRTAVFS_REG111 = 0x006F  # macro
ixRTAVFS_REG112 = 0x0070  # macro
ixRTAVFS_REG113 = 0x0071  # macro
ixRTAVFS_REG114 = 0x0072  # macro
ixRTAVFS_REG115 = 0x0073  # macro
ixRTAVFS_REG116 = 0x0074  # macro
ixRTAVFS_REG117 = 0x0075  # macro
ixRTAVFS_REG118 = 0x0076  # macro
ixRTAVFS_REG119 = 0x0077  # macro
ixRTAVFS_REG120 = 0x0078  # macro
ixRTAVFS_REG121 = 0x0079  # macro
ixRTAVFS_REG122 = 0x007A  # macro
ixRTAVFS_REG123 = 0x007B  # macro
ixRTAVFS_REG124 = 0x007C  # macro
ixRTAVFS_REG125 = 0x007D  # macro
ixRTAVFS_REG126 = 0x007E  # macro
ixRTAVFS_REG127 = 0x007F  # macro
ixRTAVFS_REG128 = 0x0080  # macro
ixRTAVFS_REG129 = 0x0081  # macro
ixRTAVFS_REG130 = 0x0082  # macro
ixRTAVFS_REG131 = 0x0083  # macro
ixRTAVFS_REG132 = 0x0084  # macro
ixRTAVFS_REG133 = 0x0085  # macro
ixRTAVFS_REG134 = 0x0086  # macro
ixRTAVFS_REG135 = 0x0087  # macro
ixRTAVFS_REG136 = 0x0088  # macro
ixRTAVFS_REG137 = 0x0089  # macro
ixRTAVFS_REG138 = 0x008A  # macro
ixRTAVFS_REG139 = 0x008B  # macro
ixRTAVFS_REG140 = 0x008C  # macro
ixRTAVFS_REG141 = 0x008D  # macro
ixRTAVFS_REG142 = 0x008E  # macro
ixRTAVFS_REG143 = 0x008F  # macro
ixRTAVFS_REG144 = 0x0090  # macro
ixRTAVFS_REG145 = 0x0091  # macro
ixRTAVFS_REG146 = 0x0092  # macro
ixRTAVFS_REG147 = 0x0093  # macro
ixRTAVFS_REG148 = 0x0094  # macro
ixRTAVFS_REG149 = 0x0095  # macro
ixRTAVFS_REG150 = 0x0096  # macro
ixRTAVFS_REG151 = 0x0097  # macro
ixRTAVFS_REG152 = 0x0098  # macro
ixRTAVFS_REG153 = 0x0099  # macro
ixRTAVFS_REG154 = 0x009A  # macro
ixRTAVFS_REG155 = 0x009B  # macro
ixRTAVFS_REG156 = 0x009C  # macro
ixRTAVFS_REG157 = 0x009D  # macro
ixRTAVFS_REG158 = 0x009E  # macro
ixRTAVFS_REG159 = 0x009F  # macro
ixRTAVFS_REG160 = 0x00A0  # macro
ixRTAVFS_REG161 = 0x00A1  # macro
ixRTAVFS_REG162 = 0x00A2  # macro
ixRTAVFS_REG163 = 0x00A3  # macro
ixRTAVFS_REG164 = 0x00A4  # macro
ixRTAVFS_REG165 = 0x00A5  # macro
ixRTAVFS_REG166 = 0x00A6  # macro
ixRTAVFS_REG167 = 0x00A7  # macro
ixRTAVFS_REG168 = 0x00A8  # macro
ixRTAVFS_REG169 = 0x00A9  # macro
ixRTAVFS_REG170 = 0x00AA  # macro
ixRTAVFS_REG171 = 0x00AB  # macro
ixRTAVFS_REG172 = 0x00AC  # macro
ixRTAVFS_REG173 = 0x00AD  # macro
ixRTAVFS_REG174 = 0x00AE  # macro
ixRTAVFS_REG175 = 0x00AF  # macro
ixRTAVFS_REG176 = 0x00B0  # macro
ixRTAVFS_REG177 = 0x00B1  # macro
ixRTAVFS_REG178 = 0x00B2  # macro
ixRTAVFS_REG179 = 0x00B3  # macro
ixRTAVFS_REG180 = 0x00B4  # macro
ixRTAVFS_REG181 = 0x00B5  # macro
ixRTAVFS_REG182 = 0x00B6  # macro
ixRTAVFS_REG183 = 0x00B7  # macro
ixRTAVFS_REG184 = 0x00B8  # macro
ixRTAVFS_REG185 = 0x00B9  # macro
ixRTAVFS_REG186 = 0x00BA  # macro
ixRTAVFS_REG187 = 0x00BB  # macro
ixRTAVFS_REG188 = 0x00BC  # macro
ixRTAVFS_REG189 = 0x00BD  # macro
ixRTAVFS_REG190 = 0x00BE  # macro
ixRTAVFS_REG191 = 0x00BF  # macro
ixRTAVFS_REG192 = 0x00C0  # macro
ixRTAVFS_REG193 = 0x00C1  # macro
ixRTAVFS_REG194 = 0x00C2  # macro
ixSQ_DEBUG_STS_LOCAL = 0x0008  # macro
ixSQ_DEBUG_CTRL_LOCAL = 0x0009  # macro
ixSQ_WAVE_ACTIVE = 0x000A  # macro
ixSQ_WAVE_VALID_AND_IDLE = 0x000B  # macro
ixSQ_WAVE_MODE = 0x0101  # macro
ixSQ_WAVE_STATUS = 0x0102  # macro
ixSQ_WAVE_TRAPSTS = 0x0103  # macro
ixSQ_WAVE_GPR_ALLOC = 0x0105  # macro
ixSQ_WAVE_LDS_ALLOC = 0x0106  # macro
ixSQ_WAVE_IB_STS = 0x0107  # macro
ixSQ_WAVE_PC_LO = 0x0108  # macro
ixSQ_WAVE_PC_HI = 0x0109  # macro
ixSQ_WAVE_IB_DBG1 = 0x010D  # macro
ixSQ_WAVE_FLUSH_IB = 0x010E  # macro
ixSQ_WAVE_FLAT_SCRATCH_LO = 0x0114  # macro
ixSQ_WAVE_FLAT_SCRATCH_HI = 0x0115  # macro
ixSQ_WAVE_HW_ID1 = 0x0117  # macro
ixSQ_WAVE_HW_ID2 = 0x0118  # macro
ixSQ_WAVE_POPS_PACKER = 0x0119  # macro
ixSQ_WAVE_SCHED_MODE = 0x011A  # macro
ixSQ_WAVE_IB_STS2 = 0x011C  # macro
ixSQ_WAVE_SHADER_CYCLES = 0x011D  # macro
ixSQ_WAVE_TTMP0 = 0x026C  # macro
ixSQ_WAVE_TTMP1 = 0x026D  # macro
ixSQ_WAVE_TTMP3 = 0x026F  # macro
ixSQ_WAVE_TTMP4 = 0x0270  # macro
ixSQ_WAVE_TTMP5 = 0x0271  # macro
ixSQ_WAVE_TTMP6 = 0x0272  # macro
ixSQ_WAVE_TTMP7 = 0x0273  # macro
ixSQ_WAVE_TTMP8 = 0x0274  # macro
ixSQ_WAVE_TTMP9 = 0x0275  # macro
ixSQ_WAVE_TTMP10 = 0x0276  # macro
ixSQ_WAVE_TTMP11 = 0x0277  # macro
ixSQ_WAVE_TTMP12 = 0x0278  # macro
ixSQ_WAVE_TTMP13 = 0x0279  # macro
ixSQ_WAVE_TTMP14 = 0x027A  # macro
ixSQ_WAVE_TTMP15 = 0x027B  # macro
ixSQ_WAVE_M0 = 0x027D  # macro
ixSQ_WAVE_EXEC_LO = 0x027E  # macro
ixSQ_WAVE_EXEC_HI = 0x027F  # macro
_sienna_cichlid_ip_offset_HEADER = True  # macro
MAX_INSTANCE = 7  # macro
MAX_SEGMENT = 5  # macro
ATHUB_BASE__INST0_SEG0 = 0x00000C00  # macro
ATHUB_BASE__INST0_SEG1 = 0x02408C00  # macro
ATHUB_BASE__INST0_SEG2 = 0  # macro
ATHUB_BASE__INST0_SEG3 = 0  # macro
ATHUB_BASE__INST0_SEG4 = 0  # macro
ATHUB_BASE__INST1_SEG0 = 0  # macro
ATHUB_BASE__INST1_SEG1 = 0  # macro
ATHUB_BASE__INST1_SEG2 = 0  # macro
ATHUB_BASE__INST1_SEG3 = 0  # macro
ATHUB_BASE__INST1_SEG4 = 0  # macro
ATHUB_BASE__INST2_SEG0 = 0  # macro
ATHUB_BASE__INST2_SEG1 = 0  # macro
ATHUB_BASE__INST2_SEG2 = 0  # macro
ATHUB_BASE__INST2_SEG3 = 0  # macro
ATHUB_BASE__INST2_SEG4 = 0  # macro
ATHUB_BASE__INST3_SEG0 = 0  # macro
ATHUB_BASE__INST3_SEG1 = 0  # macro
ATHUB_BASE__INST3_SEG2 = 0  # macro
ATHUB_BASE__INST3_SEG3 = 0  # macro
ATHUB_BASE__INST3_SEG4 = 0  # macro
ATHUB_BASE__INST4_SEG0 = 0  # macro
ATHUB_BASE__INST4_SEG1 = 0  # macro
ATHUB_BASE__INST4_SEG2 = 0  # macro
ATHUB_BASE__INST4_SEG3 = 0  # macro
ATHUB_BASE__INST4_SEG4 = 0  # macro
ATHUB_BASE__INST5_SEG0 = 0  # macro
ATHUB_BASE__INST5_SEG1 = 0  # macro
ATHUB_BASE__INST5_SEG2 = 0  # macro
ATHUB_BASE__INST5_SEG3 = 0  # macro
ATHUB_BASE__INST5_SEG4 = 0  # macro
ATHUB_BASE__INST6_SEG0 = 0  # macro
ATHUB_BASE__INST6_SEG1 = 0  # macro
ATHUB_BASE__INST6_SEG2 = 0  # macro
ATHUB_BASE__INST6_SEG3 = 0  # macro
ATHUB_BASE__INST6_SEG4 = 0  # macro
CLK_BASE__INST0_SEG0 = 0x00016C00  # macro
CLK_BASE__INST0_SEG1 = 0x02401800  # macro
CLK_BASE__INST0_SEG2 = 0  # macro
CLK_BASE__INST0_SEG3 = 0  # macro
CLK_BASE__INST0_SEG4 = 0  # macro
CLK_BASE__INST1_SEG0 = 0x00016E00  # macro
CLK_BASE__INST1_SEG1 = 0x02401C00  # macro
CLK_BASE__INST1_SEG2 = 0  # macro
CLK_BASE__INST1_SEG3 = 0  # macro
CLK_BASE__INST1_SEG4 = 0  # macro
CLK_BASE__INST2_SEG0 = 0x00017000  # macro
CLK_BASE__INST2_SEG1 = 0x02402000  # macro
CLK_BASE__INST2_SEG2 = 0  # macro
CLK_BASE__INST2_SEG3 = 0  # macro
CLK_BASE__INST2_SEG4 = 0  # macro
CLK_BASE__INST3_SEG0 = 0x00017200  # macro
CLK_BASE__INST3_SEG1 = 0x02402400  # macro
CLK_BASE__INST3_SEG2 = 0  # macro
CLK_BASE__INST3_SEG3 = 0  # macro
CLK_BASE__INST3_SEG4 = 0  # macro
CLK_BASE__INST4_SEG0 = 0x0001B000  # macro
CLK_BASE__INST4_SEG1 = 0x0242D800  # macro
CLK_BASE__INST4_SEG2 = 0  # macro
CLK_BASE__INST4_SEG3 = 0  # macro
CLK_BASE__INST4_SEG4 = 0  # macro
CLK_BASE__INST5_SEG0 = 0x0001B200  # macro
CLK_BASE__INST5_SEG1 = 0x0242DC00  # macro
CLK_BASE__INST5_SEG2 = 0  # macro
CLK_BASE__INST5_SEG3 = 0  # macro
CLK_BASE__INST5_SEG4 = 0  # macro
CLK_BASE__INST6_SEG0 = 0x0001B400  # macro
CLK_BASE__INST6_SEG1 = 0x0242E000  # macro
CLK_BASE__INST6_SEG2 = 0  # macro
CLK_BASE__INST6_SEG3 = 0  # macro
CLK_BASE__INST6_SEG4 = 0  # macro
DF_BASE__INST0_SEG0 = 0x00007000  # macro
DF_BASE__INST0_SEG1 = 0x0240B800  # macro
DF_BASE__INST0_SEG2 = 0  # macro
DF_BASE__INST0_SEG3 = 0  # macro
DF_BASE__INST0_SEG4 = 0  # macro
DF_BASE__INST1_SEG0 = 0  # macro
DF_BASE__INST1_SEG1 = 0  # macro
DF_BASE__INST1_SEG2 = 0  # macro
DF_BASE__INST1_SEG3 = 0  # macro
DF_BASE__INST1_SEG4 = 0  # macro
DF_BASE__INST2_SEG0 = 0  # macro
DF_BASE__INST2_SEG1 = 0  # macro
DF_BASE__INST2_SEG2 = 0  # macro
DF_BASE__INST2_SEG3 = 0  # macro
DF_BASE__INST2_SEG4 = 0  # macro
DF_BASE__INST3_SEG0 = 0  # macro
DF_BASE__INST3_SEG1 = 0  # macro
DF_BASE__INST3_SEG2 = 0  # macro
DF_BASE__INST3_SEG3 = 0  # macro
DF_BASE__INST3_SEG4 = 0  # macro
DF_BASE__INST4_SEG0 = 0  # macro
DF_BASE__INST4_SEG1 = 0  # macro
DF_BASE__INST4_SEG2 = 0  # macro
DF_BASE__INST4_SEG3 = 0  # macro
DF_BASE__INST4_SEG4 = 0  # macro
DF_BASE__INST5_SEG0 = 0  # macro
DF_BASE__INST5_SEG1 = 0  # macro
DF_BASE__INST5_SEG2 = 0  # macro
DF_BASE__INST5_SEG3 = 0  # macro
DF_BASE__INST5_SEG4 = 0  # macro
DF_BASE__INST6_SEG0 = 0  # macro
DF_BASE__INST6_SEG1 = 0  # macro
DF_BASE__INST6_SEG2 = 0  # macro
DF_BASE__INST6_SEG3 = 0  # macro
DF_BASE__INST6_SEG4 = 0  # macro
DIO_BASE__INST0_SEG0 = 0x02404000  # macro
DIO_BASE__INST0_SEG1 = 0  # macro
DIO_BASE__INST0_SEG2 = 0  # macro
DIO_BASE__INST0_SEG3 = 0  # macro
DIO_BASE__INST0_SEG4 = 0  # macro
DIO_BASE__INST1_SEG0 = 0  # macro
DIO_BASE__INST1_SEG1 = 0  # macro
DIO_BASE__INST1_SEG2 = 0  # macro
DIO_BASE__INST1_SEG3 = 0  # macro
DIO_BASE__INST1_SEG4 = 0  # macro
DIO_BASE__INST2_SEG0 = 0  # macro
DIO_BASE__INST2_SEG1 = 0  # macro
DIO_BASE__INST2_SEG2 = 0  # macro
DIO_BASE__INST2_SEG3 = 0  # macro
DIO_BASE__INST2_SEG4 = 0  # macro
DIO_BASE__INST3_SEG0 = 0  # macro
DIO_BASE__INST3_SEG1 = 0  # macro
DIO_BASE__INST3_SEG2 = 0  # macro
DIO_BASE__INST3_SEG3 = 0  # macro
DIO_BASE__INST3_SEG4 = 0  # macro
DIO_BASE__INST4_SEG0 = 0  # macro
DIO_BASE__INST4_SEG1 = 0  # macro
DIO_BASE__INST4_SEG2 = 0  # macro
DIO_BASE__INST4_SEG3 = 0  # macro
DIO_BASE__INST4_SEG4 = 0  # macro
DIO_BASE__INST5_SEG0 = 0  # macro
DIO_BASE__INST5_SEG1 = 0  # macro
DIO_BASE__INST5_SEG2 = 0  # macro
DIO_BASE__INST5_SEG3 = 0  # macro
DIO_BASE__INST5_SEG4 = 0  # macro
DIO_BASE__INST6_SEG0 = 0  # macro
DIO_BASE__INST6_SEG1 = 0  # macro
DIO_BASE__INST6_SEG2 = 0  # macro
DIO_BASE__INST6_SEG3 = 0  # macro
DIO_BASE__INST6_SEG4 = 0  # macro
DCN_BASE__INST0_SEG0 = 0x00000012  # macro
DCN_BASE__INST0_SEG1 = 0x000000C0  # macro
DCN_BASE__INST0_SEG2 = 0x000034C0  # macro
DCN_BASE__INST0_SEG3 = 0x00009000  # macro
DCN_BASE__INST0_SEG4 = 0x02403C00  # macro
DCN_BASE__INST1_SEG0 = 0  # macro
DCN_BASE__INST1_SEG1 = 0  # macro
DCN_BASE__INST1_SEG2 = 0  # macro
DCN_BASE__INST1_SEG3 = 0  # macro
DCN_BASE__INST1_SEG4 = 0  # macro
DCN_BASE__INST2_SEG0 = 0  # macro
DCN_BASE__INST2_SEG1 = 0  # macro
DCN_BASE__INST2_SEG2 = 0  # macro
DCN_BASE__INST2_SEG3 = 0  # macro
DCN_BASE__INST2_SEG4 = 0  # macro
DCN_BASE__INST3_SEG0 = 0  # macro
DCN_BASE__INST3_SEG1 = 0  # macro
DCN_BASE__INST3_SEG2 = 0  # macro
DCN_BASE__INST3_SEG3 = 0  # macro
DCN_BASE__INST3_SEG4 = 0  # macro
DCN_BASE__INST4_SEG0 = 0  # macro
DCN_BASE__INST4_SEG1 = 0  # macro
DCN_BASE__INST4_SEG2 = 0  # macro
DCN_BASE__INST4_SEG3 = 0  # macro
DCN_BASE__INST4_SEG4 = 0  # macro
DCN_BASE__INST5_SEG0 = 0  # macro
DCN_BASE__INST5_SEG1 = 0  # macro
DCN_BASE__INST5_SEG2 = 0  # macro
DCN_BASE__INST5_SEG3 = 0  # macro
DCN_BASE__INST5_SEG4 = 0  # macro
DCN_BASE__INST6_SEG0 = 0  # macro
DCN_BASE__INST6_SEG1 = 0  # macro
DCN_BASE__INST6_SEG2 = 0  # macro
DCN_BASE__INST6_SEG3 = 0  # macro
DCN_BASE__INST6_SEG4 = 0  # macro
DPCS_BASE__INST0_SEG0 = 0x00000012  # macro
DPCS_BASE__INST0_SEG1 = 0x000000C0  # macro
DPCS_BASE__INST0_SEG2 = 0x000034C0  # macro
DPCS_BASE__INST0_SEG3 = 0x00009000  # macro
DPCS_BASE__INST0_SEG4 = 0x02403C00  # macro
DPCS_BASE__INST1_SEG0 = 0  # macro
DPCS_BASE__INST1_SEG1 = 0  # macro
DPCS_BASE__INST1_SEG2 = 0  # macro
DPCS_BASE__INST1_SEG3 = 0  # macro
DPCS_BASE__INST1_SEG4 = 0  # macro
DPCS_BASE__INST2_SEG0 = 0  # macro
DPCS_BASE__INST2_SEG1 = 0  # macro
DPCS_BASE__INST2_SEG2 = 0  # macro
DPCS_BASE__INST2_SEG3 = 0  # macro
DPCS_BASE__INST2_SEG4 = 0  # macro
DPCS_BASE__INST3_SEG0 = 0  # macro
DPCS_BASE__INST3_SEG1 = 0  # macro
DPCS_BASE__INST3_SEG2 = 0  # macro
DPCS_BASE__INST3_SEG3 = 0  # macro
DPCS_BASE__INST3_SEG4 = 0  # macro
DPCS_BASE__INST4_SEG0 = 0  # macro
DPCS_BASE__INST4_SEG1 = 0  # macro
DPCS_BASE__INST4_SEG2 = 0  # macro
DPCS_BASE__INST4_SEG3 = 0  # macro
DPCS_BASE__INST4_SEG4 = 0  # macro
DPCS_BASE__INST5_SEG0 = 0  # macro
DPCS_BASE__INST5_SEG1 = 0  # macro
DPCS_BASE__INST5_SEG2 = 0  # macro
DPCS_BASE__INST5_SEG3 = 0  # macro
DPCS_BASE__INST5_SEG4 = 0  # macro
DPCS_BASE__INST6_SEG0 = 0  # macro
DPCS_BASE__INST6_SEG1 = 0  # macro
DPCS_BASE__INST6_SEG2 = 0  # macro
DPCS_BASE__INST6_SEG3 = 0  # macro
DPCS_BASE__INST6_SEG4 = 0  # macro
FUSE_BASE__INST0_SEG0 = 0x00017400  # macro
FUSE_BASE__INST0_SEG1 = 0x02401400  # macro
FUSE_BASE__INST0_SEG2 = 0  # macro
FUSE_BASE__INST0_SEG3 = 0  # macro
FUSE_BASE__INST0_SEG4 = 0  # macro
FUSE_BASE__INST1_SEG0 = 0  # macro
FUSE_BASE__INST1_SEG1 = 0  # macro
FUSE_BASE__INST1_SEG2 = 0  # macro
FUSE_BASE__INST1_SEG3 = 0  # macro
FUSE_BASE__INST1_SEG4 = 0  # macro
FUSE_BASE__INST2_SEG0 = 0  # macro
FUSE_BASE__INST2_SEG1 = 0  # macro
FUSE_BASE__INST2_SEG2 = 0  # macro
FUSE_BASE__INST2_SEG3 = 0  # macro
FUSE_BASE__INST2_SEG4 = 0  # macro
FUSE_BASE__INST3_SEG0 = 0  # macro
FUSE_BASE__INST3_SEG1 = 0  # macro
FUSE_BASE__INST3_SEG2 = 0  # macro
FUSE_BASE__INST3_SEG3 = 0  # macro
FUSE_BASE__INST3_SEG4 = 0  # macro
FUSE_BASE__INST4_SEG0 = 0  # macro
FUSE_BASE__INST4_SEG1 = 0  # macro
FUSE_BASE__INST4_SEG2 = 0  # macro
FUSE_BASE__INST4_SEG3 = 0  # macro
FUSE_BASE__INST4_SEG4 = 0  # macro
FUSE_BASE__INST5_SEG0 = 0  # macro
FUSE_BASE__INST5_SEG1 = 0  # macro
FUSE_BASE__INST5_SEG2 = 0  # macro
FUSE_BASE__INST5_SEG3 = 0  # macro
FUSE_BASE__INST5_SEG4 = 0  # macro
FUSE_BASE__INST6_SEG0 = 0  # macro
FUSE_BASE__INST6_SEG1 = 0  # macro
FUSE_BASE__INST6_SEG2 = 0  # macro
FUSE_BASE__INST6_SEG3 = 0  # macro
FUSE_BASE__INST6_SEG4 = 0  # macro
GC_BASE__INST0_SEG0 = 0x00001260  # macro
GC_BASE__INST0_SEG1 = 0x0000A000  # macro
GC_BASE__INST0_SEG2 = 0x0001C000  # macro
GC_BASE__INST0_SEG3 = 0x02402C00  # macro
GC_BASE__INST0_SEG4 = 0  # macro
GC_BASE__INST1_SEG0 = 0  # macro
GC_BASE__INST1_SEG1 = 0  # macro
GC_BASE__INST1_SEG2 = 0  # macro
GC_BASE__INST1_SEG3 = 0  # macro
GC_BASE__INST1_SEG4 = 0  # macro
GC_BASE__INST2_SEG0 = 0  # macro
GC_BASE__INST2_SEG1 = 0  # macro
GC_BASE__INST2_SEG2 = 0  # macro
GC_BASE__INST2_SEG3 = 0  # macro
GC_BASE__INST2_SEG4 = 0  # macro
GC_BASE__INST3_SEG0 = 0  # macro
GC_BASE__INST3_SEG1 = 0  # macro
GC_BASE__INST3_SEG2 = 0  # macro
GC_BASE__INST3_SEG3 = 0  # macro
GC_BASE__INST3_SEG4 = 0  # macro
GC_BASE__INST4_SEG0 = 0  # macro
GC_BASE__INST4_SEG1 = 0  # macro
GC_BASE__INST4_SEG2 = 0  # macro
GC_BASE__INST4_SEG3 = 0  # macro
GC_BASE__INST4_SEG4 = 0  # macro
GC_BASE__INST5_SEG0 = 0  # macro
GC_BASE__INST5_SEG1 = 0  # macro
GC_BASE__INST5_SEG2 = 0  # macro
GC_BASE__INST5_SEG3 = 0  # macro
GC_BASE__INST5_SEG4 = 0  # macro
GC_BASE__INST6_SEG0 = 0  # macro
GC_BASE__INST6_SEG1 = 0  # macro
GC_BASE__INST6_SEG2 = 0  # macro
GC_BASE__INST6_SEG3 = 0  # macro
GC_BASE__INST6_SEG4 = 0  # macro
HDA_BASE__INST0_SEG0 = 0x004C0000  # macro
HDA_BASE__INST0_SEG1 = 0x02404800  # macro
HDA_BASE__INST0_SEG2 = 0  # macro
HDA_BASE__INST0_SEG3 = 0  # macro
HDA_BASE__INST0_SEG4 = 0  # macro
HDA_BASE__INST1_SEG0 = 0  # macro
HDA_BASE__INST1_SEG1 = 0  # macro
HDA_BASE__INST1_SEG2 = 0  # macro
HDA_BASE__INST1_SEG3 = 0  # macro
HDA_BASE__INST1_SEG4 = 0  # macro
HDA_BASE__INST2_SEG0 = 0  # macro
HDA_BASE__INST2_SEG1 = 0  # macro
HDA_BASE__INST2_SEG2 = 0  # macro
HDA_BASE__INST2_SEG3 = 0  # macro
HDA_BASE__INST2_SEG4 = 0  # macro
HDA_BASE__INST3_SEG0 = 0  # macro
HDA_BASE__INST3_SEG1 = 0  # macro
HDA_BASE__INST3_SEG2 = 0  # macro
HDA_BASE__INST3_SEG3 = 0  # macro
HDA_BASE__INST3_SEG4 = 0  # macro
HDA_BASE__INST4_SEG0 = 0  # macro
HDA_BASE__INST4_SEG1 = 0  # macro
HDA_BASE__INST4_SEG2 = 0  # macro
HDA_BASE__INST4_SEG3 = 0  # macro
HDA_BASE__INST4_SEG4 = 0  # macro
HDA_BASE__INST5_SEG0 = 0  # macro
HDA_BASE__INST5_SEG1 = 0  # macro
HDA_BASE__INST5_SEG2 = 0  # macro
HDA_BASE__INST5_SEG3 = 0  # macro
HDA_BASE__INST5_SEG4 = 0  # macro
HDA_BASE__INST6_SEG0 = 0  # macro
HDA_BASE__INST6_SEG1 = 0  # macro
HDA_BASE__INST6_SEG2 = 0  # macro
HDA_BASE__INST6_SEG3 = 0  # macro
HDA_BASE__INST6_SEG4 = 0  # macro
HDP_BASE__INST0_SEG0 = 0x00000F20  # macro
HDP_BASE__INST0_SEG1 = 0x0240A400  # macro
HDP_BASE__INST0_SEG2 = 0  # macro
HDP_BASE__INST0_SEG3 = 0  # macro
HDP_BASE__INST0_SEG4 = 0  # macro
HDP_BASE__INST1_SEG0 = 0  # macro
HDP_BASE__INST1_SEG1 = 0  # macro
HDP_BASE__INST1_SEG2 = 0  # macro
HDP_BASE__INST1_SEG3 = 0  # macro
HDP_BASE__INST1_SEG4 = 0  # macro
HDP_BASE__INST2_SEG0 = 0  # macro
HDP_BASE__INST2_SEG1 = 0  # macro
HDP_BASE__INST2_SEG2 = 0  # macro
HDP_BASE__INST2_SEG3 = 0  # macro
HDP_BASE__INST2_SEG4 = 0  # macro
HDP_BASE__INST3_SEG0 = 0  # macro
HDP_BASE__INST3_SEG1 = 0  # macro
HDP_BASE__INST3_SEG2 = 0  # macro
HDP_BASE__INST3_SEG3 = 0  # macro
HDP_BASE__INST3_SEG4 = 0  # macro
HDP_BASE__INST4_SEG0 = 0  # macro
HDP_BASE__INST4_SEG1 = 0  # macro
HDP_BASE__INST4_SEG2 = 0  # macro
HDP_BASE__INST4_SEG3 = 0  # macro
HDP_BASE__INST4_SEG4 = 0  # macro
HDP_BASE__INST5_SEG0 = 0  # macro
HDP_BASE__INST5_SEG1 = 0  # macro
HDP_BASE__INST5_SEG2 = 0  # macro
HDP_BASE__INST5_SEG3 = 0  # macro
HDP_BASE__INST5_SEG4 = 0  # macro
HDP_BASE__INST6_SEG0 = 0  # macro
HDP_BASE__INST6_SEG1 = 0  # macro
HDP_BASE__INST6_SEG2 = 0  # macro
HDP_BASE__INST6_SEG3 = 0  # macro
HDP_BASE__INST6_SEG4 = 0  # macro
MMHUB_BASE__INST0_SEG0 = 0x0001A000  # macro
MMHUB_BASE__INST0_SEG1 = 0x02408800  # macro
MMHUB_BASE__INST0_SEG2 = 0  # macro
MMHUB_BASE__INST0_SEG3 = 0  # macro
MMHUB_BASE__INST0_SEG4 = 0  # macro
MMHUB_BASE__INST1_SEG0 = 0  # macro
MMHUB_BASE__INST1_SEG1 = 0  # macro
MMHUB_BASE__INST1_SEG2 = 0  # macro
MMHUB_BASE__INST1_SEG3 = 0  # macro
MMHUB_BASE__INST1_SEG4 = 0  # macro
MMHUB_BASE__INST2_SEG0 = 0  # macro
MMHUB_BASE__INST2_SEG1 = 0  # macro
MMHUB_BASE__INST2_SEG2 = 0  # macro
MMHUB_BASE__INST2_SEG3 = 0  # macro
MMHUB_BASE__INST2_SEG4 = 0  # macro
MMHUB_BASE__INST3_SEG0 = 0  # macro
MMHUB_BASE__INST3_SEG1 = 0  # macro
MMHUB_BASE__INST3_SEG2 = 0  # macro
MMHUB_BASE__INST3_SEG3 = 0  # macro
MMHUB_BASE__INST3_SEG4 = 0  # macro
MMHUB_BASE__INST4_SEG0 = 0  # macro
MMHUB_BASE__INST4_SEG1 = 0  # macro
MMHUB_BASE__INST4_SEG2 = 0  # macro
MMHUB_BASE__INST4_SEG3 = 0  # macro
MMHUB_BASE__INST4_SEG4 = 0  # macro
MMHUB_BASE__INST5_SEG0 = 0  # macro
MMHUB_BASE__INST5_SEG1 = 0  # macro
MMHUB_BASE__INST5_SEG2 = 0  # macro
MMHUB_BASE__INST5_SEG3 = 0  # macro
MMHUB_BASE__INST5_SEG4 = 0  # macro
MMHUB_BASE__INST6_SEG0 = 0  # macro
MMHUB_BASE__INST6_SEG1 = 0  # macro
MMHUB_BASE__INST6_SEG2 = 0  # macro
MMHUB_BASE__INST6_SEG3 = 0  # macro
MMHUB_BASE__INST6_SEG4 = 0  # macro
MP0_BASE__INST0_SEG0 = 0x00016000  # macro
MP0_BASE__INST0_SEG1 = 0x00DC0000  # macro
MP0_BASE__INST0_SEG2 = 0x00E00000  # macro
MP0_BASE__INST0_SEG3 = 0x00E40000  # macro
MP0_BASE__INST0_SEG4 = 0x0243FC00  # macro
MP0_BASE__INST1_SEG0 = 0  # macro
MP0_BASE__INST1_SEG1 = 0  # macro
MP0_BASE__INST1_SEG2 = 0  # macro
MP0_BASE__INST1_SEG3 = 0  # macro
MP0_BASE__INST1_SEG4 = 0  # macro
MP0_BASE__INST2_SEG0 = 0  # macro
MP0_BASE__INST2_SEG1 = 0  # macro
MP0_BASE__INST2_SEG2 = 0  # macro
MP0_BASE__INST2_SEG3 = 0  # macro
MP0_BASE__INST2_SEG4 = 0  # macro
MP0_BASE__INST3_SEG0 = 0  # macro
MP0_BASE__INST3_SEG1 = 0  # macro
MP0_BASE__INST3_SEG2 = 0  # macro
MP0_BASE__INST3_SEG3 = 0  # macro
MP0_BASE__INST3_SEG4 = 0  # macro
MP0_BASE__INST4_SEG0 = 0  # macro
MP0_BASE__INST4_SEG1 = 0  # macro
MP0_BASE__INST4_SEG2 = 0  # macro
MP0_BASE__INST4_SEG3 = 0  # macro
MP0_BASE__INST4_SEG4 = 0  # macro
MP0_BASE__INST5_SEG0 = 0  # macro
MP0_BASE__INST5_SEG1 = 0  # macro
MP0_BASE__INST5_SEG2 = 0  # macro
MP0_BASE__INST5_SEG3 = 0  # macro
MP0_BASE__INST5_SEG4 = 0  # macro
MP0_BASE__INST6_SEG0 = 0  # macro
MP0_BASE__INST6_SEG1 = 0  # macro
MP0_BASE__INST6_SEG2 = 0  # macro
MP0_BASE__INST6_SEG3 = 0  # macro
MP0_BASE__INST6_SEG4 = 0  # macro
MP1_BASE__INST0_SEG0 = 0x00016000  # macro
MP1_BASE__INST0_SEG1 = 0x00DC0000  # macro
MP1_BASE__INST0_SEG2 = 0x00E00000  # macro
MP1_BASE__INST0_SEG3 = 0x00E40000  # macro
MP1_BASE__INST0_SEG4 = 0x0243FC00  # macro
MP1_BASE__INST1_SEG0 = 0  # macro
MP1_BASE__INST1_SEG1 = 0  # macro
MP1_BASE__INST1_SEG2 = 0  # macro
MP1_BASE__INST1_SEG3 = 0  # macro
MP1_BASE__INST1_SEG4 = 0  # macro
MP1_BASE__INST2_SEG0 = 0  # macro
MP1_BASE__INST2_SEG1 = 0  # macro
MP1_BASE__INST2_SEG2 = 0  # macro
MP1_BASE__INST2_SEG3 = 0  # macro
MP1_BASE__INST2_SEG4 = 0  # macro
MP1_BASE__INST3_SEG0 = 0  # macro
MP1_BASE__INST3_SEG1 = 0  # macro
MP1_BASE__INST3_SEG2 = 0  # macro
MP1_BASE__INST3_SEG3 = 0  # macro
MP1_BASE__INST3_SEG4 = 0  # macro
MP1_BASE__INST4_SEG0 = 0  # macro
MP1_BASE__INST4_SEG1 = 0  # macro
MP1_BASE__INST4_SEG2 = 0  # macro
MP1_BASE__INST4_SEG3 = 0  # macro
MP1_BASE__INST4_SEG4 = 0  # macro
MP1_BASE__INST5_SEG0 = 0  # macro
MP1_BASE__INST5_SEG1 = 0  # macro
MP1_BASE__INST5_SEG2 = 0  # macro
MP1_BASE__INST5_SEG3 = 0  # macro
MP1_BASE__INST5_SEG4 = 0  # macro
MP1_BASE__INST6_SEG0 = 0  # macro
MP1_BASE__INST6_SEG1 = 0  # macro
MP1_BASE__INST6_SEG2 = 0  # macro
MP1_BASE__INST6_SEG3 = 0  # macro
MP1_BASE__INST6_SEG4 = 0  # macro
NBIO_BASE__INST0_SEG0 = 0x00000000  # macro
NBIO_BASE__INST0_SEG1 = 0x00000014  # macro
NBIO_BASE__INST0_SEG2 = 0x00000D20  # macro
NBIO_BASE__INST0_SEG3 = 0x00010400  # macro
NBIO_BASE__INST0_SEG4 = 0x0241B000  # macro
NBIO_BASE__INST1_SEG0 = 0  # macro
NBIO_BASE__INST1_SEG1 = 0  # macro
NBIO_BASE__INST1_SEG2 = 0  # macro
NBIO_BASE__INST1_SEG3 = 0  # macro
NBIO_BASE__INST1_SEG4 = 0  # macro
NBIO_BASE__INST2_SEG0 = 0  # macro
NBIO_BASE__INST2_SEG1 = 0  # macro
NBIO_BASE__INST2_SEG2 = 0  # macro
NBIO_BASE__INST2_SEG3 = 0  # macro
NBIO_BASE__INST2_SEG4 = 0  # macro
NBIO_BASE__INST3_SEG0 = 0  # macro
NBIO_BASE__INST3_SEG1 = 0  # macro
NBIO_BASE__INST3_SEG2 = 0  # macro
NBIO_BASE__INST3_SEG3 = 0  # macro
NBIO_BASE__INST3_SEG4 = 0  # macro
NBIO_BASE__INST4_SEG0 = 0  # macro
NBIO_BASE__INST4_SEG1 = 0  # macro
NBIO_BASE__INST4_SEG2 = 0  # macro
NBIO_BASE__INST4_SEG3 = 0  # macro
NBIO_BASE__INST4_SEG4 = 0  # macro
NBIO_BASE__INST5_SEG0 = 0  # macro
NBIO_BASE__INST5_SEG1 = 0  # macro
NBIO_BASE__INST5_SEG2 = 0  # macro
NBIO_BASE__INST5_SEG3 = 0  # macro
NBIO_BASE__INST5_SEG4 = 0  # macro
NBIO_BASE__INST6_SEG0 = 0  # macro
NBIO_BASE__INST6_SEG1 = 0  # macro
NBIO_BASE__INST6_SEG2 = 0  # macro
NBIO_BASE__INST6_SEG3 = 0  # macro
NBIO_BASE__INST6_SEG4 = 0  # macro
OSSSYS_BASE__INST0_SEG0 = 0x000010A0  # macro
OSSSYS_BASE__INST0_SEG1 = 0x0240A000  # macro
OSSSYS_BASE__INST0_SEG2 = 0  # macro
OSSSYS_BASE__INST0_SEG3 = 0  # macro
OSSSYS_BASE__INST0_SEG4 = 0  # macro
OSSSYS_BASE__INST1_SEG0 = 0  # macro
OSSSYS_BASE__INST1_SEG1 = 0  # macro
OSSSYS_BASE__INST1_SEG2 = 0  # macro
OSSSYS_BASE__INST1_SEG3 = 0  # macro
OSSSYS_BASE__INST1_SEG4 = 0  # macro
OSSSYS_BASE__INST2_SEG0 = 0  # macro
OSSSYS_BASE__INST2_SEG1 = 0  # macro
OSSSYS_BASE__INST2_SEG2 = 0  # macro
OSSSYS_BASE__INST2_SEG3 = 0  # macro
OSSSYS_BASE__INST2_SEG4 = 0  # macro
OSSSYS_BASE__INST3_SEG0 = 0  # macro
OSSSYS_BASE__INST3_SEG1 = 0  # macro
OSSSYS_BASE__INST3_SEG2 = 0  # macro
OSSSYS_BASE__INST3_SEG3 = 0  # macro
OSSSYS_BASE__INST3_SEG4 = 0  # macro
OSSSYS_BASE__INST4_SEG0 = 0  # macro
OSSSYS_BASE__INST4_SEG1 = 0  # macro
OSSSYS_BASE__INST4_SEG2 = 0  # macro
OSSSYS_BASE__INST4_SEG3 = 0  # macro
OSSSYS_BASE__INST4_SEG4 = 0  # macro
OSSSYS_BASE__INST5_SEG0 = 0  # macro
OSSSYS_BASE__INST5_SEG1 = 0  # macro
OSSSYS_BASE__INST5_SEG2 = 0  # macro
OSSSYS_BASE__INST5_SEG3 = 0  # macro
OSSSYS_BASE__INST5_SEG4 = 0  # macro
OSSSYS_BASE__INST6_SEG0 = 0  # macro
OSSSYS_BASE__INST6_SEG1 = 0  # macro
OSSSYS_BASE__INST6_SEG2 = 0  # macro
OSSSYS_BASE__INST6_SEG3 = 0  # macro
OSSSYS_BASE__INST6_SEG4 = 0  # macro
PCIE0_BASE__INST0_SEG0 = 0x00000000  # macro
PCIE0_BASE__INST0_SEG1 = 0x00000014  # macro
PCIE0_BASE__INST0_SEG2 = 0x00000D20  # macro
PCIE0_BASE__INST0_SEG3 = 0x00010400  # macro
PCIE0_BASE__INST0_SEG4 = 0x0241B000  # macro
PCIE0_BASE__INST1_SEG0 = 0  # macro
PCIE0_BASE__INST1_SEG1 = 0  # macro
PCIE0_BASE__INST1_SEG2 = 0  # macro
PCIE0_BASE__INST1_SEG3 = 0  # macro
PCIE0_BASE__INST1_SEG4 = 0  # macro
PCIE0_BASE__INST2_SEG0 = 0  # macro
PCIE0_BASE__INST2_SEG1 = 0  # macro
PCIE0_BASE__INST2_SEG2 = 0  # macro
PCIE0_BASE__INST2_SEG3 = 0  # macro
PCIE0_BASE__INST2_SEG4 = 0  # macro
PCIE0_BASE__INST3_SEG0 = 0  # macro
PCIE0_BASE__INST3_SEG1 = 0  # macro
PCIE0_BASE__INST3_SEG2 = 0  # macro
PCIE0_BASE__INST3_SEG3 = 0  # macro
PCIE0_BASE__INST3_SEG4 = 0  # macro
PCIE0_BASE__INST4_SEG0 = 0  # macro
PCIE0_BASE__INST4_SEG1 = 0  # macro
PCIE0_BASE__INST4_SEG2 = 0  # macro
PCIE0_BASE__INST4_SEG3 = 0  # macro
PCIE0_BASE__INST4_SEG4 = 0  # macro
PCIE0_BASE__INST5_SEG0 = 0  # macro
PCIE0_BASE__INST5_SEG1 = 0  # macro
PCIE0_BASE__INST5_SEG2 = 0  # macro
PCIE0_BASE__INST5_SEG3 = 0  # macro
PCIE0_BASE__INST5_SEG4 = 0  # macro
PCIE0_BASE__INST6_SEG0 = 0  # macro
PCIE0_BASE__INST6_SEG1 = 0  # macro
PCIE0_BASE__INST6_SEG2 = 0  # macro
PCIE0_BASE__INST6_SEG3 = 0  # macro
PCIE0_BASE__INST6_SEG4 = 0  # macro
SDMA0_BASE__INST0_SEG0 = 0x00001260  # macro
SDMA0_BASE__INST0_SEG1 = 0x0000A000  # macro
SDMA0_BASE__INST0_SEG2 = 0x0001C000  # macro
SDMA0_BASE__INST0_SEG3 = 0x02402C00  # macro
SDMA0_BASE__INST0_SEG4 = 0  # macro
SDMA0_BASE__INST1_SEG0 = 0  # macro
SDMA0_BASE__INST1_SEG1 = 0  # macro
SDMA0_BASE__INST1_SEG2 = 0  # macro
SDMA0_BASE__INST1_SEG3 = 0  # macro
SDMA0_BASE__INST1_SEG4 = 0  # macro
SDMA0_BASE__INST2_SEG0 = 0  # macro
SDMA0_BASE__INST2_SEG1 = 0  # macro
SDMA0_BASE__INST2_SEG2 = 0  # macro
SDMA0_BASE__INST2_SEG3 = 0  # macro
SDMA0_BASE__INST2_SEG4 = 0  # macro
SDMA0_BASE__INST3_SEG0 = 0  # macro
SDMA0_BASE__INST3_SEG1 = 0  # macro
SDMA0_BASE__INST3_SEG2 = 0  # macro
SDMA0_BASE__INST3_SEG3 = 0  # macro
SDMA0_BASE__INST3_SEG4 = 0  # macro
SDMA0_BASE__INST4_SEG0 = 0  # macro
SDMA0_BASE__INST4_SEG1 = 0  # macro
SDMA0_BASE__INST4_SEG2 = 0  # macro
SDMA0_BASE__INST4_SEG3 = 0  # macro
SDMA0_BASE__INST4_SEG4 = 0  # macro
SDMA0_BASE__INST5_SEG0 = 0  # macro
SDMA0_BASE__INST5_SEG1 = 0  # macro
SDMA0_BASE__INST5_SEG2 = 0  # macro
SDMA0_BASE__INST5_SEG3 = 0  # macro
SDMA0_BASE__INST5_SEG4 = 0  # macro
SDMA0_BASE__INST6_SEG0 = 0  # macro
SDMA0_BASE__INST6_SEG1 = 0  # macro
SDMA0_BASE__INST6_SEG2 = 0  # macro
SDMA0_BASE__INST6_SEG3 = 0  # macro
SDMA0_BASE__INST6_SEG4 = 0  # macro
SDMA1_BASE__INST0_SEG0 = 0x00001260  # macro
SDMA1_BASE__INST0_SEG1 = 0x0000A000  # macro
SDMA1_BASE__INST0_SEG2 = 0x0001C000  # macro
SDMA1_BASE__INST0_SEG3 = 0x02402C00  # macro
SDMA1_BASE__INST0_SEG4 = 0  # macro
SDMA1_BASE__INST1_SEG0 = 0  # macro
SDMA1_BASE__INST1_SEG1 = 0  # macro
SDMA1_BASE__INST1_SEG2 = 0  # macro
SDMA1_BASE__INST1_SEG3 = 0  # macro
SDMA1_BASE__INST1_SEG4 = 0  # macro
SDMA1_BASE__INST2_SEG0 = 0  # macro
SDMA1_BASE__INST2_SEG1 = 0  # macro
SDMA1_BASE__INST2_SEG2 = 0  # macro
SDMA1_BASE__INST2_SEG3 = 0  # macro
SDMA1_BASE__INST2_SEG4 = 0  # macro
SDMA1_BASE__INST3_SEG0 = 0  # macro
SDMA1_BASE__INST3_SEG1 = 0  # macro
SDMA1_BASE__INST3_SEG2 = 0  # macro
SDMA1_BASE__INST3_SEG3 = 0  # macro
SDMA1_BASE__INST3_SEG4 = 0  # macro
SDMA1_BASE__INST4_SEG0 = 0  # macro
SDMA1_BASE__INST4_SEG1 = 0  # macro
SDMA1_BASE__INST4_SEG2 = 0  # macro
SDMA1_BASE__INST4_SEG3 = 0  # macro
SDMA1_BASE__INST4_SEG4 = 0  # macro
SDMA1_BASE__INST5_SEG0 = 0  # macro
SDMA1_BASE__INST5_SEG1 = 0  # macro
SDMA1_BASE__INST5_SEG2 = 0  # macro
SDMA1_BASE__INST5_SEG3 = 0  # macro
SDMA1_BASE__INST5_SEG4 = 0  # macro
SDMA1_BASE__INST6_SEG0 = 0  # macro
SDMA1_BASE__INST6_SEG1 = 0  # macro
SDMA1_BASE__INST6_SEG2 = 0  # macro
SDMA1_BASE__INST6_SEG3 = 0  # macro
SDMA1_BASE__INST6_SEG4 = 0  # macro
SMUIO_BASE__INST0_SEG0 = 0x00016800  # macro
SMUIO_BASE__INST0_SEG1 = 0x00016A00  # macro
SMUIO_BASE__INST0_SEG2 = 0x00440000  # macro
SMUIO_BASE__INST0_SEG3 = 0x02401000  # macro
SMUIO_BASE__INST0_SEG4 = 0  # macro
SMUIO_BASE__INST1_SEG0 = 0  # macro
SMUIO_BASE__INST1_SEG1 = 0  # macro
SMUIO_BASE__INST1_SEG2 = 0  # macro
SMUIO_BASE__INST1_SEG3 = 0  # macro
SMUIO_BASE__INST1_SEG4 = 0  # macro
SMUIO_BASE__INST2_SEG0 = 0  # macro
SMUIO_BASE__INST2_SEG1 = 0  # macro
SMUIO_BASE__INST2_SEG2 = 0  # macro
SMUIO_BASE__INST2_SEG3 = 0  # macro
SMUIO_BASE__INST2_SEG4 = 0  # macro
SMUIO_BASE__INST3_SEG0 = 0  # macro
SMUIO_BASE__INST3_SEG1 = 0  # macro
SMUIO_BASE__INST3_SEG2 = 0  # macro
SMUIO_BASE__INST3_SEG3 = 0  # macro
SMUIO_BASE__INST3_SEG4 = 0  # macro
SMUIO_BASE__INST4_SEG0 = 0  # macro
SMUIO_BASE__INST4_SEG1 = 0  # macro
SMUIO_BASE__INST4_SEG2 = 0  # macro
SMUIO_BASE__INST4_SEG3 = 0  # macro
SMUIO_BASE__INST4_SEG4 = 0  # macro
SMUIO_BASE__INST5_SEG0 = 0  # macro
SMUIO_BASE__INST5_SEG1 = 0  # macro
SMUIO_BASE__INST5_SEG2 = 0  # macro
SMUIO_BASE__INST5_SEG3 = 0  # macro
SMUIO_BASE__INST5_SEG4 = 0  # macro
SMUIO_BASE__INST6_SEG0 = 0  # macro
SMUIO_BASE__INST6_SEG1 = 0  # macro
SMUIO_BASE__INST6_SEG2 = 0  # macro
SMUIO_BASE__INST6_SEG3 = 0  # macro
SMUIO_BASE__INST6_SEG4 = 0  # macro
THM_BASE__INST0_SEG0 = 0x00016600  # macro
THM_BASE__INST0_SEG1 = 0x02400C00  # macro
THM_BASE__INST0_SEG2 = 0  # macro
THM_BASE__INST0_SEG3 = 0  # macro
THM_BASE__INST0_SEG4 = 0  # macro
THM_BASE__INST1_SEG0 = 0  # macro
THM_BASE__INST1_SEG1 = 0  # macro
THM_BASE__INST1_SEG2 = 0  # macro
THM_BASE__INST1_SEG3 = 0  # macro
THM_BASE__INST1_SEG4 = 0  # macro
THM_BASE__INST2_SEG0 = 0  # macro
THM_BASE__INST2_SEG1 = 0  # macro
THM_BASE__INST2_SEG2 = 0  # macro
THM_BASE__INST2_SEG3 = 0  # macro
THM_BASE__INST2_SEG4 = 0  # macro
THM_BASE__INST3_SEG0 = 0  # macro
THM_BASE__INST3_SEG1 = 0  # macro
THM_BASE__INST3_SEG2 = 0  # macro
THM_BASE__INST3_SEG3 = 0  # macro
THM_BASE__INST3_SEG4 = 0  # macro
THM_BASE__INST4_SEG0 = 0  # macro
THM_BASE__INST4_SEG1 = 0  # macro
THM_BASE__INST4_SEG2 = 0  # macro
THM_BASE__INST4_SEG3 = 0  # macro
THM_BASE__INST4_SEG4 = 0  # macro
THM_BASE__INST5_SEG0 = 0  # macro
THM_BASE__INST5_SEG1 = 0  # macro
THM_BASE__INST5_SEG2 = 0  # macro
THM_BASE__INST5_SEG3 = 0  # macro
THM_BASE__INST5_SEG4 = 0  # macro
THM_BASE__INST6_SEG0 = 0  # macro
THM_BASE__INST6_SEG1 = 0  # macro
THM_BASE__INST6_SEG2 = 0  # macro
THM_BASE__INST6_SEG3 = 0  # macro
THM_BASE__INST6_SEG4 = 0  # macro
UMC_BASE__INST0_SEG0 = 0x00014000  # macro
UMC_BASE__INST0_SEG1 = 0x02425800  # macro
UMC_BASE__INST0_SEG2 = 0  # macro
UMC_BASE__INST0_SEG3 = 0  # macro
UMC_BASE__INST0_SEG4 = 0  # macro
UMC_BASE__INST1_SEG0 = 0x00054000  # macro
UMC_BASE__INST1_SEG1 = 0x02425C00  # macro
UMC_BASE__INST1_SEG2 = 0  # macro
UMC_BASE__INST1_SEG3 = 0  # macro
UMC_BASE__INST1_SEG4 = 0  # macro
UMC_BASE__INST2_SEG0 = 0x00094000  # macro
UMC_BASE__INST2_SEG1 = 0x02426000  # macro
UMC_BASE__INST2_SEG2 = 0  # macro
UMC_BASE__INST2_SEG3 = 0  # macro
UMC_BASE__INST2_SEG4 = 0  # macro
UMC_BASE__INST3_SEG0 = 0x000D4000  # macro
UMC_BASE__INST3_SEG1 = 0x02426400  # macro
UMC_BASE__INST3_SEG2 = 0  # macro
UMC_BASE__INST3_SEG3 = 0  # macro
UMC_BASE__INST3_SEG4 = 0  # macro
UMC_BASE__INST4_SEG0 = 0x00114000  # macro
UMC_BASE__INST4_SEG1 = 0x02426800  # macro
UMC_BASE__INST4_SEG2 = 0  # macro
UMC_BASE__INST4_SEG3 = 0  # macro
UMC_BASE__INST4_SEG4 = 0  # macro
UMC_BASE__INST5_SEG0 = 0x00154000  # macro
UMC_BASE__INST5_SEG1 = 0x02426C00  # macro
UMC_BASE__INST5_SEG2 = 0  # macro
UMC_BASE__INST5_SEG3 = 0  # macro
UMC_BASE__INST5_SEG4 = 0  # macro
UMC_BASE__INST6_SEG0 = 0x00194000  # macro
UMC_BASE__INST6_SEG1 = 0x02427000  # macro
UMC_BASE__INST6_SEG2 = 0  # macro
UMC_BASE__INST6_SEG3 = 0  # macro
UMC_BASE__INST6_SEG4 = 0  # macro
USB0_BASE__INST0_SEG0 = 0x0242A800  # macro
USB0_BASE__INST0_SEG1 = 0x05B00000  # macro
USB0_BASE__INST0_SEG2 = 0  # macro
USB0_BASE__INST0_SEG3 = 0  # macro
USB0_BASE__INST0_SEG4 = 0  # macro
USB0_BASE__INST1_SEG0 = 0  # macro
USB0_BASE__INST1_SEG1 = 0  # macro
USB0_BASE__INST1_SEG2 = 0  # macro
USB0_BASE__INST1_SEG3 = 0  # macro
USB0_BASE__INST1_SEG4 = 0  # macro
USB0_BASE__INST2_SEG0 = 0  # macro
USB0_BASE__INST2_SEG1 = 0  # macro
USB0_BASE__INST2_SEG2 = 0  # macro
USB0_BASE__INST2_SEG3 = 0  # macro
USB0_BASE__INST2_SEG4 = 0  # macro
USB0_BASE__INST3_SEG0 = 0  # macro
USB0_BASE__INST3_SEG1 = 0  # macro
USB0_BASE__INST3_SEG2 = 0  # macro
USB0_BASE__INST3_SEG3 = 0  # macro
USB0_BASE__INST3_SEG4 = 0  # macro
USB0_BASE__INST4_SEG0 = 0  # macro
USB0_BASE__INST4_SEG1 = 0  # macro
USB0_BASE__INST4_SEG2 = 0  # macro
USB0_BASE__INST4_SEG3 = 0  # macro
USB0_BASE__INST4_SEG4 = 0  # macro
USB0_BASE__INST5_SEG0 = 0  # macro
USB0_BASE__INST5_SEG1 = 0  # macro
USB0_BASE__INST5_SEG2 = 0  # macro
USB0_BASE__INST5_SEG3 = 0  # macro
USB0_BASE__INST5_SEG4 = 0  # macro
USB0_BASE__INST6_SEG0 = 0  # macro
USB0_BASE__INST6_SEG1 = 0  # macro
USB0_BASE__INST6_SEG2 = 0  # macro
USB0_BASE__INST6_SEG3 = 0  # macro
USB0_BASE__INST6_SEG4 = 0  # macro
VCN_BASE__INST0_SEG0 = 0x00007800  # macro
VCN_BASE__INST0_SEG1 = 0x00007E00  # macro
VCN_BASE__INST0_SEG2 = 0x02403000  # macro
VCN_BASE__INST0_SEG3 = 0  # macro
VCN_BASE__INST0_SEG4 = 0  # macro
VCN_BASE__INST1_SEG0 = 0x00007B00  # macro
VCN_BASE__INST1_SEG1 = 0x00012000  # macro
VCN_BASE__INST1_SEG2 = 0x02445000  # macro
VCN_BASE__INST1_SEG3 = 0  # macro
VCN_BASE__INST1_SEG4 = 0  # macro
VCN_BASE__INST2_SEG0 = 0  # macro
VCN_BASE__INST2_SEG1 = 0  # macro
VCN_BASE__INST2_SEG2 = 0  # macro
VCN_BASE__INST2_SEG3 = 0  # macro
VCN_BASE__INST2_SEG4 = 0  # macro
VCN_BASE__INST3_SEG0 = 0  # macro
VCN_BASE__INST3_SEG1 = 0  # macro
VCN_BASE__INST3_SEG2 = 0  # macro
VCN_BASE__INST3_SEG3 = 0  # macro
VCN_BASE__INST3_SEG4 = 0  # macro
VCN_BASE__INST4_SEG0 = 0  # macro
VCN_BASE__INST4_SEG1 = 0  # macro
VCN_BASE__INST4_SEG2 = 0  # macro
VCN_BASE__INST4_SEG3 = 0  # macro
VCN_BASE__INST4_SEG4 = 0  # macro
VCN_BASE__INST5_SEG0 = 0  # macro
VCN_BASE__INST5_SEG1 = 0  # macro
VCN_BASE__INST5_SEG2 = 0  # macro
VCN_BASE__INST5_SEG3 = 0  # macro
VCN_BASE__INST5_SEG4 = 0  # macro
VCN_BASE__INST6_SEG0 = 0  # macro
VCN_BASE__INST6_SEG1 = 0  # macro
VCN_BASE__INST6_SEG2 = 0  # macro
VCN_BASE__INST6_SEG3 = 0  # macro
VCN_BASE__INST6_SEG4 = 0  # macro


class struct_IP_BASE_INSTANCE(Structure):
  pass


struct_IP_BASE_INSTANCE._pack_ = 1  # source:False
struct_IP_BASE_INSTANCE._fields_ = [
  ("segment", ctypes.c_uint32 * 5),
]


class struct_IP_BASE(Structure):
  _pack_ = 1  # source:False
  _fields_ = [
    ("instance", struct_IP_BASE_INSTANCE * 7),
  ]


__maybe_unused = struct_IP_BASE  # Variable struct_IP_BASE
ATHUB_BASE = struct_IP_BASE  # Variable struct_IP_BASE
CLK_BASE = struct_IP_BASE  # Variable struct_IP_BASE
DF_BASE = struct_IP_BASE  # Variable struct_IP_BASE
DIO_BASE = struct_IP_BASE  # Variable struct_IP_BASE
DCN_BASE = struct_IP_BASE  # Variable struct_IP_BASE
DPCS_BASE = struct_IP_BASE  # Variable struct_IP_BASE
FUSE_BASE = struct_IP_BASE  # Variable struct_IP_BASE
GC_BASE = struct_IP_BASE  # Variable struct_IP_BASE
HDA_BASE = struct_IP_BASE  # Variable struct_IP_BASE
HDP_BASE = struct_IP_BASE  # Variable struct_IP_BASE
MMHUB_BASE = struct_IP_BASE  # Variable struct_IP_BASE
MP0_BASE = struct_IP_BASE  # Variable struct_IP_BASE
MP1_BASE = struct_IP_BASE  # Variable struct_IP_BASE
NBIO_BASE = struct_IP_BASE  # Variable struct_IP_BASE
OSSSYS_BASE = struct_IP_BASE  # Variable struct_IP_BASE
PCIE0_BASE = struct_IP_BASE  # Variable struct_IP_BASE
SDMA0_BASE = struct_IP_BASE  # Variable struct_IP_BASE
SDMA1_BASE = struct_IP_BASE  # Variable struct_IP_BASE
SMUIO_BASE = struct_IP_BASE  # Variable struct_IP_BASE
THM_BASE = struct_IP_BASE  # Variable struct_IP_BASE
UMC_BASE = struct_IP_BASE  # Variable struct_IP_BASE
USB0_BASE = struct_IP_BASE  # Variable struct_IP_BASE
VCN_BASE = struct_IP_BASE  # Variable struct_IP_BASE
__all__ = [
  "ATHUB_BASE",
  "ATHUB_BASE__INST0_SEG0",
  "ATHUB_BASE__INST0_SEG1",
  "ATHUB_BASE__INST0_SEG2",
  "ATHUB_BASE__INST0_SEG3",
  "ATHUB_BASE__INST0_SEG4",
  "ATHUB_BASE__INST1_SEG0",
  "ATHUB_BASE__INST1_SEG1",
  "ATHUB_BASE__INST1_SEG2",
  "ATHUB_BASE__INST1_SEG3",
  "ATHUB_BASE__INST1_SEG4",
  "ATHUB_BASE__INST2_SEG0",
  "ATHUB_BASE__INST2_SEG1",
  "ATHUB_BASE__INST2_SEG2",
  "ATHUB_BASE__INST2_SEG3",
  "ATHUB_BASE__INST2_SEG4",
  "ATHUB_BASE__INST3_SEG0",
  "ATHUB_BASE__INST3_SEG1",
  "ATHUB_BASE__INST3_SEG2",
  "ATHUB_BASE__INST3_SEG3",
  "ATHUB_BASE__INST3_SEG4",
  "ATHUB_BASE__INST4_SEG0",
  "ATHUB_BASE__INST4_SEG1",
  "ATHUB_BASE__INST4_SEG2",
  "ATHUB_BASE__INST4_SEG3",
  "ATHUB_BASE__INST4_SEG4",
  "ATHUB_BASE__INST5_SEG0",
  "ATHUB_BASE__INST5_SEG1",
  "ATHUB_BASE__INST5_SEG2",
  "ATHUB_BASE__INST5_SEG3",
  "ATHUB_BASE__INST5_SEG4",
  "ATHUB_BASE__INST6_SEG0",
  "ATHUB_BASE__INST6_SEG1",
  "ATHUB_BASE__INST6_SEG2",
  "ATHUB_BASE__INST6_SEG3",
  "ATHUB_BASE__INST6_SEG4",
  "CE_PARTITION_BASE",
  "CLK_BASE",
  "CLK_BASE__INST0_SEG0",
  "CLK_BASE__INST0_SEG1",
  "CLK_BASE__INST0_SEG2",
  "CLK_BASE__INST0_SEG3",
  "CLK_BASE__INST0_SEG4",
  "CLK_BASE__INST1_SEG0",
  "CLK_BASE__INST1_SEG1",
  "CLK_BASE__INST1_SEG2",
  "CLK_BASE__INST1_SEG3",
  "CLK_BASE__INST1_SEG4",
  "CLK_BASE__INST2_SEG0",
  "CLK_BASE__INST2_SEG1",
  "CLK_BASE__INST2_SEG2",
  "CLK_BASE__INST2_SEG3",
  "CLK_BASE__INST2_SEG4",
  "CLK_BASE__INST3_SEG0",
  "CLK_BASE__INST3_SEG1",
  "CLK_BASE__INST3_SEG2",
  "CLK_BASE__INST3_SEG3",
  "CLK_BASE__INST3_SEG4",
  "CLK_BASE__INST4_SEG0",
  "CLK_BASE__INST4_SEG1",
  "CLK_BASE__INST4_SEG2",
  "CLK_BASE__INST4_SEG3",
  "CLK_BASE__INST4_SEG4",
  "CLK_BASE__INST5_SEG0",
  "CLK_BASE__INST5_SEG1",
  "CLK_BASE__INST5_SEG2",
  "CLK_BASE__INST5_SEG3",
  "CLK_BASE__INST5_SEG4",
  "CLK_BASE__INST6_SEG0",
  "CLK_BASE__INST6_SEG1",
  "CLK_BASE__INST6_SEG2",
  "CLK_BASE__INST6_SEG3",
  "CLK_BASE__INST6_SEG4",
  "CP_PACKET2",
  "DCN_BASE",
  "DCN_BASE__INST0_SEG0",
  "DCN_BASE__INST0_SEG1",
  "DCN_BASE__INST0_SEG2",
  "DCN_BASE__INST0_SEG3",
  "DCN_BASE__INST0_SEG4",
  "DCN_BASE__INST1_SEG0",
  "DCN_BASE__INST1_SEG1",
  "DCN_BASE__INST1_SEG2",
  "DCN_BASE__INST1_SEG3",
  "DCN_BASE__INST1_SEG4",
  "DCN_BASE__INST2_SEG0",
  "DCN_BASE__INST2_SEG1",
  "DCN_BASE__INST2_SEG2",
  "DCN_BASE__INST2_SEG3",
  "DCN_BASE__INST2_SEG4",
  "DCN_BASE__INST3_SEG0",
  "DCN_BASE__INST3_SEG1",
  "DCN_BASE__INST3_SEG2",
  "DCN_BASE__INST3_SEG3",
  "DCN_BASE__INST3_SEG4",
  "DCN_BASE__INST4_SEG0",
  "DCN_BASE__INST4_SEG1",
  "DCN_BASE__INST4_SEG2",
  "DCN_BASE__INST4_SEG3",
  "DCN_BASE__INST4_SEG4",
  "DCN_BASE__INST5_SEG0",
  "DCN_BASE__INST5_SEG1",
  "DCN_BASE__INST5_SEG2",
  "DCN_BASE__INST5_SEG3",
  "DCN_BASE__INST5_SEG4",
  "DCN_BASE__INST6_SEG0",
  "DCN_BASE__INST6_SEG1",
  "DCN_BASE__INST6_SEG2",
  "DCN_BASE__INST6_SEG3",
  "DCN_BASE__INST6_SEG4",
  "DF_BASE",
  "DF_BASE__INST0_SEG0",
  "DF_BASE__INST0_SEG1",
  "DF_BASE__INST0_SEG2",
  "DF_BASE__INST0_SEG3",
  "DF_BASE__INST0_SEG4",
  "DF_BASE__INST1_SEG0",
  "DF_BASE__INST1_SEG1",
  "DF_BASE__INST1_SEG2",
  "DF_BASE__INST1_SEG3",
  "DF_BASE__INST1_SEG4",
  "DF_BASE__INST2_SEG0",
  "DF_BASE__INST2_SEG1",
  "DF_BASE__INST2_SEG2",
  "DF_BASE__INST2_SEG3",
  "DF_BASE__INST2_SEG4",
  "DF_BASE__INST3_SEG0",
  "DF_BASE__INST3_SEG1",
  "DF_BASE__INST3_SEG2",
  "DF_BASE__INST3_SEG3",
  "DF_BASE__INST3_SEG4",
  "DF_BASE__INST4_SEG0",
  "DF_BASE__INST4_SEG1",
  "DF_BASE__INST4_SEG2",
  "DF_BASE__INST4_SEG3",
  "DF_BASE__INST4_SEG4",
  "DF_BASE__INST5_SEG0",
  "DF_BASE__INST5_SEG1",
  "DF_BASE__INST5_SEG2",
  "DF_BASE__INST5_SEG3",
  "DF_BASE__INST5_SEG4",
  "DF_BASE__INST6_SEG0",
  "DF_BASE__INST6_SEG1",
  "DF_BASE__INST6_SEG2",
  "DF_BASE__INST6_SEG3",
  "DF_BASE__INST6_SEG4",
  "DIO_BASE",
  "DIO_BASE__INST0_SEG0",
  "DIO_BASE__INST0_SEG1",
  "DIO_BASE__INST0_SEG2",
  "DIO_BASE__INST0_SEG3",
  "DIO_BASE__INST0_SEG4",
  "DIO_BASE__INST1_SEG0",
  "DIO_BASE__INST1_SEG1",
  "DIO_BASE__INST1_SEG2",
  "DIO_BASE__INST1_SEG3",
  "DIO_BASE__INST1_SEG4",
  "DIO_BASE__INST2_SEG0",
  "DIO_BASE__INST2_SEG1",
  "DIO_BASE__INST2_SEG2",
  "DIO_BASE__INST2_SEG3",
  "DIO_BASE__INST2_SEG4",
  "DIO_BASE__INST3_SEG0",
  "DIO_BASE__INST3_SEG1",
  "DIO_BASE__INST3_SEG2",
  "DIO_BASE__INST3_SEG3",
  "DIO_BASE__INST3_SEG4",
  "DIO_BASE__INST4_SEG0",
  "DIO_BASE__INST4_SEG1",
  "DIO_BASE__INST4_SEG2",
  "DIO_BASE__INST4_SEG3",
  "DIO_BASE__INST4_SEG4",
  "DIO_BASE__INST5_SEG0",
  "DIO_BASE__INST5_SEG1",
  "DIO_BASE__INST5_SEG2",
  "DIO_BASE__INST5_SEG3",
  "DIO_BASE__INST5_SEG4",
  "DIO_BASE__INST6_SEG0",
  "DIO_BASE__INST6_SEG1",
  "DIO_BASE__INST6_SEG2",
  "DIO_BASE__INST6_SEG3",
  "DIO_BASE__INST6_SEG4",
  "DPCS_BASE",
  "DPCS_BASE__INST0_SEG0",
  "DPCS_BASE__INST0_SEG1",
  "DPCS_BASE__INST0_SEG2",
  "DPCS_BASE__INST0_SEG3",
  "DPCS_BASE__INST0_SEG4",
  "DPCS_BASE__INST1_SEG0",
  "DPCS_BASE__INST1_SEG1",
  "DPCS_BASE__INST1_SEG2",
  "DPCS_BASE__INST1_SEG3",
  "DPCS_BASE__INST1_SEG4",
  "DPCS_BASE__INST2_SEG0",
  "DPCS_BASE__INST2_SEG1",
  "DPCS_BASE__INST2_SEG2",
  "DPCS_BASE__INST2_SEG3",
  "DPCS_BASE__INST2_SEG4",
  "DPCS_BASE__INST3_SEG0",
  "DPCS_BASE__INST3_SEG1",
  "DPCS_BASE__INST3_SEG2",
  "DPCS_BASE__INST3_SEG3",
  "DPCS_BASE__INST3_SEG4",
  "DPCS_BASE__INST4_SEG0",
  "DPCS_BASE__INST4_SEG1",
  "DPCS_BASE__INST4_SEG2",
  "DPCS_BASE__INST4_SEG3",
  "DPCS_BASE__INST4_SEG4",
  "DPCS_BASE__INST5_SEG0",
  "DPCS_BASE__INST5_SEG1",
  "DPCS_BASE__INST5_SEG2",
  "DPCS_BASE__INST5_SEG3",
  "DPCS_BASE__INST5_SEG4",
  "DPCS_BASE__INST6_SEG0",
  "DPCS_BASE__INST6_SEG1",
  "DPCS_BASE__INST6_SEG2",
  "DPCS_BASE__INST6_SEG3",
  "DPCS_BASE__INST6_SEG4",
  "FRAME_TMZ",
  "FUSE_BASE",
  "FUSE_BASE__INST0_SEG0",
  "FUSE_BASE__INST0_SEG1",
  "FUSE_BASE__INST0_SEG2",
  "FUSE_BASE__INST0_SEG3",
  "FUSE_BASE__INST0_SEG4",
  "FUSE_BASE__INST1_SEG0",
  "FUSE_BASE__INST1_SEG1",
  "FUSE_BASE__INST1_SEG2",
  "FUSE_BASE__INST1_SEG3",
  "FUSE_BASE__INST1_SEG4",
  "FUSE_BASE__INST2_SEG0",
  "FUSE_BASE__INST2_SEG1",
  "FUSE_BASE__INST2_SEG2",
  "FUSE_BASE__INST2_SEG3",
  "FUSE_BASE__INST2_SEG4",
  "FUSE_BASE__INST3_SEG0",
  "FUSE_BASE__INST3_SEG1",
  "FUSE_BASE__INST3_SEG2",
  "FUSE_BASE__INST3_SEG3",
  "FUSE_BASE__INST3_SEG4",
  "FUSE_BASE__INST4_SEG0",
  "FUSE_BASE__INST4_SEG1",
  "FUSE_BASE__INST4_SEG2",
  "FUSE_BASE__INST4_SEG3",
  "FUSE_BASE__INST4_SEG4",
  "FUSE_BASE__INST5_SEG0",
  "FUSE_BASE__INST5_SEG1",
  "FUSE_BASE__INST5_SEG2",
  "FUSE_BASE__INST5_SEG3",
  "FUSE_BASE__INST5_SEG4",
  "FUSE_BASE__INST6_SEG0",
  "FUSE_BASE__INST6_SEG1",
  "FUSE_BASE__INST6_SEG2",
  "FUSE_BASE__INST6_SEG3",
  "FUSE_BASE__INST6_SEG4",
  "GC_BASE",
  "GC_BASE__INST0_SEG0",
  "GC_BASE__INST0_SEG1",
  "GC_BASE__INST0_SEG2",
  "GC_BASE__INST0_SEG3",
  "GC_BASE__INST0_SEG4",
  "GC_BASE__INST1_SEG0",
  "GC_BASE__INST1_SEG1",
  "GC_BASE__INST1_SEG2",
  "GC_BASE__INST1_SEG3",
  "GC_BASE__INST1_SEG4",
  "GC_BASE__INST2_SEG0",
  "GC_BASE__INST2_SEG1",
  "GC_BASE__INST2_SEG2",
  "GC_BASE__INST2_SEG3",
  "GC_BASE__INST2_SEG4",
  "GC_BASE__INST3_SEG0",
  "GC_BASE__INST3_SEG1",
  "GC_BASE__INST3_SEG2",
  "GC_BASE__INST3_SEG3",
  "GC_BASE__INST3_SEG4",
  "GC_BASE__INST4_SEG0",
  "GC_BASE__INST4_SEG1",
  "GC_BASE__INST4_SEG2",
  "GC_BASE__INST4_SEG3",
  "GC_BASE__INST4_SEG4",
  "GC_BASE__INST5_SEG0",
  "GC_BASE__INST5_SEG1",
  "GC_BASE__INST5_SEG2",
  "GC_BASE__INST5_SEG3",
  "GC_BASE__INST5_SEG4",
  "GC_BASE__INST6_SEG0",
  "GC_BASE__INST6_SEG1",
  "GC_BASE__INST6_SEG2",
  "GC_BASE__INST6_SEG3",
  "GC_BASE__INST6_SEG4",
  "HDA_BASE",
  "HDA_BASE__INST0_SEG0",
  "HDA_BASE__INST0_SEG1",
  "HDA_BASE__INST0_SEG2",
  "HDA_BASE__INST0_SEG3",
  "HDA_BASE__INST0_SEG4",
  "HDA_BASE__INST1_SEG0",
  "HDA_BASE__INST1_SEG1",
  "HDA_BASE__INST1_SEG2",
  "HDA_BASE__INST1_SEG3",
  "HDA_BASE__INST1_SEG4",
  "HDA_BASE__INST2_SEG0",
  "HDA_BASE__INST2_SEG1",
  "HDA_BASE__INST2_SEG2",
  "HDA_BASE__INST2_SEG3",
  "HDA_BASE__INST2_SEG4",
  "HDA_BASE__INST3_SEG0",
  "HDA_BASE__INST3_SEG1",
  "HDA_BASE__INST3_SEG2",
  "HDA_BASE__INST3_SEG3",
  "HDA_BASE__INST3_SEG4",
  "HDA_BASE__INST4_SEG0",
  "HDA_BASE__INST4_SEG1",
  "HDA_BASE__INST4_SEG2",
  "HDA_BASE__INST4_SEG3",
  "HDA_BASE__INST4_SEG4",
  "HDA_BASE__INST5_SEG0",
  "HDA_BASE__INST5_SEG1",
  "HDA_BASE__INST5_SEG2",
  "HDA_BASE__INST5_SEG3",
  "HDA_BASE__INST5_SEG4",
  "HDA_BASE__INST6_SEG0",
  "HDA_BASE__INST6_SEG1",
  "HDA_BASE__INST6_SEG2",
  "HDA_BASE__INST6_SEG3",
  "HDA_BASE__INST6_SEG4",
  "HDP_BASE",
  "HDP_BASE__INST0_SEG0",
  "HDP_BASE__INST0_SEG1",
  "HDP_BASE__INST0_SEG2",
  "HDP_BASE__INST0_SEG3",
  "HDP_BASE__INST0_SEG4",
  "HDP_BASE__INST1_SEG0",
  "HDP_BASE__INST1_SEG1",
  "HDP_BASE__INST1_SEG2",
  "HDP_BASE__INST1_SEG3",
  "HDP_BASE__INST1_SEG4",
  "HDP_BASE__INST2_SEG0",
  "HDP_BASE__INST2_SEG1",
  "HDP_BASE__INST2_SEG2",
  "HDP_BASE__INST2_SEG3",
  "HDP_BASE__INST2_SEG4",
  "HDP_BASE__INST3_SEG0",
  "HDP_BASE__INST3_SEG1",
  "HDP_BASE__INST3_SEG2",
  "HDP_BASE__INST3_SEG3",
  "HDP_BASE__INST3_SEG4",
  "HDP_BASE__INST4_SEG0",
  "HDP_BASE__INST4_SEG1",
  "HDP_BASE__INST4_SEG2",
  "HDP_BASE__INST4_SEG3",
  "HDP_BASE__INST4_SEG4",
  "HDP_BASE__INST5_SEG0",
  "HDP_BASE__INST5_SEG1",
  "HDP_BASE__INST5_SEG2",
  "HDP_BASE__INST5_SEG3",
  "HDP_BASE__INST5_SEG4",
  "HDP_BASE__INST6_SEG0",
  "HDP_BASE__INST6_SEG1",
  "HDP_BASE__INST6_SEG2",
  "HDP_BASE__INST6_SEG3",
  "HDP_BASE__INST6_SEG4",
  "HSA_RUNTIME_CORE_INC_SDMA_REGISTERS_H_",
  "INDIRECT_BUFFER_VALID",
  "MAX_INSTANCE",
  "MAX_SEGMENT",
  "MMHUB_BASE",
  "MMHUB_BASE__INST0_SEG0",
  "MMHUB_BASE__INST0_SEG1",
  "MMHUB_BASE__INST0_SEG2",
  "MMHUB_BASE__INST0_SEG3",
  "MMHUB_BASE__INST0_SEG4",
  "MMHUB_BASE__INST1_SEG0",
  "MMHUB_BASE__INST1_SEG1",
  "MMHUB_BASE__INST1_SEG2",
  "MMHUB_BASE__INST1_SEG3",
  "MMHUB_BASE__INST1_SEG4",
  "MMHUB_BASE__INST2_SEG0",
  "MMHUB_BASE__INST2_SEG1",
  "MMHUB_BASE__INST2_SEG2",
  "MMHUB_BASE__INST2_SEG3",
  "MMHUB_BASE__INST2_SEG4",
  "MMHUB_BASE__INST3_SEG0",
  "MMHUB_BASE__INST3_SEG1",
  "MMHUB_BASE__INST3_SEG2",
  "MMHUB_BASE__INST3_SEG3",
  "MMHUB_BASE__INST3_SEG4",
  "MMHUB_BASE__INST4_SEG0",
  "MMHUB_BASE__INST4_SEG1",
  "MMHUB_BASE__INST4_SEG2",
  "MMHUB_BASE__INST4_SEG3",
  "MMHUB_BASE__INST4_SEG4",
  "MMHUB_BASE__INST5_SEG0",
  "MMHUB_BASE__INST5_SEG1",
  "MMHUB_BASE__INST5_SEG2",
  "MMHUB_BASE__INST5_SEG3",
  "MMHUB_BASE__INST5_SEG4",
  "MMHUB_BASE__INST6_SEG0",
  "MMHUB_BASE__INST6_SEG1",
  "MMHUB_BASE__INST6_SEG2",
  "MMHUB_BASE__INST6_SEG3",
  "MMHUB_BASE__INST6_SEG4",
  "MP0_BASE",
  "MP0_BASE__INST0_SEG0",
  "MP0_BASE__INST0_SEG1",
  "MP0_BASE__INST0_SEG2",
  "MP0_BASE__INST0_SEG3",
  "MP0_BASE__INST0_SEG4",
  "MP0_BASE__INST1_SEG0",
  "MP0_BASE__INST1_SEG1",
  "MP0_BASE__INST1_SEG2",
  "MP0_BASE__INST1_SEG3",
  "MP0_BASE__INST1_SEG4",
  "MP0_BASE__INST2_SEG0",
  "MP0_BASE__INST2_SEG1",
  "MP0_BASE__INST2_SEG2",
  "MP0_BASE__INST2_SEG3",
  "MP0_BASE__INST2_SEG4",
  "MP0_BASE__INST3_SEG0",
  "MP0_BASE__INST3_SEG1",
  "MP0_BASE__INST3_SEG2",
  "MP0_BASE__INST3_SEG3",
  "MP0_BASE__INST3_SEG4",
  "MP0_BASE__INST4_SEG0",
  "MP0_BASE__INST4_SEG1",
  "MP0_BASE__INST4_SEG2",
  "MP0_BASE__INST4_SEG3",
  "MP0_BASE__INST4_SEG4",
  "MP0_BASE__INST5_SEG0",
  "MP0_BASE__INST5_SEG1",
  "MP0_BASE__INST5_SEG2",
  "MP0_BASE__INST5_SEG3",
  "MP0_BASE__INST5_SEG4",
  "MP0_BASE__INST6_SEG0",
  "MP0_BASE__INST6_SEG1",
  "MP0_BASE__INST6_SEG2",
  "MP0_BASE__INST6_SEG3",
  "MP0_BASE__INST6_SEG4",
  "MP1_BASE",
  "MP1_BASE__INST0_SEG0",
  "MP1_BASE__INST0_SEG1",
  "MP1_BASE__INST0_SEG2",
  "MP1_BASE__INST0_SEG3",
  "MP1_BASE__INST0_SEG4",
  "MP1_BASE__INST1_SEG0",
  "MP1_BASE__INST1_SEG1",
  "MP1_BASE__INST1_SEG2",
  "MP1_BASE__INST1_SEG3",
  "MP1_BASE__INST1_SEG4",
  "MP1_BASE__INST2_SEG0",
  "MP1_BASE__INST2_SEG1",
  "MP1_BASE__INST2_SEG2",
  "MP1_BASE__INST2_SEG3",
  "MP1_BASE__INST2_SEG4",
  "MP1_BASE__INST3_SEG0",
  "MP1_BASE__INST3_SEG1",
  "MP1_BASE__INST3_SEG2",
  "MP1_BASE__INST3_SEG3",
  "MP1_BASE__INST3_SEG4",
  "MP1_BASE__INST4_SEG0",
  "MP1_BASE__INST4_SEG1",
  "MP1_BASE__INST4_SEG2",
  "MP1_BASE__INST4_SEG3",
  "MP1_BASE__INST4_SEG4",
  "MP1_BASE__INST5_SEG0",
  "MP1_BASE__INST5_SEG1",
  "MP1_BASE__INST5_SEG2",
  "MP1_BASE__INST5_SEG3",
  "MP1_BASE__INST5_SEG4",
  "MP1_BASE__INST6_SEG0",
  "MP1_BASE__INST6_SEG1",
  "MP1_BASE__INST6_SEG2",
  "MP1_BASE__INST6_SEG3",
  "MP1_BASE__INST6_SEG4",
  "NBIO_BASE",
  "NBIO_BASE__INST0_SEG0",
  "NBIO_BASE__INST0_SEG1",
  "NBIO_BASE__INST0_SEG2",
  "NBIO_BASE__INST0_SEG3",
  "NBIO_BASE__INST0_SEG4",
  "NBIO_BASE__INST1_SEG0",
  "NBIO_BASE__INST1_SEG1",
  "NBIO_BASE__INST1_SEG2",
  "NBIO_BASE__INST1_SEG3",
  "NBIO_BASE__INST1_SEG4",
  "NBIO_BASE__INST2_SEG0",
  "NBIO_BASE__INST2_SEG1",
  "NBIO_BASE__INST2_SEG2",
  "NBIO_BASE__INST2_SEG3",
  "NBIO_BASE__INST2_SEG4",
  "NBIO_BASE__INST3_SEG0",
  "NBIO_BASE__INST3_SEG1",
  "NBIO_BASE__INST3_SEG2",
  "NBIO_BASE__INST3_SEG3",
  "NBIO_BASE__INST3_SEG4",
  "NBIO_BASE__INST4_SEG0",
  "NBIO_BASE__INST4_SEG1",
  "NBIO_BASE__INST4_SEG2",
  "NBIO_BASE__INST4_SEG3",
  "NBIO_BASE__INST4_SEG4",
  "NBIO_BASE__INST5_SEG0",
  "NBIO_BASE__INST5_SEG1",
  "NBIO_BASE__INST5_SEG2",
  "NBIO_BASE__INST5_SEG3",
  "NBIO_BASE__INST5_SEG4",
  "NBIO_BASE__INST6_SEG0",
  "NBIO_BASE__INST6_SEG1",
  "NBIO_BASE__INST6_SEG2",
  "NBIO_BASE__INST6_SEG3",
  "NBIO_BASE__INST6_SEG4",
  "NVD_H",
  "OSSSYS_BASE",
  "OSSSYS_BASE__INST0_SEG0",
  "OSSSYS_BASE__INST0_SEG1",
  "OSSSYS_BASE__INST0_SEG2",
  "OSSSYS_BASE__INST0_SEG3",
  "OSSSYS_BASE__INST0_SEG4",
  "OSSSYS_BASE__INST1_SEG0",
  "OSSSYS_BASE__INST1_SEG1",
  "OSSSYS_BASE__INST1_SEG2",
  "OSSSYS_BASE__INST1_SEG3",
  "OSSSYS_BASE__INST1_SEG4",
  "OSSSYS_BASE__INST2_SEG0",
  "OSSSYS_BASE__INST2_SEG1",
  "OSSSYS_BASE__INST2_SEG2",
  "OSSSYS_BASE__INST2_SEG3",
  "OSSSYS_BASE__INST2_SEG4",
  "OSSSYS_BASE__INST3_SEG0",
  "OSSSYS_BASE__INST3_SEG1",
  "OSSSYS_BASE__INST3_SEG2",
  "OSSSYS_BASE__INST3_SEG3",
  "OSSSYS_BASE__INST3_SEG4",
  "OSSSYS_BASE__INST4_SEG0",
  "OSSSYS_BASE__INST4_SEG1",
  "OSSSYS_BASE__INST4_SEG2",
  "OSSSYS_BASE__INST4_SEG3",
  "OSSSYS_BASE__INST4_SEG4",
  "OSSSYS_BASE__INST5_SEG0",
  "OSSSYS_BASE__INST5_SEG1",
  "OSSSYS_BASE__INST5_SEG2",
  "OSSSYS_BASE__INST5_SEG3",
  "OSSSYS_BASE__INST5_SEG4",
  "OSSSYS_BASE__INST6_SEG0",
  "OSSSYS_BASE__INST6_SEG1",
  "OSSSYS_BASE__INST6_SEG2",
  "OSSSYS_BASE__INST6_SEG3",
  "OSSSYS_BASE__INST6_SEG4",
  "PACKET2_PAD_MASK",
  "PACKET2_PAD_SHIFT",
  "PACKET3_ACQUIRE_MEM",
  "PACKET3_ACQUIRE_MEM_GCR_RANGE_IS_PA",
  "PACKET3_AQL_PACKET",
  "PACKET3_ATOMIC_GDS",
  "PACKET3_ATOMIC_MEM",
  "PACKET3_BLK_CNTX_UPDATE",
  "PACKET3_CLEAR_STATE",
  "PACKET3_COND_EXEC",
  "PACKET3_COND_INDIRECT_BUFFER",
  "PACKET3_COND_INDIRECT_BUFFER_CNST",
  "PACKET3_COND_PREEMPT",
  "PACKET3_COND_WRITE",
  "PACKET3_CONTEXT_CONTROL",
  "PACKET3_CONTEXT_REG_RMW",
  "PACKET3_COPY_DATA",
  "PACKET3_COPY_DATA_RB",
  "PACKET3_COPY_DW",
  "PACKET3_CP_DMA",
  "PACKET3_DISPATCH_DIRECT",
  "PACKET3_DISPATCH_DRAW",
  "PACKET3_DISPATCH_DRAW_ACE",
  "PACKET3_DISPATCH_DRAW_PREAMBLE",
  "PACKET3_DISPATCH_DRAW_PREAMBLE_ACE",
  "PACKET3_DISPATCH_INDIRECT",
  "PACKET3_DMA_DATA",
  "PACKET3_DMA_DATA_CMD_DAIC",
  "PACKET3_DMA_DATA_CMD_DAS",
  "PACKET3_DMA_DATA_CMD_RAW_WAIT",
  "PACKET3_DMA_DATA_CMD_SAIC",
  "PACKET3_DMA_DATA_CMD_SAS",
  "PACKET3_DMA_DATA_CP_SYNC",
  "PACKET3_DMA_DATA_FILL_MULTI",
  "PACKET3_DRAW_INDEX_2",
  "PACKET3_DRAW_INDEX_AUTO",
  "PACKET3_DRAW_INDEX_INDIRECT",
  "PACKET3_DRAW_INDEX_INDIRECT_COUNT_MULTI",
  "PACKET3_DRAW_INDEX_INDIRECT_MULTI",
  "PACKET3_DRAW_INDEX_MULTI_AUTO",
  "PACKET3_DRAW_INDEX_MULTI_INST",
  "PACKET3_DRAW_INDEX_OFFSET_2",
  "PACKET3_DRAW_INDIRECT",
  "PACKET3_DRAW_INDIRECT_COUNT_MULTI",
  "PACKET3_DRAW_INDIRECT_MULTI",
  "PACKET3_DRAW_MULTI_PREAMBLE",
  "PACKET3_DRAW_PREAMBLE",
  "PACKET3_DUMP_CONST_RAM",
  "PACKET3_DUMP_CONST_RAM_OFFSET",
  "PACKET3_EVENT_WRITE",
  "PACKET3_EVENT_WRITE_EOP",
  "PACKET3_EVENT_WRITE_EOS",
  "PACKET3_FORWARD_HEADER",
  "PACKET3_FRAME_CONTROL",
  "PACKET3_GEN_PDEPTE",
  "PACKET3_GET_LOD_STATS",
  "PACKET3_GFX_CNTX_UPDATE",
  "PACKET3_GFX_PIPE_LOCK",
  "PACKET3_HDP_FLUSH",
  "PACKET3_INCREMENT_CE_COUNTER",
  "PACKET3_INCREMENT_DE_COUNTER",
  "PACKET3_INCR_UPDT_STATE",
  "PACKET3_INDEX_ATTRIBUTES_INDIRECT",
  "PACKET3_INDEX_BASE",
  "PACKET3_INDEX_BUFFER_SIZE",
  "PACKET3_INDEX_TYPE",
  "PACKET3_INDIRECT_BUFFER",
  "PACKET3_INDIRECT_BUFFER_CNST",
  "PACKET3_INDIRECT_BUFFER_CNST_END",
  "PACKET3_INDIRECT_BUFFER_END",
  "PACKET3_INDIRECT_BUFFER_PASID",
  "PACKET3_INDIRECT_BUFFER_PRIV",
  "PACKET3_INTERRUPT",
  "PACKET3_INVALIDATE_TLBS",
  "PACKET3_LOAD_COMPUTE_STATE",
  "PACKET3_LOAD_CONFIG_REG",
  "PACKET3_LOAD_CONST_RAM",
  "PACKET3_LOAD_CONTEXT_REG",
  "PACKET3_LOAD_CONTEXT_REG_INDEX",
  "PACKET3_LOAD_SH_REG",
  "PACKET3_LOAD_SH_REG_INDEX",
  "PACKET3_LOAD_UCONFIG_REG",
  "PACKET3_MAP_PROCESS",
  "PACKET3_MAP_PROCESS_VM",
  "PACKET3_MAP_QUEUES",
  "PACKET3_MEM_SEMAPHORE",
  "PACKET3_ME_INITIALIZE",
  "PACKET3_NOP",
  "PACKET3_NUM_INSTANCES",
  "PACKET3_OCCLUSION_QUERY",
  "PACKET3_PFP_SYNC_ME",
  "PACKET3_PREAMBLE_BEGIN_CLEAR_STATE",
  "PACKET3_PREAMBLE_CNTL",
  "PACKET3_PREAMBLE_END_CLEAR_STATE",
  "PACKET3_PRED_EXEC",
  "PACKET3_PRIME_UTCL2",
  "PACKET3_QUERY_STATUS",
  "PACKET3_REG_RMW",
  "PACKET3_RELEASE_MEM",
  "PACKET3_RELEASE_MEM_EXECUTE",
  "PACKET3_RELEASE_MEM_GCR_GL1_INV",
  "PACKET3_RELEASE_MEM_GCR_GL2_DISCARD",
  "PACKET3_RELEASE_MEM_GCR_GL2_INV",
  "PACKET3_RELEASE_MEM_GCR_GL2_RANGE",
  "PACKET3_RELEASE_MEM_GCR_GL2_US",
  "PACKET3_RELEASE_MEM_GCR_GL2_WB",
  "PACKET3_RELEASE_MEM_GCR_GLM_INV",
  "PACKET3_RELEASE_MEM_GCR_GLM_WB",
  "PACKET3_RELEASE_MEM_GCR_GLV_INV",
  "PACKET3_RELEASE_MEM_GCR_SEQ",
  "PACKET3_REWIND",
  "PACKET3_RUN_LIST",
  "PACKET3_SCRATCH_RAM_READ",
  "PACKET3_SCRATCH_RAM_WRITE",
  "PACKET3_SEM_SEL_SIGNAL",
  "PACKET3_SEM_SEL_SIGNAL_TYPE",
  "PACKET3_SEM_SEL_WAIT",
  "PACKET3_SEM_USE_MAILBOX",
  "PACKET3_SET_BASE",
  "PACKET3_SET_CONFIG_REG",
  "PACKET3_SET_CONFIG_REG_END",
  "PACKET3_SET_CONFIG_REG_START",
  "PACKET3_SET_CONTEXT_REG",
  "PACKET3_SET_CONTEXT_REG_END",
  "PACKET3_SET_CONTEXT_REG_INDEX",
  "PACKET3_SET_CONTEXT_REG_INDIRECT",
  "PACKET3_SET_CONTEXT_REG_START",
  "PACKET3_SET_PREDICATION",
  "PACKET3_SET_QUEUE_REG",
  "PACKET3_SET_Q_PREEMPTION_MODE",
  "PACKET3_SET_Q_PREEMPTION_MODE_INIT_SHADOW_MEM",
  "PACKET3_SET_RESOURCES",
  "PACKET3_SET_SH_REG",
  "PACKET3_SET_SH_REG_DI",
  "PACKET3_SET_SH_REG_DI_MULTI",
  "PACKET3_SET_SH_REG_END",
  "PACKET3_SET_SH_REG_INDEX",
  "PACKET3_SET_SH_REG_OFFSET",
  "PACKET3_SET_SH_REG_START",
  "PACKET3_SET_UCONFIG_REG",
  "PACKET3_SET_UCONFIG_REG_END",
  "PACKET3_SET_UCONFIG_REG_INDEX",
  "PACKET3_SET_UCONFIG_REG_START",
  "PACKET3_SET_VGPR_REG_DI_MULTI",
  "PACKET3_STRMOUT_BUFFER_UPDATE",
  "PACKET3_SURFACE_SYNC",
  "PACKET3_SWITCH_BUFFER",
  "PACKET3_UNMAP_QUEUES",
  "PACKET3_WAIT_ON_CE_COUNTER",
  "PACKET3_WAIT_ON_DE_COUNTER_DIFF",
  "PACKET3_WAIT_REG_MEM",
  "PACKET3_WAIT_REG_MEM64",
  "PACKET3_WRITE_CONST_RAM",
  "PACKET3_WRITE_DATA",
  "PACKET_TYPE0",
  "PACKET_TYPE1",
  "PACKET_TYPE2",
  "PACKET_TYPE3",
  "PCIE0_BASE",
  "PCIE0_BASE__INST0_SEG0",
  "PCIE0_BASE__INST0_SEG1",
  "PCIE0_BASE__INST0_SEG2",
  "PCIE0_BASE__INST0_SEG3",
  "PCIE0_BASE__INST0_SEG4",
  "PCIE0_BASE__INST1_SEG0",
  "PCIE0_BASE__INST1_SEG1",
  "PCIE0_BASE__INST1_SEG2",
  "PCIE0_BASE__INST1_SEG3",
  "PCIE0_BASE__INST1_SEG4",
  "PCIE0_BASE__INST2_SEG0",
  "PCIE0_BASE__INST2_SEG1",
  "PCIE0_BASE__INST2_SEG2",
  "PCIE0_BASE__INST2_SEG3",
  "PCIE0_BASE__INST2_SEG4",
  "PCIE0_BASE__INST3_SEG0",
  "PCIE0_BASE__INST3_SEG1",
  "PCIE0_BASE__INST3_SEG2",
  "PCIE0_BASE__INST3_SEG3",
  "PCIE0_BASE__INST3_SEG4",
  "PCIE0_BASE__INST4_SEG0",
  "PCIE0_BASE__INST4_SEG1",
  "PCIE0_BASE__INST4_SEG2",
  "PCIE0_BASE__INST4_SEG3",
  "PCIE0_BASE__INST4_SEG4",
  "PCIE0_BASE__INST5_SEG0",
  "PCIE0_BASE__INST5_SEG1",
  "PCIE0_BASE__INST5_SEG2",
  "PCIE0_BASE__INST5_SEG3",
  "PCIE0_BASE__INST5_SEG4",
  "PCIE0_BASE__INST6_SEG0",
  "PCIE0_BASE__INST6_SEG1",
  "PCIE0_BASE__INST6_SEG2",
  "PCIE0_BASE__INST6_SEG3",
  "PCIE0_BASE__INST6_SEG4",
  "SDMA0_BASE",
  "SDMA0_BASE__INST0_SEG0",
  "SDMA0_BASE__INST0_SEG1",
  "SDMA0_BASE__INST0_SEG2",
  "SDMA0_BASE__INST0_SEG3",
  "SDMA0_BASE__INST0_SEG4",
  "SDMA0_BASE__INST1_SEG0",
  "SDMA0_BASE__INST1_SEG1",
  "SDMA0_BASE__INST1_SEG2",
  "SDMA0_BASE__INST1_SEG3",
  "SDMA0_BASE__INST1_SEG4",
  "SDMA0_BASE__INST2_SEG0",
  "SDMA0_BASE__INST2_SEG1",
  "SDMA0_BASE__INST2_SEG2",
  "SDMA0_BASE__INST2_SEG3",
  "SDMA0_BASE__INST2_SEG4",
  "SDMA0_BASE__INST3_SEG0",
  "SDMA0_BASE__INST3_SEG1",
  "SDMA0_BASE__INST3_SEG2",
  "SDMA0_BASE__INST3_SEG3",
  "SDMA0_BASE__INST3_SEG4",
  "SDMA0_BASE__INST4_SEG0",
  "SDMA0_BASE__INST4_SEG1",
  "SDMA0_BASE__INST4_SEG2",
  "SDMA0_BASE__INST4_SEG3",
  "SDMA0_BASE__INST4_SEG4",
  "SDMA0_BASE__INST5_SEG0",
  "SDMA0_BASE__INST5_SEG1",
  "SDMA0_BASE__INST5_SEG2",
  "SDMA0_BASE__INST5_SEG3",
  "SDMA0_BASE__INST5_SEG4",
  "SDMA0_BASE__INST6_SEG0",
  "SDMA0_BASE__INST6_SEG1",
  "SDMA0_BASE__INST6_SEG2",
  "SDMA0_BASE__INST6_SEG3",
  "SDMA0_BASE__INST6_SEG4",
  "SDMA1_BASE",
  "SDMA1_BASE__INST0_SEG0",
  "SDMA1_BASE__INST0_SEG1",
  "SDMA1_BASE__INST0_SEG2",
  "SDMA1_BASE__INST0_SEG3",
  "SDMA1_BASE__INST0_SEG4",
  "SDMA1_BASE__INST1_SEG0",
  "SDMA1_BASE__INST1_SEG1",
  "SDMA1_BASE__INST1_SEG2",
  "SDMA1_BASE__INST1_SEG3",
  "SDMA1_BASE__INST1_SEG4",
  "SDMA1_BASE__INST2_SEG0",
  "SDMA1_BASE__INST2_SEG1",
  "SDMA1_BASE__INST2_SEG2",
  "SDMA1_BASE__INST2_SEG3",
  "SDMA1_BASE__INST2_SEG4",
  "SDMA1_BASE__INST3_SEG0",
  "SDMA1_BASE__INST3_SEG1",
  "SDMA1_BASE__INST3_SEG2",
  "SDMA1_BASE__INST3_SEG3",
  "SDMA1_BASE__INST3_SEG4",
  "SDMA1_BASE__INST4_SEG0",
  "SDMA1_BASE__INST4_SEG1",
  "SDMA1_BASE__INST4_SEG2",
  "SDMA1_BASE__INST4_SEG3",
  "SDMA1_BASE__INST4_SEG4",
  "SDMA1_BASE__INST5_SEG0",
  "SDMA1_BASE__INST5_SEG1",
  "SDMA1_BASE__INST5_SEG2",
  "SDMA1_BASE__INST5_SEG3",
  "SDMA1_BASE__INST5_SEG4",
  "SDMA1_BASE__INST6_SEG0",
  "SDMA1_BASE__INST6_SEG1",
  "SDMA1_BASE__INST6_SEG2",
  "SDMA1_BASE__INST6_SEG3",
  "SDMA1_BASE__INST6_SEG4",
  "SDMA_ATOMIC_ADD64",
  "SDMA_OP_ATOMIC",
  "SDMA_OP_CONST_FILL",
  "SDMA_OP_COPY",
  "SDMA_OP_FENCE",
  "SDMA_OP_GCR",
  "SDMA_OP_POLL_REGMEM",
  "SDMA_OP_TIMESTAMP",
  "SDMA_OP_TRAP",
  "SDMA_PKT_ATOMIC",
  "SDMA_PKT_CONSTANT_FILL",
  "SDMA_PKT_COPY_LINEAR",
  "SDMA_PKT_COPY_LINEAR_RECT",
  "SDMA_PKT_FENCE",
  "SDMA_PKT_GCR",
  "SDMA_PKT_HDP_FLUSH",
  "SDMA_PKT_POLL_REGMEM",
  "SDMA_PKT_TIMESTAMP",
  "SDMA_PKT_TRAP",
  "SDMA_SUBOP_COPY_LINEAR",
  "SDMA_SUBOP_COPY_LINEAR_RECT",
  "SDMA_SUBOP_TIMESTAMP_GET_GLOBAL",
  "SDMA_SUBOP_USER_GCR",
  "SMUIO_BASE",
  "SMUIO_BASE__INST0_SEG0",
  "SMUIO_BASE__INST0_SEG1",
  "SMUIO_BASE__INST0_SEG2",
  "SMUIO_BASE__INST0_SEG3",
  "SMUIO_BASE__INST0_SEG4",
  "SMUIO_BASE__INST1_SEG0",
  "SMUIO_BASE__INST1_SEG1",
  "SMUIO_BASE__INST1_SEG2",
  "SMUIO_BASE__INST1_SEG3",
  "SMUIO_BASE__INST1_SEG4",
  "SMUIO_BASE__INST2_SEG0",
  "SMUIO_BASE__INST2_SEG1",
  "SMUIO_BASE__INST2_SEG2",
  "SMUIO_BASE__INST2_SEG3",
  "SMUIO_BASE__INST2_SEG4",
  "SMUIO_BASE__INST3_SEG0",
  "SMUIO_BASE__INST3_SEG1",
  "SMUIO_BASE__INST3_SEG2",
  "SMUIO_BASE__INST3_SEG3",
  "SMUIO_BASE__INST3_SEG4",
  "SMUIO_BASE__INST4_SEG0",
  "SMUIO_BASE__INST4_SEG1",
  "SMUIO_BASE__INST4_SEG2",
  "SMUIO_BASE__INST4_SEG3",
  "SMUIO_BASE__INST4_SEG4",
  "SMUIO_BASE__INST5_SEG0",
  "SMUIO_BASE__INST5_SEG1",
  "SMUIO_BASE__INST5_SEG2",
  "SMUIO_BASE__INST5_SEG3",
  "SMUIO_BASE__INST5_SEG4",
  "SMUIO_BASE__INST6_SEG0",
  "SMUIO_BASE__INST6_SEG1",
  "SMUIO_BASE__INST6_SEG2",
  "SMUIO_BASE__INST6_SEG3",
  "SMUIO_BASE__INST6_SEG4",
  "THM_BASE",
  "THM_BASE__INST0_SEG0",
  "THM_BASE__INST0_SEG1",
  "THM_BASE__INST0_SEG2",
  "THM_BASE__INST0_SEG3",
  "THM_BASE__INST0_SEG4",
  "THM_BASE__INST1_SEG0",
  "THM_BASE__INST1_SEG1",
  "THM_BASE__INST1_SEG2",
  "THM_BASE__INST1_SEG3",
  "THM_BASE__INST1_SEG4",
  "THM_BASE__INST2_SEG0",
  "THM_BASE__INST2_SEG1",
  "THM_BASE__INST2_SEG2",
  "THM_BASE__INST2_SEG3",
  "THM_BASE__INST2_SEG4",
  "THM_BASE__INST3_SEG0",
  "THM_BASE__INST3_SEG1",
  "THM_BASE__INST3_SEG2",
  "THM_BASE__INST3_SEG3",
  "THM_BASE__INST3_SEG4",
  "THM_BASE__INST4_SEG0",
  "THM_BASE__INST4_SEG1",
  "THM_BASE__INST4_SEG2",
  "THM_BASE__INST4_SEG3",
  "THM_BASE__INST4_SEG4",
  "THM_BASE__INST5_SEG0",
  "THM_BASE__INST5_SEG1",
  "THM_BASE__INST5_SEG2",
  "THM_BASE__INST5_SEG3",
  "THM_BASE__INST5_SEG4",
  "THM_BASE__INST6_SEG0",
  "THM_BASE__INST6_SEG1",
  "THM_BASE__INST6_SEG2",
  "THM_BASE__INST6_SEG3",
  "THM_BASE__INST6_SEG4",
  "UMC_BASE",
  "UMC_BASE__INST0_SEG0",
  "UMC_BASE__INST0_SEG1",
  "UMC_BASE__INST0_SEG2",
  "UMC_BASE__INST0_SEG3",
  "UMC_BASE__INST0_SEG4",
  "UMC_BASE__INST1_SEG0",
  "UMC_BASE__INST1_SEG1",
  "UMC_BASE__INST1_SEG2",
  "UMC_BASE__INST1_SEG3",
  "UMC_BASE__INST1_SEG4",
  "UMC_BASE__INST2_SEG0",
  "UMC_BASE__INST2_SEG1",
  "UMC_BASE__INST2_SEG2",
  "UMC_BASE__INST2_SEG3",
  "UMC_BASE__INST2_SEG4",
  "UMC_BASE__INST3_SEG0",
  "UMC_BASE__INST3_SEG1",
  "UMC_BASE__INST3_SEG2",
  "UMC_BASE__INST3_SEG3",
  "UMC_BASE__INST3_SEG4",
  "UMC_BASE__INST4_SEG0",
  "UMC_BASE__INST4_SEG1",
  "UMC_BASE__INST4_SEG2",
  "UMC_BASE__INST4_SEG3",
  "UMC_BASE__INST4_SEG4",
  "UMC_BASE__INST5_SEG0",
  "UMC_BASE__INST5_SEG1",
  "UMC_BASE__INST5_SEG2",
  "UMC_BASE__INST5_SEG3",
  "UMC_BASE__INST5_SEG4",
  "UMC_BASE__INST6_SEG0",
  "UMC_BASE__INST6_SEG1",
  "UMC_BASE__INST6_SEG2",
  "UMC_BASE__INST6_SEG3",
  "UMC_BASE__INST6_SEG4",
  "USB0_BASE",
  "USB0_BASE__INST0_SEG0",
  "USB0_BASE__INST0_SEG1",
  "USB0_BASE__INST0_SEG2",
  "USB0_BASE__INST0_SEG3",
  "USB0_BASE__INST0_SEG4",
  "USB0_BASE__INST1_SEG0",
  "USB0_BASE__INST1_SEG1",
  "USB0_BASE__INST1_SEG2",
  "USB0_BASE__INST1_SEG3",
  "USB0_BASE__INST1_SEG4",
  "USB0_BASE__INST2_SEG0",
  "USB0_BASE__INST2_SEG1",
  "USB0_BASE__INST2_SEG2",
  "USB0_BASE__INST2_SEG3",
  "USB0_BASE__INST2_SEG4",
  "USB0_BASE__INST3_SEG0",
  "USB0_BASE__INST3_SEG1",
  "USB0_BASE__INST3_SEG2",
  "USB0_BASE__INST3_SEG3",
  "USB0_BASE__INST3_SEG4",
  "USB0_BASE__INST4_SEG0",
  "USB0_BASE__INST4_SEG1",
  "USB0_BASE__INST4_SEG2",
  "USB0_BASE__INST4_SEG3",
  "USB0_BASE__INST4_SEG4",
  "USB0_BASE__INST5_SEG0",
  "USB0_BASE__INST5_SEG1",
  "USB0_BASE__INST5_SEG2",
  "USB0_BASE__INST5_SEG3",
  "USB0_BASE__INST5_SEG4",
  "USB0_BASE__INST6_SEG0",
  "USB0_BASE__INST6_SEG1",
  "USB0_BASE__INST6_SEG2",
  "USB0_BASE__INST6_SEG3",
  "USB0_BASE__INST6_SEG4",
  "VCN_BASE",
  "VCN_BASE__INST0_SEG0",
  "VCN_BASE__INST0_SEG1",
  "VCN_BASE__INST0_SEG2",
  "VCN_BASE__INST0_SEG3",
  "VCN_BASE__INST0_SEG4",
  "VCN_BASE__INST1_SEG0",
  "VCN_BASE__INST1_SEG1",
  "VCN_BASE__INST1_SEG2",
  "VCN_BASE__INST1_SEG3",
  "VCN_BASE__INST1_SEG4",
  "VCN_BASE__INST2_SEG0",
  "VCN_BASE__INST2_SEG1",
  "VCN_BASE__INST2_SEG2",
  "VCN_BASE__INST2_SEG3",
  "VCN_BASE__INST2_SEG4",
  "VCN_BASE__INST3_SEG0",
  "VCN_BASE__INST3_SEG1",
  "VCN_BASE__INST3_SEG2",
  "VCN_BASE__INST3_SEG3",
  "VCN_BASE__INST3_SEG4",
  "VCN_BASE__INST4_SEG0",
  "VCN_BASE__INST4_SEG1",
  "VCN_BASE__INST4_SEG2",
  "VCN_BASE__INST4_SEG3",
  "VCN_BASE__INST4_SEG4",
  "VCN_BASE__INST5_SEG0",
  "VCN_BASE__INST5_SEG1",
  "VCN_BASE__INST5_SEG2",
  "VCN_BASE__INST5_SEG3",
  "VCN_BASE__INST5_SEG4",
  "VCN_BASE__INST6_SEG0",
  "VCN_BASE__INST6_SEG1",
  "VCN_BASE__INST6_SEG2",
  "VCN_BASE__INST6_SEG3",
  "VCN_BASE__INST6_SEG4",
  "WR_CONFIRM",
  "WR_ONE_ADDR",
  "__maybe_unused",
  "_gc_11_0_0_OFFSET_HEADER",
  "_sienna_cichlid_ip_offset_HEADER",
  "hdp_flush_cmd",
  "ixFIXED_PATTERN_PERF_COUNTER_1",
  "ixFIXED_PATTERN_PERF_COUNTER_10",
  "ixFIXED_PATTERN_PERF_COUNTER_2",
  "ixFIXED_PATTERN_PERF_COUNTER_3",
  "ixFIXED_PATTERN_PERF_COUNTER_4",
  "ixFIXED_PATTERN_PERF_COUNTER_5",
  "ixFIXED_PATTERN_PERF_COUNTER_6",
  "ixFIXED_PATTERN_PERF_COUNTER_7",
  "ixFIXED_PATTERN_PERF_COUNTER_8",
  "ixFIXED_PATTERN_PERF_COUNTER_9",
  "ixGC_CAC_ACC_CHC0",
  "ixGC_CAC_ACC_CHC1",
  "ixGC_CAC_ACC_CHC2",
  "ixGC_CAC_ACC_CP0",
  "ixGC_CAC_ACC_CP1",
  "ixGC_CAC_ACC_CP2",
  "ixGC_CAC_ACC_EA0",
  "ixGC_CAC_ACC_EA1",
  "ixGC_CAC_ACC_EA2",
  "ixGC_CAC_ACC_EA3",
  "ixGC_CAC_ACC_EA4",
  "ixGC_CAC_ACC_EA5",
  "ixGC_CAC_ACC_GDS0",
  "ixGC_CAC_ACC_GDS1",
  "ixGC_CAC_ACC_GDS2",
  "ixGC_CAC_ACC_GDS3",
  "ixGC_CAC_ACC_GDS4",
  "ixGC_CAC_ACC_GE0",
  "ixGC_CAC_ACC_GE1",
  "ixGC_CAC_ACC_GE10",
  "ixGC_CAC_ACC_GE11",
  "ixGC_CAC_ACC_GE12",
  "ixGC_CAC_ACC_GE13",
  "ixGC_CAC_ACC_GE14",
  "ixGC_CAC_ACC_GE15",
  "ixGC_CAC_ACC_GE16",
  "ixGC_CAC_ACC_GE17",
  "ixGC_CAC_ACC_GE18",
  "ixGC_CAC_ACC_GE19",
  "ixGC_CAC_ACC_GE2",
  "ixGC_CAC_ACC_GE20",
  "ixGC_CAC_ACC_GE3",
  "ixGC_CAC_ACC_GE4",
  "ixGC_CAC_ACC_GE5",
  "ixGC_CAC_ACC_GE6",
  "ixGC_CAC_ACC_GE7",
  "ixGC_CAC_ACC_GE8",
  "ixGC_CAC_ACC_GE9",
  "ixGC_CAC_ACC_GL2C0",
  "ixGC_CAC_ACC_GL2C1",
  "ixGC_CAC_ACC_GL2C2",
  "ixGC_CAC_ACC_GL2C3",
  "ixGC_CAC_ACC_GL2C4",
  "ixGC_CAC_ACC_GUS0",
  "ixGC_CAC_ACC_GUS1",
  "ixGC_CAC_ACC_GUS2",
  "ixGC_CAC_ACC_PH0",
  "ixGC_CAC_ACC_PH1",
  "ixGC_CAC_ACC_PH2",
  "ixGC_CAC_ACC_PH3",
  "ixGC_CAC_ACC_PH4",
  "ixGC_CAC_ACC_PH5",
  "ixGC_CAC_ACC_PH6",
  "ixGC_CAC_ACC_PH7",
  "ixGC_CAC_ACC_PMM0",
  "ixGC_CAC_ACC_RLC0",
  "ixGC_CAC_ACC_SDMA0",
  "ixGC_CAC_ACC_SDMA1",
  "ixGC_CAC_ACC_SDMA10",
  "ixGC_CAC_ACC_SDMA11",
  "ixGC_CAC_ACC_SDMA2",
  "ixGC_CAC_ACC_SDMA3",
  "ixGC_CAC_ACC_SDMA4",
  "ixGC_CAC_ACC_SDMA5",
  "ixGC_CAC_ACC_SDMA6",
  "ixGC_CAC_ACC_SDMA7",
  "ixGC_CAC_ACC_SDMA8",
  "ixGC_CAC_ACC_SDMA9",
  "ixGC_CAC_ACC_UTCL2_ROUTER0",
  "ixGC_CAC_ACC_UTCL2_ROUTER1",
  "ixGC_CAC_ACC_UTCL2_ROUTER2",
  "ixGC_CAC_ACC_UTCL2_ROUTER3",
  "ixGC_CAC_ACC_UTCL2_ROUTER4",
  "ixGC_CAC_ACC_UTCL2_ROUTER5",
  "ixGC_CAC_ACC_UTCL2_ROUTER6",
  "ixGC_CAC_ACC_UTCL2_ROUTER7",
  "ixGC_CAC_ACC_UTCL2_ROUTER8",
  "ixGC_CAC_ACC_UTCL2_ROUTER9",
  "ixGC_CAC_ACC_UTCL2_VML20",
  "ixGC_CAC_ACC_UTCL2_VML21",
  "ixGC_CAC_ACC_UTCL2_VML22",
  "ixGC_CAC_ACC_UTCL2_VML23",
  "ixGC_CAC_ACC_UTCL2_VML24",
  "ixGC_CAC_ACC_UTCL2_WALKER0",
  "ixGC_CAC_ACC_UTCL2_WALKER1",
  "ixGC_CAC_ACC_UTCL2_WALKER2",
  "ixGC_CAC_ACC_UTCL2_WALKER3",
  "ixGC_CAC_ACC_UTCL2_WALKER4",
  "ixGC_CAC_CNTL",
  "ixGC_CAC_ID",
  "ixHW_LUT_UPDATE_STATUS",
  "ixPWRBRK_RELEASE_TO_STALL_LUT_17_20",
  "ixPWRBRK_RELEASE_TO_STALL_LUT_1_8",
  "ixPWRBRK_RELEASE_TO_STALL_LUT_9_16",
  "ixPWRBRK_STALL_TO_RELEASE_LUT_1_4",
  "ixPWRBRK_STALL_TO_RELEASE_LUT_5_7",
  "ixRELEASE_TO_STALL_LUT_17_20",
  "ixRELEASE_TO_STALL_LUT_1_8",
  "ixRELEASE_TO_STALL_LUT_9_16",
  "ixRTAVFS_REG0",
  "ixRTAVFS_REG1",
  "ixRTAVFS_REG10",
  "ixRTAVFS_REG100",
  "ixRTAVFS_REG101",
  "ixRTAVFS_REG102",
  "ixRTAVFS_REG103",
  "ixRTAVFS_REG104",
  "ixRTAVFS_REG105",
  "ixRTAVFS_REG106",
  "ixRTAVFS_REG107",
  "ixRTAVFS_REG108",
  "ixRTAVFS_REG109",
  "ixRTAVFS_REG11",
  "ixRTAVFS_REG110",
  "ixRTAVFS_REG111",
  "ixRTAVFS_REG112",
  "ixRTAVFS_REG113",
  "ixRTAVFS_REG114",
  "ixRTAVFS_REG115",
  "ixRTAVFS_REG116",
  "ixRTAVFS_REG117",
  "ixRTAVFS_REG118",
  "ixRTAVFS_REG119",
  "ixRTAVFS_REG12",
  "ixRTAVFS_REG120",
  "ixRTAVFS_REG121",
  "ixRTAVFS_REG122",
  "ixRTAVFS_REG123",
  "ixRTAVFS_REG124",
  "ixRTAVFS_REG125",
  "ixRTAVFS_REG126",
  "ixRTAVFS_REG127",
  "ixRTAVFS_REG128",
  "ixRTAVFS_REG129",
  "ixRTAVFS_REG13",
  "ixRTAVFS_REG130",
  "ixRTAVFS_REG131",
  "ixRTAVFS_REG132",
  "ixRTAVFS_REG133",
  "ixRTAVFS_REG134",
  "ixRTAVFS_REG135",
  "ixRTAVFS_REG136",
  "ixRTAVFS_REG137",
  "ixRTAVFS_REG138",
  "ixRTAVFS_REG139",
  "ixRTAVFS_REG14",
  "ixRTAVFS_REG140",
  "ixRTAVFS_REG141",
  "ixRTAVFS_REG142",
  "ixRTAVFS_REG143",
  "ixRTAVFS_REG144",
  "ixRTAVFS_REG145",
  "ixRTAVFS_REG146",
  "ixRTAVFS_REG147",
  "ixRTAVFS_REG148",
  "ixRTAVFS_REG149",
  "ixRTAVFS_REG15",
  "ixRTAVFS_REG150",
  "ixRTAVFS_REG151",
  "ixRTAVFS_REG152",
  "ixRTAVFS_REG153",
  "ixRTAVFS_REG154",
  "ixRTAVFS_REG155",
  "ixRTAVFS_REG156",
  "ixRTAVFS_REG157",
  "ixRTAVFS_REG158",
  "ixRTAVFS_REG159",
  "ixRTAVFS_REG16",
  "ixRTAVFS_REG160",
  "ixRTAVFS_REG161",
  "ixRTAVFS_REG162",
  "ixRTAVFS_REG163",
  "ixRTAVFS_REG164",
  "ixRTAVFS_REG165",
  "ixRTAVFS_REG166",
  "ixRTAVFS_REG167",
  "ixRTAVFS_REG168",
  "ixRTAVFS_REG169",
  "ixRTAVFS_REG17",
  "ixRTAVFS_REG170",
  "ixRTAVFS_REG171",
  "ixRTAVFS_REG172",
  "ixRTAVFS_REG173",
  "ixRTAVFS_REG174",
  "ixRTAVFS_REG175",
  "ixRTAVFS_REG176",
  "ixRTAVFS_REG177",
  "ixRTAVFS_REG178",
  "ixRTAVFS_REG179",
  "ixRTAVFS_REG18",
  "ixRTAVFS_REG180",
  "ixRTAVFS_REG181",
  "ixRTAVFS_REG182",
  "ixRTAVFS_REG183",
  "ixRTAVFS_REG184",
  "ixRTAVFS_REG185",
  "ixRTAVFS_REG186",
  "ixRTAVFS_REG187",
  "ixRTAVFS_REG188",
  "ixRTAVFS_REG189",
  "ixRTAVFS_REG19",
  "ixRTAVFS_REG190",
  "ixRTAVFS_REG191",
  "ixRTAVFS_REG192",
  "ixRTAVFS_REG193",
  "ixRTAVFS_REG194",
  "ixRTAVFS_REG2",
  "ixRTAVFS_REG20",
  "ixRTAVFS_REG21",
  "ixRTAVFS_REG22",
  "ixRTAVFS_REG23",
  "ixRTAVFS_REG24",
  "ixRTAVFS_REG25",
  "ixRTAVFS_REG26",
  "ixRTAVFS_REG27",
  "ixRTAVFS_REG28",
  "ixRTAVFS_REG29",
  "ixRTAVFS_REG3",
  "ixRTAVFS_REG30",
  "ixRTAVFS_REG31",
  "ixRTAVFS_REG32",
  "ixRTAVFS_REG33",
  "ixRTAVFS_REG34",
  "ixRTAVFS_REG35",
  "ixRTAVFS_REG36",
  "ixRTAVFS_REG37",
  "ixRTAVFS_REG38",
  "ixRTAVFS_REG39",
  "ixRTAVFS_REG4",
  "ixRTAVFS_REG40",
  "ixRTAVFS_REG41",
  "ixRTAVFS_REG42",
  "ixRTAVFS_REG43",
  "ixRTAVFS_REG44",
  "ixRTAVFS_REG45",
  "ixRTAVFS_REG46",
  "ixRTAVFS_REG47",
  "ixRTAVFS_REG48",
  "ixRTAVFS_REG49",
  "ixRTAVFS_REG5",
  "ixRTAVFS_REG50",
  "ixRTAVFS_REG51",
  "ixRTAVFS_REG52",
  "ixRTAVFS_REG53",
  "ixRTAVFS_REG54",
  "ixRTAVFS_REG55",
  "ixRTAVFS_REG56",
  "ixRTAVFS_REG57",
  "ixRTAVFS_REG58",
  "ixRTAVFS_REG59",
  "ixRTAVFS_REG6",
  "ixRTAVFS_REG60",
  "ixRTAVFS_REG61",
  "ixRTAVFS_REG62",
  "ixRTAVFS_REG63",
  "ixRTAVFS_REG64",
  "ixRTAVFS_REG65",
  "ixRTAVFS_REG66",
  "ixRTAVFS_REG67",
  "ixRTAVFS_REG68",
  "ixRTAVFS_REG69",
  "ixRTAVFS_REG7",
  "ixRTAVFS_REG70",
  "ixRTAVFS_REG71",
  "ixRTAVFS_REG72",
  "ixRTAVFS_REG73",
  "ixRTAVFS_REG74",
  "ixRTAVFS_REG75",
  "ixRTAVFS_REG76",
  "ixRTAVFS_REG77",
  "ixRTAVFS_REG78",
  "ixRTAVFS_REG79",
  "ixRTAVFS_REG8",
  "ixRTAVFS_REG80",
  "ixRTAVFS_REG81",
  "ixRTAVFS_REG82",
  "ixRTAVFS_REG83",
  "ixRTAVFS_REG84",
  "ixRTAVFS_REG85",
  "ixRTAVFS_REG86",
  "ixRTAVFS_REG87",
  "ixRTAVFS_REG88",
  "ixRTAVFS_REG89",
  "ixRTAVFS_REG9",
  "ixRTAVFS_REG90",
  "ixRTAVFS_REG91",
  "ixRTAVFS_REG92",
  "ixRTAVFS_REG93",
  "ixRTAVFS_REG94",
  "ixRTAVFS_REG95",
  "ixRTAVFS_REG96",
  "ixRTAVFS_REG97",
  "ixRTAVFS_REG98",
  "ixRTAVFS_REG99",
  "ixSE_CAC_CNTL",
  "ixSE_CAC_ID",
  "ixSQ_DEBUG_CTRL_LOCAL",
  "ixSQ_DEBUG_STS_LOCAL",
  "ixSQ_WAVE_ACTIVE",
  "ixSQ_WAVE_EXEC_HI",
  "ixSQ_WAVE_EXEC_LO",
  "ixSQ_WAVE_FLAT_SCRATCH_HI",
  "ixSQ_WAVE_FLAT_SCRATCH_LO",
  "ixSQ_WAVE_FLUSH_IB",
  "ixSQ_WAVE_GPR_ALLOC",
  "ixSQ_WAVE_HW_ID1",
  "ixSQ_WAVE_HW_ID2",
  "ixSQ_WAVE_IB_DBG1",
  "ixSQ_WAVE_IB_STS",
  "ixSQ_WAVE_IB_STS2",
  "ixSQ_WAVE_LDS_ALLOC",
  "ixSQ_WAVE_M0",
  "ixSQ_WAVE_MODE",
  "ixSQ_WAVE_PC_HI",
  "ixSQ_WAVE_PC_LO",
  "ixSQ_WAVE_POPS_PACKER",
  "ixSQ_WAVE_SCHED_MODE",
  "ixSQ_WAVE_SHADER_CYCLES",
  "ixSQ_WAVE_STATUS",
  "ixSQ_WAVE_TRAPSTS",
  "ixSQ_WAVE_TTMP0",
  "ixSQ_WAVE_TTMP1",
  "ixSQ_WAVE_TTMP10",
  "ixSQ_WAVE_TTMP11",
  "ixSQ_WAVE_TTMP12",
  "ixSQ_WAVE_TTMP13",
  "ixSQ_WAVE_TTMP14",
  "ixSQ_WAVE_TTMP15",
  "ixSQ_WAVE_TTMP3",
  "ixSQ_WAVE_TTMP4",
  "ixSQ_WAVE_TTMP5",
  "ixSQ_WAVE_TTMP6",
  "ixSQ_WAVE_TTMP7",
  "ixSQ_WAVE_TTMP8",
  "ixSQ_WAVE_TTMP9",
  "ixSQ_WAVE_VALID_AND_IDLE",
  "ixSTALL_TO_PWRBRK_LUT_1_4",
  "ixSTALL_TO_PWRBRK_LUT_5_7",
  "ixSTALL_TO_RELEASE_LUT_1_4",
  "ixSTALL_TO_RELEASE_LUT_5_7",
  "regCB_BLEND0_CONTROL",
  "regCB_BLEND0_CONTROL_BASE_IDX",
  "regCB_BLEND1_CONTROL",
  "regCB_BLEND1_CONTROL_BASE_IDX",
  "regCB_BLEND2_CONTROL",
  "regCB_BLEND2_CONTROL_BASE_IDX",
  "regCB_BLEND3_CONTROL",
  "regCB_BLEND3_CONTROL_BASE_IDX",
  "regCB_BLEND4_CONTROL",
  "regCB_BLEND4_CONTROL_BASE_IDX",
  "regCB_BLEND5_CONTROL",
  "regCB_BLEND5_CONTROL_BASE_IDX",
  "regCB_BLEND6_CONTROL",
  "regCB_BLEND6_CONTROL_BASE_IDX",
  "regCB_BLEND7_CONTROL",
  "regCB_BLEND7_CONTROL_BASE_IDX",
  "regCB_BLEND_ALPHA",
  "regCB_BLEND_ALPHA_BASE_IDX",
  "regCB_BLEND_BLUE",
  "regCB_BLEND_BLUE_BASE_IDX",
  "regCB_BLEND_GREEN",
  "regCB_BLEND_GREEN_BASE_IDX",
  "regCB_BLEND_RED",
  "regCB_BLEND_RED_BASE_IDX",
  "regCB_CACHE_EVICT_POINTS",
  "regCB_CACHE_EVICT_POINTS_BASE_IDX",
  "regCB_CGTT_SCLK_CTRL",
  "regCB_CGTT_SCLK_CTRL_BASE_IDX",
  "regCB_COLOR0_ATTRIB",
  "regCB_COLOR0_ATTRIB2",
  "regCB_COLOR0_ATTRIB2_BASE_IDX",
  "regCB_COLOR0_ATTRIB3",
  "regCB_COLOR0_ATTRIB3_BASE_IDX",
  "regCB_COLOR0_ATTRIB_BASE_IDX",
  "regCB_COLOR0_BASE",
  "regCB_COLOR0_BASE_BASE_IDX",
  "regCB_COLOR0_BASE_EXT",
  "regCB_COLOR0_BASE_EXT_BASE_IDX",
  "regCB_COLOR0_DCC_BASE",
  "regCB_COLOR0_DCC_BASE_BASE_IDX",
  "regCB_COLOR0_DCC_BASE_EXT",
  "regCB_COLOR0_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR0_FDCC_CONTROL",
  "regCB_COLOR0_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR0_INFO",
  "regCB_COLOR0_INFO_BASE_IDX",
  "regCB_COLOR0_VIEW",
  "regCB_COLOR0_VIEW_BASE_IDX",
  "regCB_COLOR1_ATTRIB",
  "regCB_COLOR1_ATTRIB2",
  "regCB_COLOR1_ATTRIB2_BASE_IDX",
  "regCB_COLOR1_ATTRIB3",
  "regCB_COLOR1_ATTRIB3_BASE_IDX",
  "regCB_COLOR1_ATTRIB_BASE_IDX",
  "regCB_COLOR1_BASE",
  "regCB_COLOR1_BASE_BASE_IDX",
  "regCB_COLOR1_BASE_EXT",
  "regCB_COLOR1_BASE_EXT_BASE_IDX",
  "regCB_COLOR1_DCC_BASE",
  "regCB_COLOR1_DCC_BASE_BASE_IDX",
  "regCB_COLOR1_DCC_BASE_EXT",
  "regCB_COLOR1_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR1_FDCC_CONTROL",
  "regCB_COLOR1_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR1_INFO",
  "regCB_COLOR1_INFO_BASE_IDX",
  "regCB_COLOR1_VIEW",
  "regCB_COLOR1_VIEW_BASE_IDX",
  "regCB_COLOR2_ATTRIB",
  "regCB_COLOR2_ATTRIB2",
  "regCB_COLOR2_ATTRIB2_BASE_IDX",
  "regCB_COLOR2_ATTRIB3",
  "regCB_COLOR2_ATTRIB3_BASE_IDX",
  "regCB_COLOR2_ATTRIB_BASE_IDX",
  "regCB_COLOR2_BASE",
  "regCB_COLOR2_BASE_BASE_IDX",
  "regCB_COLOR2_BASE_EXT",
  "regCB_COLOR2_BASE_EXT_BASE_IDX",
  "regCB_COLOR2_DCC_BASE",
  "regCB_COLOR2_DCC_BASE_BASE_IDX",
  "regCB_COLOR2_DCC_BASE_EXT",
  "regCB_COLOR2_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR2_FDCC_CONTROL",
  "regCB_COLOR2_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR2_INFO",
  "regCB_COLOR2_INFO_BASE_IDX",
  "regCB_COLOR2_VIEW",
  "regCB_COLOR2_VIEW_BASE_IDX",
  "regCB_COLOR3_ATTRIB",
  "regCB_COLOR3_ATTRIB2",
  "regCB_COLOR3_ATTRIB2_BASE_IDX",
  "regCB_COLOR3_ATTRIB3",
  "regCB_COLOR3_ATTRIB3_BASE_IDX",
  "regCB_COLOR3_ATTRIB_BASE_IDX",
  "regCB_COLOR3_BASE",
  "regCB_COLOR3_BASE_BASE_IDX",
  "regCB_COLOR3_BASE_EXT",
  "regCB_COLOR3_BASE_EXT_BASE_IDX",
  "regCB_COLOR3_DCC_BASE",
  "regCB_COLOR3_DCC_BASE_BASE_IDX",
  "regCB_COLOR3_DCC_BASE_EXT",
  "regCB_COLOR3_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR3_FDCC_CONTROL",
  "regCB_COLOR3_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR3_INFO",
  "regCB_COLOR3_INFO_BASE_IDX",
  "regCB_COLOR3_VIEW",
  "regCB_COLOR3_VIEW_BASE_IDX",
  "regCB_COLOR4_ATTRIB",
  "regCB_COLOR4_ATTRIB2",
  "regCB_COLOR4_ATTRIB2_BASE_IDX",
  "regCB_COLOR4_ATTRIB3",
  "regCB_COLOR4_ATTRIB3_BASE_IDX",
  "regCB_COLOR4_ATTRIB_BASE_IDX",
  "regCB_COLOR4_BASE",
  "regCB_COLOR4_BASE_BASE_IDX",
  "regCB_COLOR4_BASE_EXT",
  "regCB_COLOR4_BASE_EXT_BASE_IDX",
  "regCB_COLOR4_DCC_BASE",
  "regCB_COLOR4_DCC_BASE_BASE_IDX",
  "regCB_COLOR4_DCC_BASE_EXT",
  "regCB_COLOR4_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR4_FDCC_CONTROL",
  "regCB_COLOR4_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR4_INFO",
  "regCB_COLOR4_INFO_BASE_IDX",
  "regCB_COLOR4_VIEW",
  "regCB_COLOR4_VIEW_BASE_IDX",
  "regCB_COLOR5_ATTRIB",
  "regCB_COLOR5_ATTRIB2",
  "regCB_COLOR5_ATTRIB2_BASE_IDX",
  "regCB_COLOR5_ATTRIB3",
  "regCB_COLOR5_ATTRIB3_BASE_IDX",
  "regCB_COLOR5_ATTRIB_BASE_IDX",
  "regCB_COLOR5_BASE",
  "regCB_COLOR5_BASE_BASE_IDX",
  "regCB_COLOR5_BASE_EXT",
  "regCB_COLOR5_BASE_EXT_BASE_IDX",
  "regCB_COLOR5_DCC_BASE",
  "regCB_COLOR5_DCC_BASE_BASE_IDX",
  "regCB_COLOR5_DCC_BASE_EXT",
  "regCB_COLOR5_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR5_FDCC_CONTROL",
  "regCB_COLOR5_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR5_INFO",
  "regCB_COLOR5_INFO_BASE_IDX",
  "regCB_COLOR5_VIEW",
  "regCB_COLOR5_VIEW_BASE_IDX",
  "regCB_COLOR6_ATTRIB",
  "regCB_COLOR6_ATTRIB2",
  "regCB_COLOR6_ATTRIB2_BASE_IDX",
  "regCB_COLOR6_ATTRIB3",
  "regCB_COLOR6_ATTRIB3_BASE_IDX",
  "regCB_COLOR6_ATTRIB_BASE_IDX",
  "regCB_COLOR6_BASE",
  "regCB_COLOR6_BASE_BASE_IDX",
  "regCB_COLOR6_BASE_EXT",
  "regCB_COLOR6_BASE_EXT_BASE_IDX",
  "regCB_COLOR6_DCC_BASE",
  "regCB_COLOR6_DCC_BASE_BASE_IDX",
  "regCB_COLOR6_DCC_BASE_EXT",
  "regCB_COLOR6_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR6_FDCC_CONTROL",
  "regCB_COLOR6_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR6_INFO",
  "regCB_COLOR6_INFO_BASE_IDX",
  "regCB_COLOR6_VIEW",
  "regCB_COLOR6_VIEW_BASE_IDX",
  "regCB_COLOR7_ATTRIB",
  "regCB_COLOR7_ATTRIB2",
  "regCB_COLOR7_ATTRIB2_BASE_IDX",
  "regCB_COLOR7_ATTRIB3",
  "regCB_COLOR7_ATTRIB3_BASE_IDX",
  "regCB_COLOR7_ATTRIB_BASE_IDX",
  "regCB_COLOR7_BASE",
  "regCB_COLOR7_BASE_BASE_IDX",
  "regCB_COLOR7_BASE_EXT",
  "regCB_COLOR7_BASE_EXT_BASE_IDX",
  "regCB_COLOR7_DCC_BASE",
  "regCB_COLOR7_DCC_BASE_BASE_IDX",
  "regCB_COLOR7_DCC_BASE_EXT",
  "regCB_COLOR7_DCC_BASE_EXT_BASE_IDX",
  "regCB_COLOR7_FDCC_CONTROL",
  "regCB_COLOR7_FDCC_CONTROL_BASE_IDX",
  "regCB_COLOR7_INFO",
  "regCB_COLOR7_INFO_BASE_IDX",
  "regCB_COLOR7_VIEW",
  "regCB_COLOR7_VIEW_BASE_IDX",
  "regCB_COLOR_CONTROL",
  "regCB_COLOR_CONTROL_BASE_IDX",
  "regCB_COVERAGE_OUT_CONTROL",
  "regCB_COVERAGE_OUT_CONTROL_BASE_IDX",
  "regCB_DCC_CONFIG",
  "regCB_DCC_CONFIG2",
  "regCB_DCC_CONFIG2_BASE_IDX",
  "regCB_DCC_CONFIG_BASE_IDX",
  "regCB_FDCC_CONTROL",
  "regCB_FDCC_CONTROL_BASE_IDX",
  "regCB_FGCG_SRAM_OVERRIDE",
  "regCB_FGCG_SRAM_OVERRIDE_BASE_IDX",
  "regCB_HW_CONTROL",
  "regCB_HW_CONTROL_1",
  "regCB_HW_CONTROL_1_BASE_IDX",
  "regCB_HW_CONTROL_2",
  "regCB_HW_CONTROL_2_BASE_IDX",
  "regCB_HW_CONTROL_3",
  "regCB_HW_CONTROL_3_BASE_IDX",
  "regCB_HW_CONTROL_4",
  "regCB_HW_CONTROL_4_BASE_IDX",
  "regCB_HW_CONTROL_BASE_IDX",
  "regCB_HW_MEM_ARBITER_RD",
  "regCB_HW_MEM_ARBITER_RD_BASE_IDX",
  "regCB_HW_MEM_ARBITER_WR",
  "regCB_HW_MEM_ARBITER_WR_BASE_IDX",
  "regCB_PERFCOUNTER0_HI",
  "regCB_PERFCOUNTER0_HI_BASE_IDX",
  "regCB_PERFCOUNTER0_LO",
  "regCB_PERFCOUNTER0_LO_BASE_IDX",
  "regCB_PERFCOUNTER0_SELECT",
  "regCB_PERFCOUNTER0_SELECT1",
  "regCB_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCB_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCB_PERFCOUNTER1_HI",
  "regCB_PERFCOUNTER1_HI_BASE_IDX",
  "regCB_PERFCOUNTER1_LO",
  "regCB_PERFCOUNTER1_LO_BASE_IDX",
  "regCB_PERFCOUNTER1_SELECT",
  "regCB_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCB_PERFCOUNTER2_HI",
  "regCB_PERFCOUNTER2_HI_BASE_IDX",
  "regCB_PERFCOUNTER2_LO",
  "regCB_PERFCOUNTER2_LO_BASE_IDX",
  "regCB_PERFCOUNTER2_SELECT",
  "regCB_PERFCOUNTER2_SELECT_BASE_IDX",
  "regCB_PERFCOUNTER3_HI",
  "regCB_PERFCOUNTER3_HI_BASE_IDX",
  "regCB_PERFCOUNTER3_LO",
  "regCB_PERFCOUNTER3_LO_BASE_IDX",
  "regCB_PERFCOUNTER3_SELECT",
  "regCB_PERFCOUNTER3_SELECT_BASE_IDX",
  "regCB_PERFCOUNTER_FILTER",
  "regCB_PERFCOUNTER_FILTER_BASE_IDX",
  "regCB_RMI_GL2_CACHE_CONTROL",
  "regCB_RMI_GL2_CACHE_CONTROL_BASE_IDX",
  "regCB_SHADER_MASK",
  "regCB_SHADER_MASK_BASE_IDX",
  "regCB_TARGET_MASK",
  "regCB_TARGET_MASK_BASE_IDX",
  "regCC_GC_EDC_CONFIG",
  "regCC_GC_EDC_CONFIG_BASE_IDX",
  "regCC_GC_PRIM_CONFIG",
  "regCC_GC_PRIM_CONFIG_BASE_IDX",
  "regCC_GC_SA_UNIT_DISABLE",
  "regCC_GC_SA_UNIT_DISABLE_BASE_IDX",
  "regCC_GC_SHADER_ARRAY_CONFIG",
  "regCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX",
  "regCC_GC_SHADER_RATE_CONFIG",
  "regCC_GC_SHADER_RATE_CONFIG_BASE_IDX",
  "regCC_RB_BACKEND_DISABLE",
  "regCC_RB_BACKEND_DISABLE_BASE_IDX",
  "regCC_RB_DAISY_CHAIN",
  "regCC_RB_DAISY_CHAIN_BASE_IDX",
  "regCC_RB_REDUNDANCY",
  "regCC_RB_REDUNDANCY_BASE_IDX",
  "regCC_RMI_REDUNDANCY",
  "regCC_RMI_REDUNDANCY_BASE_IDX",
  "regCGTS_TCC_DISABLE",
  "regCGTS_TCC_DISABLE_BASE_IDX",
  "regCGTS_USER_TCC_DISABLE",
  "regCGTS_USER_TCC_DISABLE_BASE_IDX",
  "regCGTT_CPC_CLK_CTRL",
  "regCGTT_CPC_CLK_CTRL_BASE_IDX",
  "regCGTT_CPF_CLK_CTRL",
  "regCGTT_CPF_CLK_CTRL_BASE_IDX",
  "regCGTT_CP_CLK_CTRL",
  "regCGTT_CP_CLK_CTRL_BASE_IDX",
  "regCGTT_GS_NGG_CLK_CTRL",
  "regCGTT_GS_NGG_CLK_CTRL_BASE_IDX",
  "regCGTT_PA_CLK_CTRL",
  "regCGTT_PA_CLK_CTRL_BASE_IDX",
  "regCGTT_PH_CLK_CTRL0",
  "regCGTT_PH_CLK_CTRL0_BASE_IDX",
  "regCGTT_PH_CLK_CTRL1",
  "regCGTT_PH_CLK_CTRL1_BASE_IDX",
  "regCGTT_PH_CLK_CTRL2",
  "regCGTT_PH_CLK_CTRL2_BASE_IDX",
  "regCGTT_PH_CLK_CTRL3",
  "regCGTT_PH_CLK_CTRL3_BASE_IDX",
  "regCGTT_RLC_CLK_CTRL",
  "regCGTT_RLC_CLK_CTRL_BASE_IDX",
  "regCGTT_SC_CLK_CTRL0",
  "regCGTT_SC_CLK_CTRL0_BASE_IDX",
  "regCGTT_SC_CLK_CTRL1",
  "regCGTT_SC_CLK_CTRL1_BASE_IDX",
  "regCGTT_SC_CLK_CTRL2",
  "regCGTT_SC_CLK_CTRL2_BASE_IDX",
  "regCGTT_SC_CLK_CTRL3",
  "regCGTT_SC_CLK_CTRL3_BASE_IDX",
  "regCGTT_SC_CLK_CTRL4",
  "regCGTT_SC_CLK_CTRL4_BASE_IDX",
  "regCGTT_SQG_CLK_CTRL",
  "regCGTT_SQG_CLK_CTRL_BASE_IDX",
  "regCHA_CHC_CREDITS",
  "regCHA_CHC_CREDITS_BASE_IDX",
  "regCHA_CLIENT_FREE_DELAY",
  "regCHA_CLIENT_FREE_DELAY_BASE_IDX",
  "regCHA_PERFCOUNTER0_HI",
  "regCHA_PERFCOUNTER0_HI_BASE_IDX",
  "regCHA_PERFCOUNTER0_LO",
  "regCHA_PERFCOUNTER0_LO_BASE_IDX",
  "regCHA_PERFCOUNTER0_SELECT",
  "regCHA_PERFCOUNTER0_SELECT1",
  "regCHA_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCHA_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCHA_PERFCOUNTER1_HI",
  "regCHA_PERFCOUNTER1_HI_BASE_IDX",
  "regCHA_PERFCOUNTER1_LO",
  "regCHA_PERFCOUNTER1_LO_BASE_IDX",
  "regCHA_PERFCOUNTER1_SELECT",
  "regCHA_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCHA_PERFCOUNTER2_HI",
  "regCHA_PERFCOUNTER2_HI_BASE_IDX",
  "regCHA_PERFCOUNTER2_LO",
  "regCHA_PERFCOUNTER2_LO_BASE_IDX",
  "regCHA_PERFCOUNTER2_SELECT",
  "regCHA_PERFCOUNTER2_SELECT_BASE_IDX",
  "regCHA_PERFCOUNTER3_HI",
  "regCHA_PERFCOUNTER3_HI_BASE_IDX",
  "regCHA_PERFCOUNTER3_LO",
  "regCHA_PERFCOUNTER3_LO_BASE_IDX",
  "regCHA_PERFCOUNTER3_SELECT",
  "regCHA_PERFCOUNTER3_SELECT_BASE_IDX",
  "regCHCG_CTRL",
  "regCHCG_CTRL_BASE_IDX",
  "regCHCG_PERFCOUNTER0_HI",
  "regCHCG_PERFCOUNTER0_HI_BASE_IDX",
  "regCHCG_PERFCOUNTER0_LO",
  "regCHCG_PERFCOUNTER0_LO_BASE_IDX",
  "regCHCG_PERFCOUNTER0_SELECT",
  "regCHCG_PERFCOUNTER0_SELECT1",
  "regCHCG_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCHCG_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCHCG_PERFCOUNTER1_HI",
  "regCHCG_PERFCOUNTER1_HI_BASE_IDX",
  "regCHCG_PERFCOUNTER1_LO",
  "regCHCG_PERFCOUNTER1_LO_BASE_IDX",
  "regCHCG_PERFCOUNTER1_SELECT",
  "regCHCG_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCHCG_PERFCOUNTER2_HI",
  "regCHCG_PERFCOUNTER2_HI_BASE_IDX",
  "regCHCG_PERFCOUNTER2_LO",
  "regCHCG_PERFCOUNTER2_LO_BASE_IDX",
  "regCHCG_PERFCOUNTER2_SELECT",
  "regCHCG_PERFCOUNTER2_SELECT_BASE_IDX",
  "regCHCG_PERFCOUNTER3_HI",
  "regCHCG_PERFCOUNTER3_HI_BASE_IDX",
  "regCHCG_PERFCOUNTER3_LO",
  "regCHCG_PERFCOUNTER3_LO_BASE_IDX",
  "regCHCG_PERFCOUNTER3_SELECT",
  "regCHCG_PERFCOUNTER3_SELECT_BASE_IDX",
  "regCHCG_STATUS",
  "regCHCG_STATUS_BASE_IDX",
  "regCHC_CTRL",
  "regCHC_CTRL_BASE_IDX",
  "regCHC_PERFCOUNTER0_HI",
  "regCHC_PERFCOUNTER0_HI_BASE_IDX",
  "regCHC_PERFCOUNTER0_LO",
  "regCHC_PERFCOUNTER0_LO_BASE_IDX",
  "regCHC_PERFCOUNTER0_SELECT",
  "regCHC_PERFCOUNTER0_SELECT1",
  "regCHC_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCHC_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCHC_PERFCOUNTER1_HI",
  "regCHC_PERFCOUNTER1_HI_BASE_IDX",
  "regCHC_PERFCOUNTER1_LO",
  "regCHC_PERFCOUNTER1_LO_BASE_IDX",
  "regCHC_PERFCOUNTER1_SELECT",
  "regCHC_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCHC_PERFCOUNTER2_HI",
  "regCHC_PERFCOUNTER2_HI_BASE_IDX",
  "regCHC_PERFCOUNTER2_LO",
  "regCHC_PERFCOUNTER2_LO_BASE_IDX",
  "regCHC_PERFCOUNTER2_SELECT",
  "regCHC_PERFCOUNTER2_SELECT_BASE_IDX",
  "regCHC_PERFCOUNTER3_HI",
  "regCHC_PERFCOUNTER3_HI_BASE_IDX",
  "regCHC_PERFCOUNTER3_LO",
  "regCHC_PERFCOUNTER3_LO_BASE_IDX",
  "regCHC_PERFCOUNTER3_SELECT",
  "regCHC_PERFCOUNTER3_SELECT_BASE_IDX",
  "regCHC_STATUS",
  "regCHC_STATUS_BASE_IDX",
  "regCHICKEN_BITS",
  "regCHICKEN_BITS_BASE_IDX",
  "regCHI_CHR_MGCG_OVERRIDE",
  "regCHI_CHR_MGCG_OVERRIDE_BASE_IDX",
  "regCHI_CHR_REP_FGCG_OVERRIDE",
  "regCHI_CHR_REP_FGCG_OVERRIDE_BASE_IDX",
  "regCH_ARB_CTRL",
  "regCH_ARB_CTRL_BASE_IDX",
  "regCH_ARB_STATUS",
  "regCH_ARB_STATUS_BASE_IDX",
  "regCH_DRAM_BURST_CTRL",
  "regCH_DRAM_BURST_CTRL_BASE_IDX",
  "regCH_DRAM_BURST_MASK",
  "regCH_DRAM_BURST_MASK_BASE_IDX",
  "regCH_PIPE_STEER",
  "regCH_PIPE_STEER_BASE_IDX",
  "regCH_VC5_ENABLE",
  "regCH_VC5_ENABLE_BASE_IDX",
  "regCOHER_DEST_BASE_0",
  "regCOHER_DEST_BASE_0_BASE_IDX",
  "regCOHER_DEST_BASE_1",
  "regCOHER_DEST_BASE_1_BASE_IDX",
  "regCOHER_DEST_BASE_2",
  "regCOHER_DEST_BASE_2_BASE_IDX",
  "regCOHER_DEST_BASE_3",
  "regCOHER_DEST_BASE_3_BASE_IDX",
  "regCOHER_DEST_BASE_HI_0",
  "regCOHER_DEST_BASE_HI_0_BASE_IDX",
  "regCOHER_DEST_BASE_HI_1",
  "regCOHER_DEST_BASE_HI_1_BASE_IDX",
  "regCOHER_DEST_BASE_HI_2",
  "regCOHER_DEST_BASE_HI_2_BASE_IDX",
  "regCOHER_DEST_BASE_HI_3",
  "regCOHER_DEST_BASE_HI_3_BASE_IDX",
  "regCOMPUTE_DDID_INDEX",
  "regCOMPUTE_DDID_INDEX_BASE_IDX",
  "regCOMPUTE_DESTINATION_EN_SE0",
  "regCOMPUTE_DESTINATION_EN_SE0_BASE_IDX",
  "regCOMPUTE_DESTINATION_EN_SE1",
  "regCOMPUTE_DESTINATION_EN_SE1_BASE_IDX",
  "regCOMPUTE_DESTINATION_EN_SE2",
  "regCOMPUTE_DESTINATION_EN_SE2_BASE_IDX",
  "regCOMPUTE_DESTINATION_EN_SE3",
  "regCOMPUTE_DESTINATION_EN_SE3_BASE_IDX",
  "regCOMPUTE_DIM_X",
  "regCOMPUTE_DIM_X_BASE_IDX",
  "regCOMPUTE_DIM_Y",
  "regCOMPUTE_DIM_Y_BASE_IDX",
  "regCOMPUTE_DIM_Z",
  "regCOMPUTE_DIM_Z_BASE_IDX",
  "regCOMPUTE_DISPATCH_END",
  "regCOMPUTE_DISPATCH_END_BASE_IDX",
  "regCOMPUTE_DISPATCH_ID",
  "regCOMPUTE_DISPATCH_ID_BASE_IDX",
  "regCOMPUTE_DISPATCH_INITIATOR",
  "regCOMPUTE_DISPATCH_INITIATOR_BASE_IDX",
  "regCOMPUTE_DISPATCH_INTERLEAVE",
  "regCOMPUTE_DISPATCH_INTERLEAVE_BASE_IDX",
  "regCOMPUTE_DISPATCH_PKT_ADDR_HI",
  "regCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX",
  "regCOMPUTE_DISPATCH_PKT_ADDR_LO",
  "regCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX",
  "regCOMPUTE_DISPATCH_SCRATCH_BASE_HI",
  "regCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX",
  "regCOMPUTE_DISPATCH_SCRATCH_BASE_LO",
  "regCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX",
  "regCOMPUTE_DISPATCH_TUNNEL",
  "regCOMPUTE_DISPATCH_TUNNEL_BASE_IDX",
  "regCOMPUTE_MISC_RESERVED",
  "regCOMPUTE_MISC_RESERVED_BASE_IDX",
  "regCOMPUTE_NOWHERE",
  "regCOMPUTE_NOWHERE_BASE_IDX",
  "regCOMPUTE_NUM_THREAD_X",
  "regCOMPUTE_NUM_THREAD_X_BASE_IDX",
  "regCOMPUTE_NUM_THREAD_Y",
  "regCOMPUTE_NUM_THREAD_Y_BASE_IDX",
  "regCOMPUTE_NUM_THREAD_Z",
  "regCOMPUTE_NUM_THREAD_Z_BASE_IDX",
  "regCOMPUTE_PERFCOUNT_ENABLE",
  "regCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX",
  "regCOMPUTE_PGM_HI",
  "regCOMPUTE_PGM_HI_BASE_IDX",
  "regCOMPUTE_PGM_LO",
  "regCOMPUTE_PGM_LO_BASE_IDX",
  "regCOMPUTE_PGM_RSRC1",
  "regCOMPUTE_PGM_RSRC1_BASE_IDX",
  "regCOMPUTE_PGM_RSRC2",
  "regCOMPUTE_PGM_RSRC2_BASE_IDX",
  "regCOMPUTE_PGM_RSRC3",
  "regCOMPUTE_PGM_RSRC3_BASE_IDX",
  "regCOMPUTE_PIPELINESTAT_ENABLE",
  "regCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX",
  "regCOMPUTE_RELAUNCH",
  "regCOMPUTE_RELAUNCH2",
  "regCOMPUTE_RELAUNCH2_BASE_IDX",
  "regCOMPUTE_RELAUNCH_BASE_IDX",
  "regCOMPUTE_REQ_CTRL",
  "regCOMPUTE_REQ_CTRL_BASE_IDX",
  "regCOMPUTE_RESOURCE_LIMITS",
  "regCOMPUTE_RESOURCE_LIMITS_BASE_IDX",
  "regCOMPUTE_RESTART_X",
  "regCOMPUTE_RESTART_X_BASE_IDX",
  "regCOMPUTE_RESTART_Y",
  "regCOMPUTE_RESTART_Y_BASE_IDX",
  "regCOMPUTE_RESTART_Z",
  "regCOMPUTE_RESTART_Z_BASE_IDX",
  "regCOMPUTE_SHADER_CHKSUM",
  "regCOMPUTE_SHADER_CHKSUM_BASE_IDX",
  "regCOMPUTE_START_X",
  "regCOMPUTE_START_X_BASE_IDX",
  "regCOMPUTE_START_Y",
  "regCOMPUTE_START_Y_BASE_IDX",
  "regCOMPUTE_START_Z",
  "regCOMPUTE_START_Z_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE0",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE1",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE2",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE3",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE4",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE4_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE5",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE5_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE6",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE6_BASE_IDX",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE7",
  "regCOMPUTE_STATIC_THREAD_MGMT_SE7_BASE_IDX",
  "regCOMPUTE_THREADGROUP_ID",
  "regCOMPUTE_THREADGROUP_ID_BASE_IDX",
  "regCOMPUTE_THREAD_TRACE_ENABLE",
  "regCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX",
  "regCOMPUTE_TMPRING_SIZE",
  "regCOMPUTE_TMPRING_SIZE_BASE_IDX",
  "regCOMPUTE_USER_ACCUM_0",
  "regCOMPUTE_USER_ACCUM_0_BASE_IDX",
  "regCOMPUTE_USER_ACCUM_1",
  "regCOMPUTE_USER_ACCUM_1_BASE_IDX",
  "regCOMPUTE_USER_ACCUM_2",
  "regCOMPUTE_USER_ACCUM_2_BASE_IDX",
  "regCOMPUTE_USER_ACCUM_3",
  "regCOMPUTE_USER_ACCUM_3_BASE_IDX",
  "regCOMPUTE_USER_DATA_0",
  "regCOMPUTE_USER_DATA_0_BASE_IDX",
  "regCOMPUTE_USER_DATA_1",
  "regCOMPUTE_USER_DATA_10",
  "regCOMPUTE_USER_DATA_10_BASE_IDX",
  "regCOMPUTE_USER_DATA_11",
  "regCOMPUTE_USER_DATA_11_BASE_IDX",
  "regCOMPUTE_USER_DATA_12",
  "regCOMPUTE_USER_DATA_12_BASE_IDX",
  "regCOMPUTE_USER_DATA_13",
  "regCOMPUTE_USER_DATA_13_BASE_IDX",
  "regCOMPUTE_USER_DATA_14",
  "regCOMPUTE_USER_DATA_14_BASE_IDX",
  "regCOMPUTE_USER_DATA_15",
  "regCOMPUTE_USER_DATA_15_BASE_IDX",
  "regCOMPUTE_USER_DATA_1_BASE_IDX",
  "regCOMPUTE_USER_DATA_2",
  "regCOMPUTE_USER_DATA_2_BASE_IDX",
  "regCOMPUTE_USER_DATA_3",
  "regCOMPUTE_USER_DATA_3_BASE_IDX",
  "regCOMPUTE_USER_DATA_4",
  "regCOMPUTE_USER_DATA_4_BASE_IDX",
  "regCOMPUTE_USER_DATA_5",
  "regCOMPUTE_USER_DATA_5_BASE_IDX",
  "regCOMPUTE_USER_DATA_6",
  "regCOMPUTE_USER_DATA_6_BASE_IDX",
  "regCOMPUTE_USER_DATA_7",
  "regCOMPUTE_USER_DATA_7_BASE_IDX",
  "regCOMPUTE_USER_DATA_8",
  "regCOMPUTE_USER_DATA_8_BASE_IDX",
  "regCOMPUTE_USER_DATA_9",
  "regCOMPUTE_USER_DATA_9_BASE_IDX",
  "regCOMPUTE_VMID",
  "regCOMPUTE_VMID_BASE_IDX",
  "regCOMPUTE_WAVE_RESTORE_ADDR_HI",
  "regCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX",
  "regCOMPUTE_WAVE_RESTORE_ADDR_LO",
  "regCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX",
  "regCONFIG_RESERVED_REG0",
  "regCONFIG_RESERVED_REG0_BASE_IDX",
  "regCONFIG_RESERVED_REG1",
  "regCONFIG_RESERVED_REG1_BASE_IDX",
  "regCONTEXT_RESERVED_REG0",
  "regCONTEXT_RESERVED_REG0_BASE_IDX",
  "regCONTEXT_RESERVED_REG1",
  "regCONTEXT_RESERVED_REG1_BASE_IDX",
  "regCPC_DDID_BASE_ADDR_HI",
  "regCPC_DDID_BASE_ADDR_HI_BASE_IDX",
  "regCPC_DDID_BASE_ADDR_LO",
  "regCPC_DDID_BASE_ADDR_LO_BASE_IDX",
  "regCPC_DDID_CNTL",
  "regCPC_DDID_CNTL_BASE_IDX",
  "regCPC_INT_ADDR",
  "regCPC_INT_ADDR_BASE_IDX",
  "regCPC_INT_CNTL",
  "regCPC_INT_CNTL_BASE_IDX",
  "regCPC_INT_CNTX_ID",
  "regCPC_INT_CNTX_ID_BASE_IDX",
  "regCPC_INT_INFO",
  "regCPC_INT_INFO_BASE_IDX",
  "regCPC_INT_PASID",
  "regCPC_INT_PASID_BASE_IDX",
  "regCPC_INT_STATUS",
  "regCPC_INT_STATUS_BASE_IDX",
  "regCPC_LATENCY_STATS_DATA",
  "regCPC_LATENCY_STATS_DATA_BASE_IDX",
  "regCPC_LATENCY_STATS_SELECT",
  "regCPC_LATENCY_STATS_SELECT_BASE_IDX",
  "regCPC_OS_PIPES",
  "regCPC_OS_PIPES_BASE_IDX",
  "regCPC_PERFCOUNTER0_HI",
  "regCPC_PERFCOUNTER0_HI_BASE_IDX",
  "regCPC_PERFCOUNTER0_LO",
  "regCPC_PERFCOUNTER0_LO_BASE_IDX",
  "regCPC_PERFCOUNTER0_SELECT",
  "regCPC_PERFCOUNTER0_SELECT1",
  "regCPC_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCPC_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCPC_PERFCOUNTER1_HI",
  "regCPC_PERFCOUNTER1_HI_BASE_IDX",
  "regCPC_PERFCOUNTER1_LO",
  "regCPC_PERFCOUNTER1_LO_BASE_IDX",
  "regCPC_PERFCOUNTER1_SELECT",
  "regCPC_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCPC_PSP_DEBUG",
  "regCPC_PSP_DEBUG_BASE_IDX",
  "regCPC_SUSPEND_CNTL_STACK_OFFSET",
  "regCPC_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX",
  "regCPC_SUSPEND_CNTL_STACK_SIZE",
  "regCPC_SUSPEND_CNTL_STACK_SIZE_BASE_IDX",
  "regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI",
  "regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI_BASE_IDX",
  "regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO",
  "regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO_BASE_IDX",
  "regCPC_SUSPEND_CTX_SAVE_CONTROL",
  "regCPC_SUSPEND_CTX_SAVE_CONTROL_BASE_IDX",
  "regCPC_SUSPEND_CTX_SAVE_SIZE",
  "regCPC_SUSPEND_CTX_SAVE_SIZE_BASE_IDX",
  "regCPC_SUSPEND_WG_STATE_OFFSET",
  "regCPC_SUSPEND_WG_STATE_OFFSET_BASE_IDX",
  "regCPC_TC_PERF_COUNTER_WINDOW_SELECT",
  "regCPC_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX",
  "regCPC_UTCL1_CNTL",
  "regCPC_UTCL1_CNTL_BASE_IDX",
  "regCPC_UTCL1_ERROR",
  "regCPC_UTCL1_ERROR_BASE_IDX",
  "regCPC_UTCL1_STATUS",
  "regCPC_UTCL1_STATUS_BASE_IDX",
  "regCPF_GCR_CNTL",
  "regCPF_GCR_CNTL_BASE_IDX",
  "regCPF_LATENCY_STATS_DATA",
  "regCPF_LATENCY_STATS_DATA_BASE_IDX",
  "regCPF_LATENCY_STATS_SELECT",
  "regCPF_LATENCY_STATS_SELECT_BASE_IDX",
  "regCPF_PERFCOUNTER0_HI",
  "regCPF_PERFCOUNTER0_HI_BASE_IDX",
  "regCPF_PERFCOUNTER0_LO",
  "regCPF_PERFCOUNTER0_LO_BASE_IDX",
  "regCPF_PERFCOUNTER0_SELECT",
  "regCPF_PERFCOUNTER0_SELECT1",
  "regCPF_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCPF_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCPF_PERFCOUNTER1_HI",
  "regCPF_PERFCOUNTER1_HI_BASE_IDX",
  "regCPF_PERFCOUNTER1_LO",
  "regCPF_PERFCOUNTER1_LO_BASE_IDX",
  "regCPF_PERFCOUNTER1_SELECT",
  "regCPF_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCPF_TC_PERF_COUNTER_WINDOW_SELECT",
  "regCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX",
  "regCPF_UTCL1_CNTL",
  "regCPF_UTCL1_CNTL_BASE_IDX",
  "regCPF_UTCL1_STATUS",
  "regCPF_UTCL1_STATUS_BASE_IDX",
  "regCPG_LATENCY_STATS_DATA",
  "regCPG_LATENCY_STATS_DATA_BASE_IDX",
  "regCPG_LATENCY_STATS_SELECT",
  "regCPG_LATENCY_STATS_SELECT_BASE_IDX",
  "regCPG_PERFCOUNTER0_HI",
  "regCPG_PERFCOUNTER0_HI_BASE_IDX",
  "regCPG_PERFCOUNTER0_LO",
  "regCPG_PERFCOUNTER0_LO_BASE_IDX",
  "regCPG_PERFCOUNTER0_SELECT",
  "regCPG_PERFCOUNTER0_SELECT1",
  "regCPG_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regCPG_PERFCOUNTER0_SELECT_BASE_IDX",
  "regCPG_PERFCOUNTER1_HI",
  "regCPG_PERFCOUNTER1_HI_BASE_IDX",
  "regCPG_PERFCOUNTER1_LO",
  "regCPG_PERFCOUNTER1_LO_BASE_IDX",
  "regCPG_PERFCOUNTER1_SELECT",
  "regCPG_PERFCOUNTER1_SELECT_BASE_IDX",
  "regCPG_PSP_DEBUG",
  "regCPG_PSP_DEBUG_BASE_IDX",
  "regCPG_RCIU_CAM_DATA",
  "regCPG_RCIU_CAM_DATA_BASE_IDX",
  "regCPG_RCIU_CAM_DATA_PHASE0",
  "regCPG_RCIU_CAM_DATA_PHASE0_BASE_IDX",
  "regCPG_RCIU_CAM_DATA_PHASE1",
  "regCPG_RCIU_CAM_DATA_PHASE1_BASE_IDX",
  "regCPG_RCIU_CAM_DATA_PHASE2",
  "regCPG_RCIU_CAM_DATA_PHASE2_BASE_IDX",
  "regCPG_RCIU_CAM_INDEX",
  "regCPG_RCIU_CAM_INDEX_BASE_IDX",
  "regCPG_TC_PERF_COUNTER_WINDOW_SELECT",
  "regCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX",
  "regCPG_UTCL1_CNTL",
  "regCPG_UTCL1_CNTL_BASE_IDX",
  "regCPG_UTCL1_ERROR",
  "regCPG_UTCL1_ERROR_BASE_IDX",
  "regCPG_UTCL1_STATUS",
  "regCPG_UTCL1_STATUS_BASE_IDX",
  "regCP_APPEND_ADDR_HI",
  "regCP_APPEND_ADDR_HI_BASE_IDX",
  "regCP_APPEND_ADDR_LO",
  "regCP_APPEND_ADDR_LO_BASE_IDX",
  "regCP_APPEND_CMD_ADDR_HI",
  "regCP_APPEND_CMD_ADDR_HI_BASE_IDX",
  "regCP_APPEND_CMD_ADDR_LO",
  "regCP_APPEND_CMD_ADDR_LO_BASE_IDX",
  "regCP_APPEND_DATA",
  "regCP_APPEND_DATA_BASE_IDX",
  "regCP_APPEND_DATA_HI",
  "regCP_APPEND_DATA_HI_BASE_IDX",
  "regCP_APPEND_DATA_LO",
  "regCP_APPEND_DATA_LO_BASE_IDX",
  "regCP_APPEND_DDID_CNT",
  "regCP_APPEND_DDID_CNT_BASE_IDX",
  "regCP_APPEND_LAST_CS_FENCE",
  "regCP_APPEND_LAST_CS_FENCE_BASE_IDX",
  "regCP_APPEND_LAST_CS_FENCE_HI",
  "regCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX",
  "regCP_APPEND_LAST_CS_FENCE_LO",
  "regCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX",
  "regCP_APPEND_LAST_PS_FENCE",
  "regCP_APPEND_LAST_PS_FENCE_BASE_IDX",
  "regCP_APPEND_LAST_PS_FENCE_HI",
  "regCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX",
  "regCP_APPEND_LAST_PS_FENCE_LO",
  "regCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX",
  "regCP_AQL_SMM_STATUS",
  "regCP_AQL_SMM_STATUS_BASE_IDX",
  "regCP_ATOMIC_PREOP_HI",
  "regCP_ATOMIC_PREOP_HI_BASE_IDX",
  "regCP_ATOMIC_PREOP_LO",
  "regCP_ATOMIC_PREOP_LO_BASE_IDX",
  "regCP_BUSY_STAT",
  "regCP_BUSY_STAT_BASE_IDX",
  "regCP_CMD_DATA",
  "regCP_CMD_DATA_BASE_IDX",
  "regCP_CMD_INDEX",
  "regCP_CMD_INDEX_BASE_IDX",
  "regCP_CNTX_STAT",
  "regCP_CNTX_STAT_BASE_IDX",
  "regCP_CONTEXT_CNTL",
  "regCP_CONTEXT_CNTL_BASE_IDX",
  "regCP_CPC_BUSY_HYSTERESIS",
  "regCP_CPC_BUSY_HYSTERESIS_BASE_IDX",
  "regCP_CPC_BUSY_STAT",
  "regCP_CPC_BUSY_STAT2",
  "regCP_CPC_BUSY_STAT2_BASE_IDX",
  "regCP_CPC_BUSY_STAT_BASE_IDX",
  "regCP_CPC_DEBUG",
  "regCP_CPC_DEBUG_BASE_IDX",
  "regCP_CPC_DEBUG_CNTL",
  "regCP_CPC_DEBUG_CNTL_BASE_IDX",
  "regCP_CPC_DEBUG_DATA",
  "regCP_CPC_DEBUG_DATA_BASE_IDX",
  "regCP_CPC_GFX_CNTL",
  "regCP_CPC_GFX_CNTL_BASE_IDX",
  "regCP_CPC_GRBM_FREE_COUNT",
  "regCP_CPC_GRBM_FREE_COUNT_BASE_IDX",
  "regCP_CPC_HALT_HYST_COUNT",
  "regCP_CPC_HALT_HYST_COUNT_BASE_IDX",
  "regCP_CPC_IC_BASE_CNTL",
  "regCP_CPC_IC_BASE_CNTL_BASE_IDX",
  "regCP_CPC_IC_BASE_HI",
  "regCP_CPC_IC_BASE_HI_BASE_IDX",
  "regCP_CPC_IC_BASE_LO",
  "regCP_CPC_IC_BASE_LO_BASE_IDX",
  "regCP_CPC_IC_OP_CNTL",
  "regCP_CPC_IC_OP_CNTL_BASE_IDX",
  "regCP_CPC_MGCG_SYNC_CNTL",
  "regCP_CPC_MGCG_SYNC_CNTL_BASE_IDX",
  "regCP_CPC_PRIV_VIOLATION_ADDR",
  "regCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX",
  "regCP_CPC_SCRATCH_DATA",
  "regCP_CPC_SCRATCH_DATA_BASE_IDX",
  "regCP_CPC_SCRATCH_INDEX",
  "regCP_CPC_SCRATCH_INDEX_BASE_IDX",
  "regCP_CPC_STALLED_STAT1",
  "regCP_CPC_STALLED_STAT1_BASE_IDX",
  "regCP_CPC_STATUS",
  "regCP_CPC_STATUS_BASE_IDX",
  "regCP_CPF_BUSY_HYSTERESIS1",
  "regCP_CPF_BUSY_HYSTERESIS1_BASE_IDX",
  "regCP_CPF_BUSY_HYSTERESIS2",
  "regCP_CPF_BUSY_HYSTERESIS2_BASE_IDX",
  "regCP_CPF_BUSY_STAT",
  "regCP_CPF_BUSY_STAT2",
  "regCP_CPF_BUSY_STAT2_BASE_IDX",
  "regCP_CPF_BUSY_STAT_BASE_IDX",
  "regCP_CPF_GRBM_FREE_COUNT",
  "regCP_CPF_GRBM_FREE_COUNT_BASE_IDX",
  "regCP_CPF_STALLED_STAT1",
  "regCP_CPF_STALLED_STAT1_BASE_IDX",
  "regCP_CPF_STATUS",
  "regCP_CPF_STATUS_BASE_IDX",
  "regCP_CPG_BUSY_HYSTERESIS1",
  "regCP_CPG_BUSY_HYSTERESIS1_BASE_IDX",
  "regCP_CPG_BUSY_HYSTERESIS2",
  "regCP_CPG_BUSY_HYSTERESIS2_BASE_IDX",
  "regCP_CSF_STAT",
  "regCP_CSF_STAT_BASE_IDX",
  "regCP_CU_MASK_ADDR_HI",
  "regCP_CU_MASK_ADDR_HI_BASE_IDX",
  "regCP_CU_MASK_ADDR_LO",
  "regCP_CU_MASK_ADDR_LO_BASE_IDX",
  "regCP_CU_MASK_CNTL",
  "regCP_CU_MASK_CNTL_BASE_IDX",
  "regCP_DB_BASE_HI",
  "regCP_DB_BASE_HI_BASE_IDX",
  "regCP_DB_BASE_LO",
  "regCP_DB_BASE_LO_BASE_IDX",
  "regCP_DB_BUFSZ",
  "regCP_DB_BUFSZ_BASE_IDX",
  "regCP_DB_CMD_BUFSZ",
  "regCP_DB_CMD_BUFSZ_BASE_IDX",
  "regCP_DDID_BASE_ADDR_HI",
  "regCP_DDID_BASE_ADDR_HI_BASE_IDX",
  "regCP_DDID_BASE_ADDR_LO",
  "regCP_DDID_BASE_ADDR_LO_BASE_IDX",
  "regCP_DDID_CNTL",
  "regCP_DDID_CNTL_BASE_IDX",
  "regCP_DEBUG",
  "regCP_DEBUG_2",
  "regCP_DEBUG_2_BASE_IDX",
  "regCP_DEBUG_BASE_IDX",
  "regCP_DEBUG_CNTL",
  "regCP_DEBUG_CNTL_BASE_IDX",
  "regCP_DEBUG_DATA",
  "regCP_DEBUG_DATA_BASE_IDX",
  "regCP_DEVICE_ID",
  "regCP_DEVICE_ID_BASE_IDX",
  "regCP_DISPATCH_INDR_ADDR",
  "regCP_DISPATCH_INDR_ADDR_BASE_IDX",
  "regCP_DISPATCH_INDR_ADDR_HI",
  "regCP_DISPATCH_INDR_ADDR_HI_BASE_IDX",
  "regCP_DMA_CNTL",
  "regCP_DMA_CNTL_BASE_IDX",
  "regCP_DMA_ME_CMD_ADDR_HI",
  "regCP_DMA_ME_CMD_ADDR_HI_BASE_IDX",
  "regCP_DMA_ME_CMD_ADDR_LO",
  "regCP_DMA_ME_CMD_ADDR_LO_BASE_IDX",
  "regCP_DMA_ME_COMMAND",
  "regCP_DMA_ME_COMMAND_BASE_IDX",
  "regCP_DMA_ME_CONTROL",
  "regCP_DMA_ME_CONTROL_BASE_IDX",
  "regCP_DMA_ME_DST_ADDR",
  "regCP_DMA_ME_DST_ADDR_BASE_IDX",
  "regCP_DMA_ME_DST_ADDR_HI",
  "regCP_DMA_ME_DST_ADDR_HI_BASE_IDX",
  "regCP_DMA_ME_SRC_ADDR",
  "regCP_DMA_ME_SRC_ADDR_BASE_IDX",
  "regCP_DMA_ME_SRC_ADDR_HI",
  "regCP_DMA_ME_SRC_ADDR_HI_BASE_IDX",
  "regCP_DMA_PFP_CMD_ADDR_HI",
  "regCP_DMA_PFP_CMD_ADDR_HI_BASE_IDX",
  "regCP_DMA_PFP_CMD_ADDR_LO",
  "regCP_DMA_PFP_CMD_ADDR_LO_BASE_IDX",
  "regCP_DMA_PFP_COMMAND",
  "regCP_DMA_PFP_COMMAND_BASE_IDX",
  "regCP_DMA_PFP_CONTROL",
  "regCP_DMA_PFP_CONTROL_BASE_IDX",
  "regCP_DMA_PFP_DST_ADDR",
  "regCP_DMA_PFP_DST_ADDR_BASE_IDX",
  "regCP_DMA_PFP_DST_ADDR_HI",
  "regCP_DMA_PFP_DST_ADDR_HI_BASE_IDX",
  "regCP_DMA_PFP_SRC_ADDR",
  "regCP_DMA_PFP_SRC_ADDR_BASE_IDX",
  "regCP_DMA_PFP_SRC_ADDR_HI",
  "regCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX",
  "regCP_DMA_READ_TAGS",
  "regCP_DMA_READ_TAGS_BASE_IDX",
  "regCP_DMA_WATCH0_ADDR_HI",
  "regCP_DMA_WATCH0_ADDR_HI_BASE_IDX",
  "regCP_DMA_WATCH0_ADDR_LO",
  "regCP_DMA_WATCH0_ADDR_LO_BASE_IDX",
  "regCP_DMA_WATCH0_CNTL",
  "regCP_DMA_WATCH0_CNTL_BASE_IDX",
  "regCP_DMA_WATCH0_MASK",
  "regCP_DMA_WATCH0_MASK_BASE_IDX",
  "regCP_DMA_WATCH1_ADDR_HI",
  "regCP_DMA_WATCH1_ADDR_HI_BASE_IDX",
  "regCP_DMA_WATCH1_ADDR_LO",
  "regCP_DMA_WATCH1_ADDR_LO_BASE_IDX",
  "regCP_DMA_WATCH1_CNTL",
  "regCP_DMA_WATCH1_CNTL_BASE_IDX",
  "regCP_DMA_WATCH1_MASK",
  "regCP_DMA_WATCH1_MASK_BASE_IDX",
  "regCP_DMA_WATCH2_ADDR_HI",
  "regCP_DMA_WATCH2_ADDR_HI_BASE_IDX",
  "regCP_DMA_WATCH2_ADDR_LO",
  "regCP_DMA_WATCH2_ADDR_LO_BASE_IDX",
  "regCP_DMA_WATCH2_CNTL",
  "regCP_DMA_WATCH2_CNTL_BASE_IDX",
  "regCP_DMA_WATCH2_MASK",
  "regCP_DMA_WATCH2_MASK_BASE_IDX",
  "regCP_DMA_WATCH3_ADDR_HI",
  "regCP_DMA_WATCH3_ADDR_HI_BASE_IDX",
  "regCP_DMA_WATCH3_ADDR_LO",
  "regCP_DMA_WATCH3_ADDR_LO_BASE_IDX",
  "regCP_DMA_WATCH3_CNTL",
  "regCP_DMA_WATCH3_CNTL_BASE_IDX",
  "regCP_DMA_WATCH3_MASK",
  "regCP_DMA_WATCH3_MASK_BASE_IDX",
  "regCP_DMA_WATCH_STAT",
  "regCP_DMA_WATCH_STAT_ADDR_HI",
  "regCP_DMA_WATCH_STAT_ADDR_HI_BASE_IDX",
  "regCP_DMA_WATCH_STAT_ADDR_LO",
  "regCP_DMA_WATCH_STAT_ADDR_LO_BASE_IDX",
  "regCP_DMA_WATCH_STAT_BASE_IDX",
  "regCP_DRAW_INDX_INDR_ADDR",
  "regCP_DRAW_INDX_INDR_ADDR_BASE_IDX",
  "regCP_DRAW_INDX_INDR_ADDR_HI",
  "regCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX",
  "regCP_DRAW_OBJECT",
  "regCP_DRAW_OBJECT_BASE_IDX",
  "regCP_DRAW_OBJECT_COUNTER",
  "regCP_DRAW_OBJECT_COUNTER_BASE_IDX",
  "regCP_DRAW_WINDOW_CNTL",
  "regCP_DRAW_WINDOW_CNTL_BASE_IDX",
  "regCP_DRAW_WINDOW_HI",
  "regCP_DRAW_WINDOW_HI_BASE_IDX",
  "regCP_DRAW_WINDOW_LO",
  "regCP_DRAW_WINDOW_LO_BASE_IDX",
  "regCP_DRAW_WINDOW_MASK_HI",
  "regCP_DRAW_WINDOW_MASK_HI_BASE_IDX",
  "regCP_ECC_FIRSTOCCURRENCE",
  "regCP_ECC_FIRSTOCCURRENCE_BASE_IDX",
  "regCP_ECC_FIRSTOCCURRENCE_RING0",
  "regCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX",
  "regCP_ECC_FIRSTOCCURRENCE_RING1",
  "regCP_ECC_FIRSTOCCURRENCE_RING1_BASE_IDX",
  "regCP_EOPQ_WAIT_TIME",
  "regCP_EOPQ_WAIT_TIME_BASE_IDX",
  "regCP_EOP_DONE_ADDR_HI",
  "regCP_EOP_DONE_ADDR_HI_BASE_IDX",
  "regCP_EOP_DONE_ADDR_LO",
  "regCP_EOP_DONE_ADDR_LO_BASE_IDX",
  "regCP_EOP_DONE_CNTX_ID",
  "regCP_EOP_DONE_CNTX_ID_BASE_IDX",
  "regCP_EOP_DONE_DATA_CNTL",
  "regCP_EOP_DONE_DATA_CNTL_BASE_IDX",
  "regCP_EOP_DONE_DATA_HI",
  "regCP_EOP_DONE_DATA_HI_BASE_IDX",
  "regCP_EOP_DONE_DATA_LO",
  "regCP_EOP_DONE_DATA_LO_BASE_IDX",
  "regCP_EOP_DONE_EVENT_CNTL",
  "regCP_EOP_DONE_EVENT_CNTL_BASE_IDX",
  "regCP_EOP_LAST_FENCE_HI",
  "regCP_EOP_LAST_FENCE_HI_BASE_IDX",
  "regCP_EOP_LAST_FENCE_LO",
  "regCP_EOP_LAST_FENCE_LO_BASE_IDX",
  "regCP_FATAL_ERROR",
  "regCP_FATAL_ERROR_BASE_IDX",
  "regCP_FETCHER_SOURCE",
  "regCP_FETCHER_SOURCE_BASE_IDX",
  "regCP_GDS_ATOMIC0_PREOP_HI",
  "regCP_GDS_ATOMIC0_PREOP_HI_BASE_IDX",
  "regCP_GDS_ATOMIC0_PREOP_LO",
  "regCP_GDS_ATOMIC0_PREOP_LO_BASE_IDX",
  "regCP_GDS_ATOMIC1_PREOP_HI",
  "regCP_GDS_ATOMIC1_PREOP_HI_BASE_IDX",
  "regCP_GDS_ATOMIC1_PREOP_LO",
  "regCP_GDS_ATOMIC1_PREOP_LO_BASE_IDX",
  "regCP_GDS_BKUP_ADDR",
  "regCP_GDS_BKUP_ADDR_BASE_IDX",
  "regCP_GDS_BKUP_ADDR_HI",
  "regCP_GDS_BKUP_ADDR_HI_BASE_IDX",
  "regCP_GE_MSINVOC_COUNT_HI",
  "regCP_GE_MSINVOC_COUNT_HI_BASE_IDX",
  "regCP_GE_MSINVOC_COUNT_LO",
  "regCP_GE_MSINVOC_COUNT_LO_BASE_IDX",
  "regCP_GFX_CNTL",
  "regCP_GFX_CNTL_BASE_IDX",
  "regCP_GFX_DDID_DELTA_RPT_COUNT",
  "regCP_GFX_DDID_DELTA_RPT_COUNT_BASE_IDX",
  "regCP_GFX_DDID_INFLIGHT_COUNT",
  "regCP_GFX_DDID_INFLIGHT_COUNT_BASE_IDX",
  "regCP_GFX_DDID_RPTR",
  "regCP_GFX_DDID_RPTR_BASE_IDX",
  "regCP_GFX_DDID_WPTR",
  "regCP_GFX_DDID_WPTR_BASE_IDX",
  "regCP_GFX_ERROR",
  "regCP_GFX_ERROR_BASE_IDX",
  "regCP_GFX_HPD_CONTROL0",
  "regCP_GFX_HPD_CONTROL0_BASE_IDX",
  "regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI",
  "regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI_BASE_IDX",
  "regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO",
  "regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO_BASE_IDX",
  "regCP_GFX_HPD_OSPRE_FENCE_DATA_HI",
  "regCP_GFX_HPD_OSPRE_FENCE_DATA_HI_BASE_IDX",
  "regCP_GFX_HPD_OSPRE_FENCE_DATA_LO",
  "regCP_GFX_HPD_OSPRE_FENCE_DATA_LO_BASE_IDX",
  "regCP_GFX_HPD_STATUS0",
  "regCP_GFX_HPD_STATUS0_BASE_IDX",
  "regCP_GFX_HQD_ACTIVE",
  "regCP_GFX_HQD_ACTIVE_BASE_IDX",
  "regCP_GFX_HQD_BASE",
  "regCP_GFX_HQD_BASE_BASE_IDX",
  "regCP_GFX_HQD_BASE_HI",
  "regCP_GFX_HQD_BASE_HI_BASE_IDX",
  "regCP_GFX_HQD_CNTL",
  "regCP_GFX_HQD_CNTL_BASE_IDX",
  "regCP_GFX_HQD_CSMD_RPTR",
  "regCP_GFX_HQD_CSMD_RPTR_BASE_IDX",
  "regCP_GFX_HQD_DEQUEUE_REQUEST",
  "regCP_GFX_HQD_DEQUEUE_REQUEST_BASE_IDX",
  "regCP_GFX_HQD_HQ_CONTROL0",
  "regCP_GFX_HQD_HQ_CONTROL0_BASE_IDX",
  "regCP_GFX_HQD_HQ_STATUS0",
  "regCP_GFX_HQD_HQ_STATUS0_BASE_IDX",
  "regCP_GFX_HQD_IQ_TIMER",
  "regCP_GFX_HQD_IQ_TIMER_BASE_IDX",
  "regCP_GFX_HQD_MAPPED",
  "regCP_GFX_HQD_MAPPED_BASE_IDX",
  "regCP_GFX_HQD_OFFSET",
  "regCP_GFX_HQD_OFFSET_BASE_IDX",
  "regCP_GFX_HQD_QUANTUM",
  "regCP_GFX_HQD_QUANTUM_BASE_IDX",
  "regCP_GFX_HQD_QUEUE_PRIORITY",
  "regCP_GFX_HQD_QUEUE_PRIORITY_BASE_IDX",
  "regCP_GFX_HQD_QUE_MGR_CONTROL",
  "regCP_GFX_HQD_QUE_MGR_CONTROL_BASE_IDX",
  "regCP_GFX_HQD_RPTR",
  "regCP_GFX_HQD_RPTR_ADDR",
  "regCP_GFX_HQD_RPTR_ADDR_BASE_IDX",
  "regCP_GFX_HQD_RPTR_ADDR_HI",
  "regCP_GFX_HQD_RPTR_ADDR_HI_BASE_IDX",
  "regCP_GFX_HQD_RPTR_BASE_IDX",
  "regCP_GFX_HQD_VMID",
  "regCP_GFX_HQD_VMID_BASE_IDX",
  "regCP_GFX_HQD_WPTR",
  "regCP_GFX_HQD_WPTR_BASE_IDX",
  "regCP_GFX_HQD_WPTR_HI",
  "regCP_GFX_HQD_WPTR_HI_BASE_IDX",
  "regCP_GFX_INDEX_MUTEX",
  "regCP_GFX_INDEX_MUTEX_BASE_IDX",
  "regCP_GFX_MQD_BASE_ADDR",
  "regCP_GFX_MQD_BASE_ADDR_BASE_IDX",
  "regCP_GFX_MQD_BASE_ADDR_HI",
  "regCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX",
  "regCP_GFX_MQD_CONTROL",
  "regCP_GFX_MQD_CONTROL_BASE_IDX",
  "regCP_GFX_QUEUE_INDEX",
  "regCP_GFX_QUEUE_INDEX_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE0_BASE0",
  "regCP_GFX_RS64_DC_APERTURE0_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE0_BASE1",
  "regCP_GFX_RS64_DC_APERTURE0_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE0_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE0_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE0_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE0_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE0_MASK0",
  "regCP_GFX_RS64_DC_APERTURE0_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE0_MASK1",
  "regCP_GFX_RS64_DC_APERTURE0_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE10_BASE0",
  "regCP_GFX_RS64_DC_APERTURE10_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE10_BASE1",
  "regCP_GFX_RS64_DC_APERTURE10_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE10_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE10_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE10_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE10_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE10_MASK0",
  "regCP_GFX_RS64_DC_APERTURE10_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE10_MASK1",
  "regCP_GFX_RS64_DC_APERTURE10_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE11_BASE0",
  "regCP_GFX_RS64_DC_APERTURE11_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE11_BASE1",
  "regCP_GFX_RS64_DC_APERTURE11_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE11_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE11_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE11_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE11_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE11_MASK0",
  "regCP_GFX_RS64_DC_APERTURE11_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE11_MASK1",
  "regCP_GFX_RS64_DC_APERTURE11_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE12_BASE0",
  "regCP_GFX_RS64_DC_APERTURE12_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE12_BASE1",
  "regCP_GFX_RS64_DC_APERTURE12_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE12_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE12_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE12_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE12_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE12_MASK0",
  "regCP_GFX_RS64_DC_APERTURE12_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE12_MASK1",
  "regCP_GFX_RS64_DC_APERTURE12_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE13_BASE0",
  "regCP_GFX_RS64_DC_APERTURE13_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE13_BASE1",
  "regCP_GFX_RS64_DC_APERTURE13_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE13_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE13_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE13_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE13_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE13_MASK0",
  "regCP_GFX_RS64_DC_APERTURE13_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE13_MASK1",
  "regCP_GFX_RS64_DC_APERTURE13_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE14_BASE0",
  "regCP_GFX_RS64_DC_APERTURE14_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE14_BASE1",
  "regCP_GFX_RS64_DC_APERTURE14_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE14_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE14_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE14_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE14_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE14_MASK0",
  "regCP_GFX_RS64_DC_APERTURE14_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE14_MASK1",
  "regCP_GFX_RS64_DC_APERTURE14_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE15_BASE0",
  "regCP_GFX_RS64_DC_APERTURE15_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE15_BASE1",
  "regCP_GFX_RS64_DC_APERTURE15_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE15_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE15_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE15_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE15_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE15_MASK0",
  "regCP_GFX_RS64_DC_APERTURE15_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE15_MASK1",
  "regCP_GFX_RS64_DC_APERTURE15_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE1_BASE0",
  "regCP_GFX_RS64_DC_APERTURE1_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE1_BASE1",
  "regCP_GFX_RS64_DC_APERTURE1_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE1_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE1_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE1_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE1_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE1_MASK0",
  "regCP_GFX_RS64_DC_APERTURE1_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE1_MASK1",
  "regCP_GFX_RS64_DC_APERTURE1_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE2_BASE0",
  "regCP_GFX_RS64_DC_APERTURE2_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE2_BASE1",
  "regCP_GFX_RS64_DC_APERTURE2_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE2_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE2_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE2_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE2_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE2_MASK0",
  "regCP_GFX_RS64_DC_APERTURE2_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE2_MASK1",
  "regCP_GFX_RS64_DC_APERTURE2_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE3_BASE0",
  "regCP_GFX_RS64_DC_APERTURE3_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE3_BASE1",
  "regCP_GFX_RS64_DC_APERTURE3_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE3_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE3_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE3_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE3_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE3_MASK0",
  "regCP_GFX_RS64_DC_APERTURE3_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE3_MASK1",
  "regCP_GFX_RS64_DC_APERTURE3_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE4_BASE0",
  "regCP_GFX_RS64_DC_APERTURE4_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE4_BASE1",
  "regCP_GFX_RS64_DC_APERTURE4_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE4_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE4_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE4_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE4_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE4_MASK0",
  "regCP_GFX_RS64_DC_APERTURE4_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE4_MASK1",
  "regCP_GFX_RS64_DC_APERTURE4_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE5_BASE0",
  "regCP_GFX_RS64_DC_APERTURE5_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE5_BASE1",
  "regCP_GFX_RS64_DC_APERTURE5_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE5_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE5_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE5_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE5_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE5_MASK0",
  "regCP_GFX_RS64_DC_APERTURE5_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE5_MASK1",
  "regCP_GFX_RS64_DC_APERTURE5_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE6_BASE0",
  "regCP_GFX_RS64_DC_APERTURE6_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE6_BASE1",
  "regCP_GFX_RS64_DC_APERTURE6_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE6_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE6_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE6_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE6_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE6_MASK0",
  "regCP_GFX_RS64_DC_APERTURE6_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE6_MASK1",
  "regCP_GFX_RS64_DC_APERTURE6_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE7_BASE0",
  "regCP_GFX_RS64_DC_APERTURE7_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE7_BASE1",
  "regCP_GFX_RS64_DC_APERTURE7_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE7_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE7_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE7_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE7_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE7_MASK0",
  "regCP_GFX_RS64_DC_APERTURE7_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE7_MASK1",
  "regCP_GFX_RS64_DC_APERTURE7_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE8_BASE0",
  "regCP_GFX_RS64_DC_APERTURE8_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE8_BASE1",
  "regCP_GFX_RS64_DC_APERTURE8_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE8_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE8_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE8_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE8_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE8_MASK0",
  "regCP_GFX_RS64_DC_APERTURE8_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE8_MASK1",
  "regCP_GFX_RS64_DC_APERTURE8_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE9_BASE0",
  "regCP_GFX_RS64_DC_APERTURE9_BASE0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE9_BASE1",
  "regCP_GFX_RS64_DC_APERTURE9_BASE1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE9_CNTL0",
  "regCP_GFX_RS64_DC_APERTURE9_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE9_CNTL1",
  "regCP_GFX_RS64_DC_APERTURE9_CNTL1_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE9_MASK0",
  "regCP_GFX_RS64_DC_APERTURE9_MASK0_BASE_IDX",
  "regCP_GFX_RS64_DC_APERTURE9_MASK1",
  "regCP_GFX_RS64_DC_APERTURE9_MASK1_BASE_IDX",
  "regCP_GFX_RS64_DC_BASE0_HI",
  "regCP_GFX_RS64_DC_BASE0_HI_BASE_IDX",
  "regCP_GFX_RS64_DC_BASE0_LO",
  "regCP_GFX_RS64_DC_BASE0_LO_BASE_IDX",
  "regCP_GFX_RS64_DC_BASE1_HI",
  "regCP_GFX_RS64_DC_BASE1_HI_BASE_IDX",
  "regCP_GFX_RS64_DC_BASE1_LO",
  "regCP_GFX_RS64_DC_BASE1_LO_BASE_IDX",
  "regCP_GFX_RS64_DC_BASE_CNTL",
  "regCP_GFX_RS64_DC_BASE_CNTL_BASE_IDX",
  "regCP_GFX_RS64_DC_OP_CNTL",
  "regCP_GFX_RS64_DC_OP_CNTL_BASE_IDX",
  "regCP_GFX_RS64_DM_INDEX_ADDR",
  "regCP_GFX_RS64_DM_INDEX_ADDR_BASE_IDX",
  "regCP_GFX_RS64_DM_INDEX_DATA",
  "regCP_GFX_RS64_DM_INDEX_DATA_BASE_IDX",
  "regCP_GFX_RS64_GP0_HI0",
  "regCP_GFX_RS64_GP0_HI0_BASE_IDX",
  "regCP_GFX_RS64_GP0_HI1",
  "regCP_GFX_RS64_GP0_HI1_BASE_IDX",
  "regCP_GFX_RS64_GP0_LO0",
  "regCP_GFX_RS64_GP0_LO0_BASE_IDX",
  "regCP_GFX_RS64_GP0_LO1",
  "regCP_GFX_RS64_GP0_LO1_BASE_IDX",
  "regCP_GFX_RS64_GP1_HI0",
  "regCP_GFX_RS64_GP1_HI0_BASE_IDX",
  "regCP_GFX_RS64_GP1_HI1",
  "regCP_GFX_RS64_GP1_HI1_BASE_IDX",
  "regCP_GFX_RS64_GP1_LO0",
  "regCP_GFX_RS64_GP1_LO0_BASE_IDX",
  "regCP_GFX_RS64_GP1_LO1",
  "regCP_GFX_RS64_GP1_LO1_BASE_IDX",
  "regCP_GFX_RS64_GP2_HI0",
  "regCP_GFX_RS64_GP2_HI0_BASE_IDX",
  "regCP_GFX_RS64_GP2_HI1",
  "regCP_GFX_RS64_GP2_HI1_BASE_IDX",
  "regCP_GFX_RS64_GP2_LO0",
  "regCP_GFX_RS64_GP2_LO0_BASE_IDX",
  "regCP_GFX_RS64_GP2_LO1",
  "regCP_GFX_RS64_GP2_LO1_BASE_IDX",
  "regCP_GFX_RS64_GP3_HI0",
  "regCP_GFX_RS64_GP3_HI0_BASE_IDX",
  "regCP_GFX_RS64_GP3_HI1",
  "regCP_GFX_RS64_GP3_HI1_BASE_IDX",
  "regCP_GFX_RS64_GP3_LO0",
  "regCP_GFX_RS64_GP3_LO0_BASE_IDX",
  "regCP_GFX_RS64_GP3_LO1",
  "regCP_GFX_RS64_GP3_LO1_BASE_IDX",
  "regCP_GFX_RS64_GP4_HI0",
  "regCP_GFX_RS64_GP4_HI0_BASE_IDX",
  "regCP_GFX_RS64_GP4_HI1",
  "regCP_GFX_RS64_GP4_HI1_BASE_IDX",
  "regCP_GFX_RS64_GP4_LO0",
  "regCP_GFX_RS64_GP4_LO0_BASE_IDX",
  "regCP_GFX_RS64_GP4_LO1",
  "regCP_GFX_RS64_GP4_LO1_BASE_IDX",
  "regCP_GFX_RS64_GP5_HI0",
  "regCP_GFX_RS64_GP5_HI0_BASE_IDX",
  "regCP_GFX_RS64_GP5_HI1",
  "regCP_GFX_RS64_GP5_HI1_BASE_IDX",
  "regCP_GFX_RS64_GP5_LO0",
  "regCP_GFX_RS64_GP5_LO0_BASE_IDX",
  "regCP_GFX_RS64_GP5_LO1",
  "regCP_GFX_RS64_GP5_LO1_BASE_IDX",
  "regCP_GFX_RS64_GP6_HI",
  "regCP_GFX_RS64_GP6_HI_BASE_IDX",
  "regCP_GFX_RS64_GP6_LO",
  "regCP_GFX_RS64_GP6_LO_BASE_IDX",
  "regCP_GFX_RS64_GP7_HI",
  "regCP_GFX_RS64_GP7_HI_BASE_IDX",
  "regCP_GFX_RS64_GP7_LO",
  "regCP_GFX_RS64_GP7_LO_BASE_IDX",
  "regCP_GFX_RS64_GP8_HI",
  "regCP_GFX_RS64_GP8_HI_BASE_IDX",
  "regCP_GFX_RS64_GP8_LO",
  "regCP_GFX_RS64_GP8_LO_BASE_IDX",
  "regCP_GFX_RS64_GP9_HI",
  "regCP_GFX_RS64_GP9_HI_BASE_IDX",
  "regCP_GFX_RS64_GP9_LO",
  "regCP_GFX_RS64_GP9_LO_BASE_IDX",
  "regCP_GFX_RS64_INSTR_PNTR0",
  "regCP_GFX_RS64_INSTR_PNTR0_BASE_IDX",
  "regCP_GFX_RS64_INSTR_PNTR1",
  "regCP_GFX_RS64_INSTR_PNTR1_BASE_IDX",
  "regCP_GFX_RS64_INTERRUPT0",
  "regCP_GFX_RS64_INTERRUPT0_BASE_IDX",
  "regCP_GFX_RS64_INTERRUPT1",
  "regCP_GFX_RS64_INTERRUPT1_BASE_IDX",
  "regCP_GFX_RS64_INTR_EN0",
  "regCP_GFX_RS64_INTR_EN0_BASE_IDX",
  "regCP_GFX_RS64_INTR_EN1",
  "regCP_GFX_RS64_INTR_EN1_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_APERTURE",
  "regCP_GFX_RS64_LOCAL_APERTURE_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_BASE0_HI",
  "regCP_GFX_RS64_LOCAL_BASE0_HI_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_BASE0_LO",
  "regCP_GFX_RS64_LOCAL_BASE0_LO_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_INSTR_APERTURE",
  "regCP_GFX_RS64_LOCAL_INSTR_APERTURE_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_INSTR_BASE_HI",
  "regCP_GFX_RS64_LOCAL_INSTR_BASE_HI_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_INSTR_BASE_LO",
  "regCP_GFX_RS64_LOCAL_INSTR_BASE_LO_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_INSTR_MASK_HI",
  "regCP_GFX_RS64_LOCAL_INSTR_MASK_HI_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_INSTR_MASK_LO",
  "regCP_GFX_RS64_LOCAL_INSTR_MASK_LO_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_MASK0_HI",
  "regCP_GFX_RS64_LOCAL_MASK0_HI_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_MASK0_LO",
  "regCP_GFX_RS64_LOCAL_MASK0_LO_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE",
  "regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI",
  "regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI_BASE_IDX",
  "regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO",
  "regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO_BASE_IDX",
  "regCP_GFX_RS64_MIBOUND_HI",
  "regCP_GFX_RS64_MIBOUND_HI_BASE_IDX",
  "regCP_GFX_RS64_MIBOUND_LO",
  "regCP_GFX_RS64_MIBOUND_LO_BASE_IDX",
  "regCP_GFX_RS64_MIP_HI0",
  "regCP_GFX_RS64_MIP_HI0_BASE_IDX",
  "regCP_GFX_RS64_MIP_HI1",
  "regCP_GFX_RS64_MIP_HI1_BASE_IDX",
  "regCP_GFX_RS64_MIP_LO0",
  "regCP_GFX_RS64_MIP_LO0_BASE_IDX",
  "regCP_GFX_RS64_MIP_LO1",
  "regCP_GFX_RS64_MIP_LO1_BASE_IDX",
  "regCP_GFX_RS64_MTIMECMP_HI0",
  "regCP_GFX_RS64_MTIMECMP_HI0_BASE_IDX",
  "regCP_GFX_RS64_MTIMECMP_HI1",
  "regCP_GFX_RS64_MTIMECMP_HI1_BASE_IDX",
  "regCP_GFX_RS64_MTIMECMP_LO0",
  "regCP_GFX_RS64_MTIMECMP_LO0_BASE_IDX",
  "regCP_GFX_RS64_MTIMECMP_LO1",
  "regCP_GFX_RS64_MTIMECMP_LO1_BASE_IDX",
  "regCP_GFX_RS64_PENDING_INTERRUPT0",
  "regCP_GFX_RS64_PENDING_INTERRUPT0_BASE_IDX",
  "regCP_GFX_RS64_PENDING_INTERRUPT1",
  "regCP_GFX_RS64_PENDING_INTERRUPT1_BASE_IDX",
  "regCP_GFX_RS64_PERFCOUNT_CNTL0",
  "regCP_GFX_RS64_PERFCOUNT_CNTL0_BASE_IDX",
  "regCP_GFX_RS64_PERFCOUNT_CNTL1",
  "regCP_GFX_RS64_PERFCOUNT_CNTL1_BASE_IDX",
  "regCP_GPU_TIMESTAMP_OFFSET_HI",
  "regCP_GPU_TIMESTAMP_OFFSET_HI_BASE_IDX",
  "regCP_GPU_TIMESTAMP_OFFSET_LO",
  "regCP_GPU_TIMESTAMP_OFFSET_LO_BASE_IDX",
  "regCP_GRBM_FREE_COUNT",
  "regCP_GRBM_FREE_COUNT_BASE_IDX",
  "regCP_HPD_MES_ROQ_OFFSETS",
  "regCP_HPD_MES_ROQ_OFFSETS_BASE_IDX",
  "regCP_HPD_ROQ_OFFSETS",
  "regCP_HPD_ROQ_OFFSETS_BASE_IDX",
  "regCP_HPD_STATUS0",
  "regCP_HPD_STATUS0_BASE_IDX",
  "regCP_HPD_UTCL1_CNTL",
  "regCP_HPD_UTCL1_CNTL_BASE_IDX",
  "regCP_HPD_UTCL1_ERROR",
  "regCP_HPD_UTCL1_ERROR_ADDR",
  "regCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX",
  "regCP_HPD_UTCL1_ERROR_BASE_IDX",
  "regCP_HQD_ACTIVE",
  "regCP_HQD_ACTIVE_BASE_IDX",
  "regCP_HQD_AQL_CONTROL",
  "regCP_HQD_AQL_CONTROL_BASE_IDX",
  "regCP_HQD_ATOMIC0_PREOP_HI",
  "regCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX",
  "regCP_HQD_ATOMIC0_PREOP_LO",
  "regCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX",
  "regCP_HQD_ATOMIC1_PREOP_HI",
  "regCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX",
  "regCP_HQD_ATOMIC1_PREOP_LO",
  "regCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX",
  "regCP_HQD_CNTL_STACK_OFFSET",
  "regCP_HQD_CNTL_STACK_OFFSET_BASE_IDX",
  "regCP_HQD_CNTL_STACK_SIZE",
  "regCP_HQD_CNTL_STACK_SIZE_BASE_IDX",
  "regCP_HQD_CTX_SAVE_BASE_ADDR_HI",
  "regCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX",
  "regCP_HQD_CTX_SAVE_BASE_ADDR_LO",
  "regCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX",
  "regCP_HQD_CTX_SAVE_CONTROL",
  "regCP_HQD_CTX_SAVE_CONTROL_BASE_IDX",
  "regCP_HQD_CTX_SAVE_SIZE",
  "regCP_HQD_CTX_SAVE_SIZE_BASE_IDX",
  "regCP_HQD_DDID_DELTA_RPT_COUNT",
  "regCP_HQD_DDID_DELTA_RPT_COUNT_BASE_IDX",
  "regCP_HQD_DDID_INFLIGHT_COUNT",
  "regCP_HQD_DDID_INFLIGHT_COUNT_BASE_IDX",
  "regCP_HQD_DDID_RPTR",
  "regCP_HQD_DDID_RPTR_BASE_IDX",
  "regCP_HQD_DDID_WPTR",
  "regCP_HQD_DDID_WPTR_BASE_IDX",
  "regCP_HQD_DEQUEUE_REQUEST",
  "regCP_HQD_DEQUEUE_REQUEST_BASE_IDX",
  "regCP_HQD_DEQUEUE_STATUS",
  "regCP_HQD_DEQUEUE_STATUS_BASE_IDX",
  "regCP_HQD_DMA_OFFLOAD",
  "regCP_HQD_DMA_OFFLOAD_BASE_IDX",
  "regCP_HQD_EOP_BASE_ADDR",
  "regCP_HQD_EOP_BASE_ADDR_BASE_IDX",
  "regCP_HQD_EOP_BASE_ADDR_HI",
  "regCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX",
  "regCP_HQD_EOP_CONTROL",
  "regCP_HQD_EOP_CONTROL_BASE_IDX",
  "regCP_HQD_EOP_EVENTS",
  "regCP_HQD_EOP_EVENTS_BASE_IDX",
  "regCP_HQD_EOP_RPTR",
  "regCP_HQD_EOP_RPTR_BASE_IDX",
  "regCP_HQD_EOP_WPTR",
  "regCP_HQD_EOP_WPTR_BASE_IDX",
  "regCP_HQD_EOP_WPTR_MEM",
  "regCP_HQD_EOP_WPTR_MEM_BASE_IDX",
  "regCP_HQD_ERROR",
  "regCP_HQD_ERROR_BASE_IDX",
  "regCP_HQD_GDS_RESOURCE_STATE",
  "regCP_HQD_GDS_RESOURCE_STATE_BASE_IDX",
  "regCP_HQD_GFX_CONTROL",
  "regCP_HQD_GFX_CONTROL_BASE_IDX",
  "regCP_HQD_GFX_STATUS",
  "regCP_HQD_GFX_STATUS_BASE_IDX",
  "regCP_HQD_HQ_CONTROL0",
  "regCP_HQD_HQ_CONTROL0_BASE_IDX",
  "regCP_HQD_HQ_CONTROL1",
  "regCP_HQD_HQ_CONTROL1_BASE_IDX",
  "regCP_HQD_HQ_SCHEDULER0",
  "regCP_HQD_HQ_SCHEDULER0_BASE_IDX",
  "regCP_HQD_HQ_SCHEDULER1",
  "regCP_HQD_HQ_SCHEDULER1_BASE_IDX",
  "regCP_HQD_HQ_STATUS0",
  "regCP_HQD_HQ_STATUS0_BASE_IDX",
  "regCP_HQD_HQ_STATUS1",
  "regCP_HQD_HQ_STATUS1_BASE_IDX",
  "regCP_HQD_IB_BASE_ADDR",
  "regCP_HQD_IB_BASE_ADDR_BASE_IDX",
  "regCP_HQD_IB_BASE_ADDR_HI",
  "regCP_HQD_IB_BASE_ADDR_HI_BASE_IDX",
  "regCP_HQD_IB_CONTROL",
  "regCP_HQD_IB_CONTROL_BASE_IDX",
  "regCP_HQD_IB_RPTR",
  "regCP_HQD_IB_RPTR_BASE_IDX",
  "regCP_HQD_IQ_RPTR",
  "regCP_HQD_IQ_RPTR_BASE_IDX",
  "regCP_HQD_IQ_TIMER",
  "regCP_HQD_IQ_TIMER_BASE_IDX",
  "regCP_HQD_MSG_TYPE",
  "regCP_HQD_MSG_TYPE_BASE_IDX",
  "regCP_HQD_OFFLOAD",
  "regCP_HQD_OFFLOAD_BASE_IDX",
  "regCP_HQD_PERSISTENT_STATE",
  "regCP_HQD_PERSISTENT_STATE_BASE_IDX",
  "regCP_HQD_PIPE_PRIORITY",
  "regCP_HQD_PIPE_PRIORITY_BASE_IDX",
  "regCP_HQD_PQ_BASE",
  "regCP_HQD_PQ_BASE_BASE_IDX",
  "regCP_HQD_PQ_BASE_HI",
  "regCP_HQD_PQ_BASE_HI_BASE_IDX",
  "regCP_HQD_PQ_CONTROL",
  "regCP_HQD_PQ_CONTROL_BASE_IDX",
  "regCP_HQD_PQ_DOORBELL_CONTROL",
  "regCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX",
  "regCP_HQD_PQ_RPTR",
  "regCP_HQD_PQ_RPTR_BASE_IDX",
  "regCP_HQD_PQ_RPTR_REPORT_ADDR",
  "regCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX",
  "regCP_HQD_PQ_RPTR_REPORT_ADDR_HI",
  "regCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX",
  "regCP_HQD_PQ_WPTR_HI",
  "regCP_HQD_PQ_WPTR_HI_BASE_IDX",
  "regCP_HQD_PQ_WPTR_LO",
  "regCP_HQD_PQ_WPTR_LO_BASE_IDX",
  "regCP_HQD_PQ_WPTR_POLL_ADDR",
  "regCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX",
  "regCP_HQD_PQ_WPTR_POLL_ADDR_HI",
  "regCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regCP_HQD_QUANTUM",
  "regCP_HQD_QUANTUM_BASE_IDX",
  "regCP_HQD_QUEUE_PRIORITY",
  "regCP_HQD_QUEUE_PRIORITY_BASE_IDX",
  "regCP_HQD_SEMA_CMD",
  "regCP_HQD_SEMA_CMD_BASE_IDX",
  "regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT",
  "regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT_BASE_IDX",
  "regCP_HQD_SUSPEND_CNTL_STACK_OFFSET",
  "regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX",
  "regCP_HQD_SUSPEND_WG_STATE_OFFSET",
  "regCP_HQD_SUSPEND_WG_STATE_OFFSET_BASE_IDX",
  "regCP_HQD_VMID",
  "regCP_HQD_VMID_BASE_IDX",
  "regCP_HQD_WG_STATE_OFFSET",
  "regCP_HQD_WG_STATE_OFFSET_BASE_IDX",
  "regCP_HYP_MEC1_UCODE_ADDR",
  "regCP_HYP_MEC1_UCODE_ADDR_BASE_IDX",
  "regCP_HYP_MEC1_UCODE_DATA",
  "regCP_HYP_MEC1_UCODE_DATA_BASE_IDX",
  "regCP_HYP_MEC2_UCODE_ADDR",
  "regCP_HYP_MEC2_UCODE_ADDR_BASE_IDX",
  "regCP_HYP_MEC2_UCODE_DATA",
  "regCP_HYP_MEC2_UCODE_DATA_BASE_IDX",
  "regCP_HYP_ME_UCODE_ADDR",
  "regCP_HYP_ME_UCODE_ADDR_BASE_IDX",
  "regCP_HYP_ME_UCODE_DATA",
  "regCP_HYP_ME_UCODE_DATA_BASE_IDX",
  "regCP_HYP_PFP_UCODE_ADDR",
  "regCP_HYP_PFP_UCODE_ADDR_BASE_IDX",
  "regCP_HYP_PFP_UCODE_DATA",
  "regCP_HYP_PFP_UCODE_DATA_BASE_IDX",
  "regCP_IB1_BASE_HI",
  "regCP_IB1_BASE_HI_BASE_IDX",
  "regCP_IB1_BASE_LO",
  "regCP_IB1_BASE_LO_BASE_IDX",
  "regCP_IB1_BUFSZ",
  "regCP_IB1_BUFSZ_BASE_IDX",
  "regCP_IB1_CMD_BUFSZ",
  "regCP_IB1_CMD_BUFSZ_BASE_IDX",
  "regCP_IB2_BASE_HI",
  "regCP_IB2_BASE_HI_BASE_IDX",
  "regCP_IB2_BASE_LO",
  "regCP_IB2_BASE_LO_BASE_IDX",
  "regCP_IB2_BUFSZ",
  "regCP_IB2_BUFSZ_BASE_IDX",
  "regCP_IB2_CMD_BUFSZ",
  "regCP_IB2_CMD_BUFSZ_BASE_IDX",
  "regCP_IB2_OFFSET",
  "regCP_IB2_OFFSET_BASE_IDX",
  "regCP_IB2_PREAMBLE_BEGIN",
  "regCP_IB2_PREAMBLE_BEGIN_BASE_IDX",
  "regCP_IB2_PREAMBLE_END",
  "regCP_IB2_PREAMBLE_END_BASE_IDX",
  "regCP_INDEX_BASE_ADDR",
  "regCP_INDEX_BASE_ADDR_BASE_IDX",
  "regCP_INDEX_BASE_ADDR_HI",
  "regCP_INDEX_BASE_ADDR_HI_BASE_IDX",
  "regCP_INDEX_TYPE",
  "regCP_INDEX_TYPE_BASE_IDX",
  "regCP_INT_CNTL",
  "regCP_INT_CNTL_BASE_IDX",
  "regCP_INT_CNTL_RING0",
  "regCP_INT_CNTL_RING0_BASE_IDX",
  "regCP_INT_CNTL_RING1",
  "regCP_INT_CNTL_RING1_BASE_IDX",
  "regCP_INT_STATUS",
  "regCP_INT_STATUS_BASE_IDX",
  "regCP_INT_STATUS_RING0",
  "regCP_INT_STATUS_RING0_BASE_IDX",
  "regCP_INT_STATUS_RING1",
  "regCP_INT_STATUS_RING1_BASE_IDX",
  "regCP_IQ_WAIT_TIME1",
  "regCP_IQ_WAIT_TIME1_BASE_IDX",
  "regCP_IQ_WAIT_TIME2",
  "regCP_IQ_WAIT_TIME2_BASE_IDX",
  "regCP_IQ_WAIT_TIME3",
  "regCP_IQ_WAIT_TIME3_BASE_IDX",
  "regCP_MAX_CONTEXT",
  "regCP_MAX_CONTEXT_BASE_IDX",
  "regCP_MAX_DRAW_COUNT",
  "regCP_MAX_DRAW_COUNT_BASE_IDX",
  "regCP_ME0_PIPE0_PRIORITY",
  "regCP_ME0_PIPE0_PRIORITY_BASE_IDX",
  "regCP_ME0_PIPE0_VMID",
  "regCP_ME0_PIPE0_VMID_BASE_IDX",
  "regCP_ME0_PIPE1_PRIORITY",
  "regCP_ME0_PIPE1_PRIORITY_BASE_IDX",
  "regCP_ME0_PIPE1_VMID",
  "regCP_ME0_PIPE1_VMID_BASE_IDX",
  "regCP_ME0_PIPE_PRIORITY_CNTS",
  "regCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX",
  "regCP_ME1_PIPE0_INT_CNTL",
  "regCP_ME1_PIPE0_INT_CNTL_BASE_IDX",
  "regCP_ME1_PIPE0_INT_STATUS",
  "regCP_ME1_PIPE0_INT_STATUS_BASE_IDX",
  "regCP_ME1_PIPE0_PRIORITY",
  "regCP_ME1_PIPE0_PRIORITY_BASE_IDX",
  "regCP_ME1_PIPE1_INT_CNTL",
  "regCP_ME1_PIPE1_INT_CNTL_BASE_IDX",
  "regCP_ME1_PIPE1_INT_STATUS",
  "regCP_ME1_PIPE1_INT_STATUS_BASE_IDX",
  "regCP_ME1_PIPE1_PRIORITY",
  "regCP_ME1_PIPE1_PRIORITY_BASE_IDX",
  "regCP_ME1_PIPE2_INT_CNTL",
  "regCP_ME1_PIPE2_INT_CNTL_BASE_IDX",
  "regCP_ME1_PIPE2_INT_STATUS",
  "regCP_ME1_PIPE2_INT_STATUS_BASE_IDX",
  "regCP_ME1_PIPE2_PRIORITY",
  "regCP_ME1_PIPE2_PRIORITY_BASE_IDX",
  "regCP_ME1_PIPE3_INT_CNTL",
  "regCP_ME1_PIPE3_INT_CNTL_BASE_IDX",
  "regCP_ME1_PIPE3_INT_STATUS",
  "regCP_ME1_PIPE3_INT_STATUS_BASE_IDX",
  "regCP_ME1_PIPE3_PRIORITY",
  "regCP_ME1_PIPE3_PRIORITY_BASE_IDX",
  "regCP_ME1_PIPE_PRIORITY_CNTS",
  "regCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX",
  "regCP_ME2_PIPE0_INT_CNTL",
  "regCP_ME2_PIPE0_INT_CNTL_BASE_IDX",
  "regCP_ME2_PIPE0_INT_STATUS",
  "regCP_ME2_PIPE0_INT_STATUS_BASE_IDX",
  "regCP_ME2_PIPE0_PRIORITY",
  "regCP_ME2_PIPE0_PRIORITY_BASE_IDX",
  "regCP_ME2_PIPE1_INT_CNTL",
  "regCP_ME2_PIPE1_INT_CNTL_BASE_IDX",
  "regCP_ME2_PIPE1_INT_STATUS",
  "regCP_ME2_PIPE1_INT_STATUS_BASE_IDX",
  "regCP_ME2_PIPE1_PRIORITY",
  "regCP_ME2_PIPE1_PRIORITY_BASE_IDX",
  "regCP_ME2_PIPE2_INT_CNTL",
  "regCP_ME2_PIPE2_INT_CNTL_BASE_IDX",
  "regCP_ME2_PIPE2_INT_STATUS",
  "regCP_ME2_PIPE2_INT_STATUS_BASE_IDX",
  "regCP_ME2_PIPE2_PRIORITY",
  "regCP_ME2_PIPE2_PRIORITY_BASE_IDX",
  "regCP_ME2_PIPE3_INT_CNTL",
  "regCP_ME2_PIPE3_INT_CNTL_BASE_IDX",
  "regCP_ME2_PIPE3_INT_STATUS",
  "regCP_ME2_PIPE3_INT_STATUS_BASE_IDX",
  "regCP_ME2_PIPE3_PRIORITY",
  "regCP_ME2_PIPE3_PRIORITY_BASE_IDX",
  "regCP_ME2_PIPE_PRIORITY_CNTS",
  "regCP_ME2_PIPE_PRIORITY_CNTS_BASE_IDX",
  "regCP_MEC1_F32_INTERRUPT",
  "regCP_MEC1_F32_INTERRUPT_BASE_IDX",
  "regCP_MEC1_F32_INT_DIS",
  "regCP_MEC1_F32_INT_DIS_BASE_IDX",
  "regCP_MEC1_INSTR_PNTR",
  "regCP_MEC1_INSTR_PNTR_BASE_IDX",
  "regCP_MEC1_INTR_ROUTINE_START",
  "regCP_MEC1_INTR_ROUTINE_START_BASE_IDX",
  "regCP_MEC1_PRGRM_CNTR_START",
  "regCP_MEC1_PRGRM_CNTR_START_BASE_IDX",
  "regCP_MEC2_F32_INTERRUPT",
  "regCP_MEC2_F32_INTERRUPT_BASE_IDX",
  "regCP_MEC2_F32_INT_DIS",
  "regCP_MEC2_F32_INT_DIS_BASE_IDX",
  "regCP_MEC2_INSTR_PNTR",
  "regCP_MEC2_INSTR_PNTR_BASE_IDX",
  "regCP_MEC2_INTR_ROUTINE_START",
  "regCP_MEC2_INTR_ROUTINE_START_BASE_IDX",
  "regCP_MEC2_PRGRM_CNTR_START",
  "regCP_MEC2_PRGRM_CNTR_START_BASE_IDX",
  "regCP_MEC_CNTL",
  "regCP_MEC_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE0_BASE",
  "regCP_MEC_DC_APERTURE0_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE0_CNTL",
  "regCP_MEC_DC_APERTURE0_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE0_MASK",
  "regCP_MEC_DC_APERTURE0_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE10_BASE",
  "regCP_MEC_DC_APERTURE10_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE10_CNTL",
  "regCP_MEC_DC_APERTURE10_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE10_MASK",
  "regCP_MEC_DC_APERTURE10_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE11_BASE",
  "regCP_MEC_DC_APERTURE11_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE11_CNTL",
  "regCP_MEC_DC_APERTURE11_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE11_MASK",
  "regCP_MEC_DC_APERTURE11_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE12_BASE",
  "regCP_MEC_DC_APERTURE12_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE12_CNTL",
  "regCP_MEC_DC_APERTURE12_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE12_MASK",
  "regCP_MEC_DC_APERTURE12_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE13_BASE",
  "regCP_MEC_DC_APERTURE13_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE13_CNTL",
  "regCP_MEC_DC_APERTURE13_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE13_MASK",
  "regCP_MEC_DC_APERTURE13_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE14_BASE",
  "regCP_MEC_DC_APERTURE14_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE14_CNTL",
  "regCP_MEC_DC_APERTURE14_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE14_MASK",
  "regCP_MEC_DC_APERTURE14_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE15_BASE",
  "regCP_MEC_DC_APERTURE15_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE15_CNTL",
  "regCP_MEC_DC_APERTURE15_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE15_MASK",
  "regCP_MEC_DC_APERTURE15_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE1_BASE",
  "regCP_MEC_DC_APERTURE1_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE1_CNTL",
  "regCP_MEC_DC_APERTURE1_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE1_MASK",
  "regCP_MEC_DC_APERTURE1_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE2_BASE",
  "regCP_MEC_DC_APERTURE2_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE2_CNTL",
  "regCP_MEC_DC_APERTURE2_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE2_MASK",
  "regCP_MEC_DC_APERTURE2_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE3_BASE",
  "regCP_MEC_DC_APERTURE3_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE3_CNTL",
  "regCP_MEC_DC_APERTURE3_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE3_MASK",
  "regCP_MEC_DC_APERTURE3_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE4_BASE",
  "regCP_MEC_DC_APERTURE4_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE4_CNTL",
  "regCP_MEC_DC_APERTURE4_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE4_MASK",
  "regCP_MEC_DC_APERTURE4_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE5_BASE",
  "regCP_MEC_DC_APERTURE5_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE5_CNTL",
  "regCP_MEC_DC_APERTURE5_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE5_MASK",
  "regCP_MEC_DC_APERTURE5_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE6_BASE",
  "regCP_MEC_DC_APERTURE6_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE6_CNTL",
  "regCP_MEC_DC_APERTURE6_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE6_MASK",
  "regCP_MEC_DC_APERTURE6_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE7_BASE",
  "regCP_MEC_DC_APERTURE7_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE7_CNTL",
  "regCP_MEC_DC_APERTURE7_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE7_MASK",
  "regCP_MEC_DC_APERTURE7_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE8_BASE",
  "regCP_MEC_DC_APERTURE8_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE8_CNTL",
  "regCP_MEC_DC_APERTURE8_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE8_MASK",
  "regCP_MEC_DC_APERTURE8_MASK_BASE_IDX",
  "regCP_MEC_DC_APERTURE9_BASE",
  "regCP_MEC_DC_APERTURE9_BASE_BASE_IDX",
  "regCP_MEC_DC_APERTURE9_CNTL",
  "regCP_MEC_DC_APERTURE9_CNTL_BASE_IDX",
  "regCP_MEC_DC_APERTURE9_MASK",
  "regCP_MEC_DC_APERTURE9_MASK_BASE_IDX",
  "regCP_MEC_DC_BASE_CNTL",
  "regCP_MEC_DC_BASE_CNTL_BASE_IDX",
  "regCP_MEC_DC_BASE_HI",
  "regCP_MEC_DC_BASE_HI_BASE_IDX",
  "regCP_MEC_DC_BASE_LO",
  "regCP_MEC_DC_BASE_LO_BASE_IDX",
  "regCP_MEC_DC_OP_CNTL",
  "regCP_MEC_DC_OP_CNTL_BASE_IDX",
  "regCP_MEC_DM_INDEX_ADDR",
  "regCP_MEC_DM_INDEX_ADDR_BASE_IDX",
  "regCP_MEC_DM_INDEX_DATA",
  "regCP_MEC_DM_INDEX_DATA_BASE_IDX",
  "regCP_MEC_DOORBELL_RANGE_LOWER",
  "regCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX",
  "regCP_MEC_DOORBELL_RANGE_UPPER",
  "regCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX",
  "regCP_MEC_GP0_HI",
  "regCP_MEC_GP0_HI_BASE_IDX",
  "regCP_MEC_GP0_LO",
  "regCP_MEC_GP0_LO_BASE_IDX",
  "regCP_MEC_GP1_HI",
  "regCP_MEC_GP1_HI_BASE_IDX",
  "regCP_MEC_GP1_LO",
  "regCP_MEC_GP1_LO_BASE_IDX",
  "regCP_MEC_GP2_HI",
  "regCP_MEC_GP2_HI_BASE_IDX",
  "regCP_MEC_GP2_LO",
  "regCP_MEC_GP2_LO_BASE_IDX",
  "regCP_MEC_GP3_HI",
  "regCP_MEC_GP3_HI_BASE_IDX",
  "regCP_MEC_GP3_LO",
  "regCP_MEC_GP3_LO_BASE_IDX",
  "regCP_MEC_GP4_HI",
  "regCP_MEC_GP4_HI_BASE_IDX",
  "regCP_MEC_GP4_LO",
  "regCP_MEC_GP4_LO_BASE_IDX",
  "regCP_MEC_GP5_HI",
  "regCP_MEC_GP5_HI_BASE_IDX",
  "regCP_MEC_GP5_LO",
  "regCP_MEC_GP5_LO_BASE_IDX",
  "regCP_MEC_GP6_HI",
  "regCP_MEC_GP6_HI_BASE_IDX",
  "regCP_MEC_GP6_LO",
  "regCP_MEC_GP6_LO_BASE_IDX",
  "regCP_MEC_GP7_HI",
  "regCP_MEC_GP7_HI_BASE_IDX",
  "regCP_MEC_GP7_LO",
  "regCP_MEC_GP7_LO_BASE_IDX",
  "regCP_MEC_GP8_HI",
  "regCP_MEC_GP8_HI_BASE_IDX",
  "regCP_MEC_GP8_LO",
  "regCP_MEC_GP8_LO_BASE_IDX",
  "regCP_MEC_GP9_HI",
  "regCP_MEC_GP9_HI_BASE_IDX",
  "regCP_MEC_GP9_LO",
  "regCP_MEC_GP9_LO_BASE_IDX",
  "regCP_MEC_ISA_CNTL",
  "regCP_MEC_ISA_CNTL_BASE_IDX",
  "regCP_MEC_JT_STAT",
  "regCP_MEC_JT_STAT_BASE_IDX",
  "regCP_MEC_LOCAL_APERTURE",
  "regCP_MEC_LOCAL_APERTURE_BASE_IDX",
  "regCP_MEC_LOCAL_BASE0_HI",
  "regCP_MEC_LOCAL_BASE0_HI_BASE_IDX",
  "regCP_MEC_LOCAL_BASE0_LO",
  "regCP_MEC_LOCAL_BASE0_LO_BASE_IDX",
  "regCP_MEC_LOCAL_INSTR_APERTURE",
  "regCP_MEC_LOCAL_INSTR_APERTURE_BASE_IDX",
  "regCP_MEC_LOCAL_INSTR_BASE_HI",
  "regCP_MEC_LOCAL_INSTR_BASE_HI_BASE_IDX",
  "regCP_MEC_LOCAL_INSTR_BASE_LO",
  "regCP_MEC_LOCAL_INSTR_BASE_LO_BASE_IDX",
  "regCP_MEC_LOCAL_INSTR_MASK_HI",
  "regCP_MEC_LOCAL_INSTR_MASK_HI_BASE_IDX",
  "regCP_MEC_LOCAL_INSTR_MASK_LO",
  "regCP_MEC_LOCAL_INSTR_MASK_LO_BASE_IDX",
  "regCP_MEC_LOCAL_MASK0_HI",
  "regCP_MEC_LOCAL_MASK0_HI_BASE_IDX",
  "regCP_MEC_LOCAL_MASK0_LO",
  "regCP_MEC_LOCAL_MASK0_LO_BASE_IDX",
  "regCP_MEC_LOCAL_SCRATCH_APERTURE",
  "regCP_MEC_LOCAL_SCRATCH_APERTURE_BASE_IDX",
  "regCP_MEC_LOCAL_SCRATCH_BASE_HI",
  "regCP_MEC_LOCAL_SCRATCH_BASE_HI_BASE_IDX",
  "regCP_MEC_LOCAL_SCRATCH_BASE_LO",
  "regCP_MEC_LOCAL_SCRATCH_BASE_LO_BASE_IDX",
  "regCP_MEC_MDBASE_HI",
  "regCP_MEC_MDBASE_HI_BASE_IDX",
  "regCP_MEC_MDBASE_LO",
  "regCP_MEC_MDBASE_LO_BASE_IDX",
  "regCP_MEC_MDBOUND_HI",
  "regCP_MEC_MDBOUND_HI_BASE_IDX",
  "regCP_MEC_MDBOUND_LO",
  "regCP_MEC_MDBOUND_LO_BASE_IDX",
  "regCP_MEC_ME1_HEADER_DUMP",
  "regCP_MEC_ME1_HEADER_DUMP_BASE_IDX",
  "regCP_MEC_ME1_UCODE_ADDR",
  "regCP_MEC_ME1_UCODE_ADDR_BASE_IDX",
  "regCP_MEC_ME1_UCODE_DATA",
  "regCP_MEC_ME1_UCODE_DATA_BASE_IDX",
  "regCP_MEC_ME2_HEADER_DUMP",
  "regCP_MEC_ME2_HEADER_DUMP_BASE_IDX",
  "regCP_MEC_ME2_UCODE_ADDR",
  "regCP_MEC_ME2_UCODE_ADDR_BASE_IDX",
  "regCP_MEC_ME2_UCODE_DATA",
  "regCP_MEC_ME2_UCODE_DATA_BASE_IDX",
  "regCP_MEC_MIBOUND_HI",
  "regCP_MEC_MIBOUND_HI_BASE_IDX",
  "regCP_MEC_MIBOUND_LO",
  "regCP_MEC_MIBOUND_LO_BASE_IDX",
  "regCP_MEC_MIE_HI",
  "regCP_MEC_MIE_HI_BASE_IDX",
  "regCP_MEC_MIE_LO",
  "regCP_MEC_MIE_LO_BASE_IDX",
  "regCP_MEC_MIP_HI",
  "regCP_MEC_MIP_HI_BASE_IDX",
  "regCP_MEC_MIP_LO",
  "regCP_MEC_MIP_LO_BASE_IDX",
  "regCP_MEC_MTIMECMP_HI",
  "regCP_MEC_MTIMECMP_HI_BASE_IDX",
  "regCP_MEC_MTIMECMP_LO",
  "regCP_MEC_MTIMECMP_LO_BASE_IDX",
  "regCP_MEC_MTVEC_HI",
  "regCP_MEC_MTVEC_HI_BASE_IDX",
  "regCP_MEC_MTVEC_LO",
  "regCP_MEC_MTVEC_LO_BASE_IDX",
  "regCP_MEC_RS64_CNTL",
  "regCP_MEC_RS64_CNTL_BASE_IDX",
  "regCP_MEC_RS64_INSTR_PNTR",
  "regCP_MEC_RS64_INSTR_PNTR_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT",
  "regCP_MEC_RS64_INTERRUPT_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_16",
  "regCP_MEC_RS64_INTERRUPT_DATA_16_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_17",
  "regCP_MEC_RS64_INTERRUPT_DATA_17_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_18",
  "regCP_MEC_RS64_INTERRUPT_DATA_18_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_19",
  "regCP_MEC_RS64_INTERRUPT_DATA_19_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_20",
  "regCP_MEC_RS64_INTERRUPT_DATA_20_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_21",
  "regCP_MEC_RS64_INTERRUPT_DATA_21_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_22",
  "regCP_MEC_RS64_INTERRUPT_DATA_22_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_23",
  "regCP_MEC_RS64_INTERRUPT_DATA_23_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_24",
  "regCP_MEC_RS64_INTERRUPT_DATA_24_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_25",
  "regCP_MEC_RS64_INTERRUPT_DATA_25_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_26",
  "regCP_MEC_RS64_INTERRUPT_DATA_26_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_27",
  "regCP_MEC_RS64_INTERRUPT_DATA_27_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_28",
  "regCP_MEC_RS64_INTERRUPT_DATA_28_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_29",
  "regCP_MEC_RS64_INTERRUPT_DATA_29_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_30",
  "regCP_MEC_RS64_INTERRUPT_DATA_30_BASE_IDX",
  "regCP_MEC_RS64_INTERRUPT_DATA_31",
  "regCP_MEC_RS64_INTERRUPT_DATA_31_BASE_IDX",
  "regCP_MEC_RS64_PENDING_INTERRUPT",
  "regCP_MEC_RS64_PENDING_INTERRUPT_BASE_IDX",
  "regCP_MEC_RS64_PERFCOUNT_CNTL",
  "regCP_MEC_RS64_PERFCOUNT_CNTL_BASE_IDX",
  "regCP_MEC_RS64_PRGRM_CNTR_START",
  "regCP_MEC_RS64_PRGRM_CNTR_START_BASE_IDX",
  "regCP_MEC_RS64_PRGRM_CNTR_START_HI",
  "regCP_MEC_RS64_PRGRM_CNTR_START_HI_BASE_IDX",
  "regCP_MEQ_AVAIL",
  "regCP_MEQ_AVAIL_BASE_IDX",
  "regCP_MEQ_STAT",
  "regCP_MEQ_STAT_BASE_IDX",
  "regCP_MEQ_THRESHOLDS",
  "regCP_MEQ_THRESHOLDS_BASE_IDX",
  "regCP_MES_CNTL",
  "regCP_MES_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE0_BASE",
  "regCP_MES_DC_APERTURE0_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE0_CNTL",
  "regCP_MES_DC_APERTURE0_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE0_MASK",
  "regCP_MES_DC_APERTURE0_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE10_BASE",
  "regCP_MES_DC_APERTURE10_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE10_CNTL",
  "regCP_MES_DC_APERTURE10_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE10_MASK",
  "regCP_MES_DC_APERTURE10_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE11_BASE",
  "regCP_MES_DC_APERTURE11_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE11_CNTL",
  "regCP_MES_DC_APERTURE11_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE11_MASK",
  "regCP_MES_DC_APERTURE11_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE12_BASE",
  "regCP_MES_DC_APERTURE12_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE12_CNTL",
  "regCP_MES_DC_APERTURE12_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE12_MASK",
  "regCP_MES_DC_APERTURE12_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE13_BASE",
  "regCP_MES_DC_APERTURE13_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE13_CNTL",
  "regCP_MES_DC_APERTURE13_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE13_MASK",
  "regCP_MES_DC_APERTURE13_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE14_BASE",
  "regCP_MES_DC_APERTURE14_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE14_CNTL",
  "regCP_MES_DC_APERTURE14_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE14_MASK",
  "regCP_MES_DC_APERTURE14_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE15_BASE",
  "regCP_MES_DC_APERTURE15_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE15_CNTL",
  "regCP_MES_DC_APERTURE15_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE15_MASK",
  "regCP_MES_DC_APERTURE15_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE1_BASE",
  "regCP_MES_DC_APERTURE1_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE1_CNTL",
  "regCP_MES_DC_APERTURE1_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE1_MASK",
  "regCP_MES_DC_APERTURE1_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE2_BASE",
  "regCP_MES_DC_APERTURE2_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE2_CNTL",
  "regCP_MES_DC_APERTURE2_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE2_MASK",
  "regCP_MES_DC_APERTURE2_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE3_BASE",
  "regCP_MES_DC_APERTURE3_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE3_CNTL",
  "regCP_MES_DC_APERTURE3_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE3_MASK",
  "regCP_MES_DC_APERTURE3_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE4_BASE",
  "regCP_MES_DC_APERTURE4_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE4_CNTL",
  "regCP_MES_DC_APERTURE4_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE4_MASK",
  "regCP_MES_DC_APERTURE4_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE5_BASE",
  "regCP_MES_DC_APERTURE5_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE5_CNTL",
  "regCP_MES_DC_APERTURE5_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE5_MASK",
  "regCP_MES_DC_APERTURE5_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE6_BASE",
  "regCP_MES_DC_APERTURE6_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE6_CNTL",
  "regCP_MES_DC_APERTURE6_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE6_MASK",
  "regCP_MES_DC_APERTURE6_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE7_BASE",
  "regCP_MES_DC_APERTURE7_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE7_CNTL",
  "regCP_MES_DC_APERTURE7_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE7_MASK",
  "regCP_MES_DC_APERTURE7_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE8_BASE",
  "regCP_MES_DC_APERTURE8_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE8_CNTL",
  "regCP_MES_DC_APERTURE8_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE8_MASK",
  "regCP_MES_DC_APERTURE8_MASK_BASE_IDX",
  "regCP_MES_DC_APERTURE9_BASE",
  "regCP_MES_DC_APERTURE9_BASE_BASE_IDX",
  "regCP_MES_DC_APERTURE9_CNTL",
  "regCP_MES_DC_APERTURE9_CNTL_BASE_IDX",
  "regCP_MES_DC_APERTURE9_MASK",
  "regCP_MES_DC_APERTURE9_MASK_BASE_IDX",
  "regCP_MES_DC_BASE_CNTL",
  "regCP_MES_DC_BASE_CNTL_BASE_IDX",
  "regCP_MES_DC_BASE_HI",
  "regCP_MES_DC_BASE_HI_BASE_IDX",
  "regCP_MES_DC_BASE_LO",
  "regCP_MES_DC_BASE_LO_BASE_IDX",
  "regCP_MES_DC_OP_CNTL",
  "regCP_MES_DC_OP_CNTL_BASE_IDX",
  "regCP_MES_DEBUG_INTERRUPT_INSTR_PNTR",
  "regCP_MES_DEBUG_INTERRUPT_INSTR_PNTR_BASE_IDX",
  "regCP_MES_DM_INDEX_ADDR",
  "regCP_MES_DM_INDEX_ADDR_BASE_IDX",
  "regCP_MES_DM_INDEX_DATA",
  "regCP_MES_DM_INDEX_DATA_BASE_IDX",
  "regCP_MES_DOORBELL_CONTROL1",
  "regCP_MES_DOORBELL_CONTROL1_BASE_IDX",
  "regCP_MES_DOORBELL_CONTROL2",
  "regCP_MES_DOORBELL_CONTROL2_BASE_IDX",
  "regCP_MES_DOORBELL_CONTROL3",
  "regCP_MES_DOORBELL_CONTROL3_BASE_IDX",
  "regCP_MES_DOORBELL_CONTROL4",
  "regCP_MES_DOORBELL_CONTROL4_BASE_IDX",
  "regCP_MES_DOORBELL_CONTROL5",
  "regCP_MES_DOORBELL_CONTROL5_BASE_IDX",
  "regCP_MES_DOORBELL_CONTROL6",
  "regCP_MES_DOORBELL_CONTROL6_BASE_IDX",
  "regCP_MES_GP0_HI",
  "regCP_MES_GP0_HI_BASE_IDX",
  "regCP_MES_GP0_LO",
  "regCP_MES_GP0_LO_BASE_IDX",
  "regCP_MES_GP1_HI",
  "regCP_MES_GP1_HI_BASE_IDX",
  "regCP_MES_GP1_LO",
  "regCP_MES_GP1_LO_BASE_IDX",
  "regCP_MES_GP2_HI",
  "regCP_MES_GP2_HI_BASE_IDX",
  "regCP_MES_GP2_LO",
  "regCP_MES_GP2_LO_BASE_IDX",
  "regCP_MES_GP3_HI",
  "regCP_MES_GP3_HI_BASE_IDX",
  "regCP_MES_GP3_LO",
  "regCP_MES_GP3_LO_BASE_IDX",
  "regCP_MES_GP4_HI",
  "regCP_MES_GP4_HI_BASE_IDX",
  "regCP_MES_GP4_LO",
  "regCP_MES_GP4_LO_BASE_IDX",
  "regCP_MES_GP5_HI",
  "regCP_MES_GP5_HI_BASE_IDX",
  "regCP_MES_GP5_LO",
  "regCP_MES_GP5_LO_BASE_IDX",
  "regCP_MES_GP6_HI",
  "regCP_MES_GP6_HI_BASE_IDX",
  "regCP_MES_GP6_LO",
  "regCP_MES_GP6_LO_BASE_IDX",
  "regCP_MES_GP7_HI",
  "regCP_MES_GP7_HI_BASE_IDX",
  "regCP_MES_GP7_LO",
  "regCP_MES_GP7_LO_BASE_IDX",
  "regCP_MES_GP8_HI",
  "regCP_MES_GP8_HI_BASE_IDX",
  "regCP_MES_GP8_LO",
  "regCP_MES_GP8_LO_BASE_IDX",
  "regCP_MES_GP9_HI",
  "regCP_MES_GP9_HI_BASE_IDX",
  "regCP_MES_GP9_LO",
  "regCP_MES_GP9_LO_BASE_IDX",
  "regCP_MES_HEADER_DUMP",
  "regCP_MES_HEADER_DUMP_BASE_IDX",
  "regCP_MES_IC_BASE_CNTL",
  "regCP_MES_IC_BASE_CNTL_BASE_IDX",
  "regCP_MES_IC_BASE_HI",
  "regCP_MES_IC_BASE_HI_BASE_IDX",
  "regCP_MES_IC_BASE_LO",
  "regCP_MES_IC_BASE_LO_BASE_IDX",
  "regCP_MES_IC_OP_CNTL",
  "regCP_MES_IC_OP_CNTL_BASE_IDX",
  "regCP_MES_INSTR_PNTR",
  "regCP_MES_INSTR_PNTR_BASE_IDX",
  "regCP_MES_INTERRUPT",
  "regCP_MES_INTERRUPT_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_16",
  "regCP_MES_INTERRUPT_DATA_16_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_17",
  "regCP_MES_INTERRUPT_DATA_17_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_18",
  "regCP_MES_INTERRUPT_DATA_18_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_19",
  "regCP_MES_INTERRUPT_DATA_19_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_20",
  "regCP_MES_INTERRUPT_DATA_20_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_21",
  "regCP_MES_INTERRUPT_DATA_21_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_22",
  "regCP_MES_INTERRUPT_DATA_22_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_23",
  "regCP_MES_INTERRUPT_DATA_23_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_24",
  "regCP_MES_INTERRUPT_DATA_24_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_25",
  "regCP_MES_INTERRUPT_DATA_25_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_26",
  "regCP_MES_INTERRUPT_DATA_26_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_27",
  "regCP_MES_INTERRUPT_DATA_27_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_28",
  "regCP_MES_INTERRUPT_DATA_28_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_29",
  "regCP_MES_INTERRUPT_DATA_29_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_30",
  "regCP_MES_INTERRUPT_DATA_30_BASE_IDX",
  "regCP_MES_INTERRUPT_DATA_31",
  "regCP_MES_INTERRUPT_DATA_31_BASE_IDX",
  "regCP_MES_INTR_ROUTINE_START",
  "regCP_MES_INTR_ROUTINE_START_BASE_IDX",
  "regCP_MES_INTR_ROUTINE_START_HI",
  "regCP_MES_INTR_ROUTINE_START_HI_BASE_IDX",
  "regCP_MES_LOCAL_APERTURE",
  "regCP_MES_LOCAL_APERTURE_BASE_IDX",
  "regCP_MES_LOCAL_BASE0_HI",
  "regCP_MES_LOCAL_BASE0_HI_BASE_IDX",
  "regCP_MES_LOCAL_BASE0_LO",
  "regCP_MES_LOCAL_BASE0_LO_BASE_IDX",
  "regCP_MES_LOCAL_INSTR_APERTURE",
  "regCP_MES_LOCAL_INSTR_APERTURE_BASE_IDX",
  "regCP_MES_LOCAL_INSTR_BASE_HI",
  "regCP_MES_LOCAL_INSTR_BASE_HI_BASE_IDX",
  "regCP_MES_LOCAL_INSTR_BASE_LO",
  "regCP_MES_LOCAL_INSTR_BASE_LO_BASE_IDX",
  "regCP_MES_LOCAL_INSTR_MASK_HI",
  "regCP_MES_LOCAL_INSTR_MASK_HI_BASE_IDX",
  "regCP_MES_LOCAL_INSTR_MASK_LO",
  "regCP_MES_LOCAL_INSTR_MASK_LO_BASE_IDX",
  "regCP_MES_LOCAL_MASK0_HI",
  "regCP_MES_LOCAL_MASK0_HI_BASE_IDX",
  "regCP_MES_LOCAL_MASK0_LO",
  "regCP_MES_LOCAL_MASK0_LO_BASE_IDX",
  "regCP_MES_LOCAL_SCRATCH_APERTURE",
  "regCP_MES_LOCAL_SCRATCH_APERTURE_BASE_IDX",
  "regCP_MES_LOCAL_SCRATCH_BASE_HI",
  "regCP_MES_LOCAL_SCRATCH_BASE_HI_BASE_IDX",
  "regCP_MES_LOCAL_SCRATCH_BASE_LO",
  "regCP_MES_LOCAL_SCRATCH_BASE_LO_BASE_IDX",
  "regCP_MES_MARCHID_HI",
  "regCP_MES_MARCHID_HI_BASE_IDX",
  "regCP_MES_MARCHID_LO",
  "regCP_MES_MARCHID_LO_BASE_IDX",
  "regCP_MES_MBADADDR_HI",
  "regCP_MES_MBADADDR_HI_BASE_IDX",
  "regCP_MES_MBADADDR_LO",
  "regCP_MES_MBADADDR_LO_BASE_IDX",
  "regCP_MES_MCAUSE_HI",
  "regCP_MES_MCAUSE_HI_BASE_IDX",
  "regCP_MES_MCAUSE_LO",
  "regCP_MES_MCAUSE_LO_BASE_IDX",
  "regCP_MES_MCYCLE_HI",
  "regCP_MES_MCYCLE_HI_BASE_IDX",
  "regCP_MES_MCYCLE_LO",
  "regCP_MES_MCYCLE_LO_BASE_IDX",
  "regCP_MES_MDBASE_HI",
  "regCP_MES_MDBASE_HI_BASE_IDX",
  "regCP_MES_MDBASE_LO",
  "regCP_MES_MDBASE_LO_BASE_IDX",
  "regCP_MES_MDBOUND_HI",
  "regCP_MES_MDBOUND_HI_BASE_IDX",
  "regCP_MES_MDBOUND_LO",
  "regCP_MES_MDBOUND_LO_BASE_IDX",
  "regCP_MES_MEPC_HI",
  "regCP_MES_MEPC_HI_BASE_IDX",
  "regCP_MES_MEPC_LO",
  "regCP_MES_MEPC_LO_BASE_IDX",
  "regCP_MES_MHARTID_HI",
  "regCP_MES_MHARTID_HI_BASE_IDX",
  "regCP_MES_MHARTID_LO",
  "regCP_MES_MHARTID_LO_BASE_IDX",
  "regCP_MES_MIBASE_HI",
  "regCP_MES_MIBASE_HI_BASE_IDX",
  "regCP_MES_MIBASE_LO",
  "regCP_MES_MIBASE_LO_BASE_IDX",
  "regCP_MES_MIBOUND_HI",
  "regCP_MES_MIBOUND_HI_BASE_IDX",
  "regCP_MES_MIBOUND_LO",
  "regCP_MES_MIBOUND_LO_BASE_IDX",
  "regCP_MES_MIE_HI",
  "regCP_MES_MIE_HI_BASE_IDX",
  "regCP_MES_MIE_LO",
  "regCP_MES_MIE_LO_BASE_IDX",
  "regCP_MES_MIMPID_HI",
  "regCP_MES_MIMPID_HI_BASE_IDX",
  "regCP_MES_MIMPID_LO",
  "regCP_MES_MIMPID_LO_BASE_IDX",
  "regCP_MES_MINSTRET_HI",
  "regCP_MES_MINSTRET_HI_BASE_IDX",
  "regCP_MES_MINSTRET_LO",
  "regCP_MES_MINSTRET_LO_BASE_IDX",
  "regCP_MES_MIP_HI",
  "regCP_MES_MIP_HI_BASE_IDX",
  "regCP_MES_MIP_LO",
  "regCP_MES_MIP_LO_BASE_IDX",
  "regCP_MES_MISA_HI",
  "regCP_MES_MISA_HI_BASE_IDX",
  "regCP_MES_MISA_LO",
  "regCP_MES_MISA_LO_BASE_IDX",
  "regCP_MES_MSCRATCH_HI",
  "regCP_MES_MSCRATCH_HI_BASE_IDX",
  "regCP_MES_MSCRATCH_LO",
  "regCP_MES_MSCRATCH_LO_BASE_IDX",
  "regCP_MES_MSTATUS_HI",
  "regCP_MES_MSTATUS_HI_BASE_IDX",
  "regCP_MES_MSTATUS_LO",
  "regCP_MES_MSTATUS_LO_BASE_IDX",
  "regCP_MES_MTIMECMP_HI",
  "regCP_MES_MTIMECMP_HI_BASE_IDX",
  "regCP_MES_MTIMECMP_LO",
  "regCP_MES_MTIMECMP_LO_BASE_IDX",
  "regCP_MES_MTIME_HI",
  "regCP_MES_MTIME_HI_BASE_IDX",
  "regCP_MES_MTIME_LO",
  "regCP_MES_MTIME_LO_BASE_IDX",
  "regCP_MES_MTVEC_HI",
  "regCP_MES_MTVEC_HI_BASE_IDX",
  "regCP_MES_MTVEC_LO",
  "regCP_MES_MTVEC_LO_BASE_IDX",
  "regCP_MES_MVENDORID_HI",
  "regCP_MES_MVENDORID_HI_BASE_IDX",
  "regCP_MES_MVENDORID_LO",
  "regCP_MES_MVENDORID_LO_BASE_IDX",
  "regCP_MES_PENDING_INTERRUPT",
  "regCP_MES_PENDING_INTERRUPT_BASE_IDX",
  "regCP_MES_PERFCOUNT_CNTL",
  "regCP_MES_PERFCOUNT_CNTL_BASE_IDX",
  "regCP_MES_PIPE0_PRIORITY",
  "regCP_MES_PIPE0_PRIORITY_BASE_IDX",
  "regCP_MES_PIPE1_PRIORITY",
  "regCP_MES_PIPE1_PRIORITY_BASE_IDX",
  "regCP_MES_PIPE2_PRIORITY",
  "regCP_MES_PIPE2_PRIORITY_BASE_IDX",
  "regCP_MES_PIPE3_PRIORITY",
  "regCP_MES_PIPE3_PRIORITY_BASE_IDX",
  "regCP_MES_PIPE_PRIORITY_CNTS",
  "regCP_MES_PIPE_PRIORITY_CNTS_BASE_IDX",
  "regCP_MES_PRGRM_CNTR_START",
  "regCP_MES_PRGRM_CNTR_START_BASE_IDX",
  "regCP_MES_PRGRM_CNTR_START_HI",
  "regCP_MES_PRGRM_CNTR_START_HI_BASE_IDX",
  "regCP_MES_PROCESS_QUANTUM_PIPE0",
  "regCP_MES_PROCESS_QUANTUM_PIPE0_BASE_IDX",
  "regCP_MES_PROCESS_QUANTUM_PIPE1",
  "regCP_MES_PROCESS_QUANTUM_PIPE1_BASE_IDX",
  "regCP_MES_SCRATCH_DATA",
  "regCP_MES_SCRATCH_DATA_BASE_IDX",
  "regCP_MES_SCRATCH_INDEX",
  "regCP_MES_SCRATCH_INDEX_BASE_IDX",
  "regCP_ME_ATOMIC_PREOP_HI",
  "regCP_ME_ATOMIC_PREOP_HI_BASE_IDX",
  "regCP_ME_ATOMIC_PREOP_LO",
  "regCP_ME_ATOMIC_PREOP_LO_BASE_IDX",
  "regCP_ME_CNTL",
  "regCP_ME_CNTL_BASE_IDX",
  "regCP_ME_COHER_BASE",
  "regCP_ME_COHER_BASE_BASE_IDX",
  "regCP_ME_COHER_BASE_HI",
  "regCP_ME_COHER_BASE_HI_BASE_IDX",
  "regCP_ME_COHER_CNTL",
  "regCP_ME_COHER_CNTL_BASE_IDX",
  "regCP_ME_COHER_SIZE",
  "regCP_ME_COHER_SIZE_BASE_IDX",
  "regCP_ME_COHER_SIZE_HI",
  "regCP_ME_COHER_SIZE_HI_BASE_IDX",
  "regCP_ME_COHER_STATUS",
  "regCP_ME_COHER_STATUS_BASE_IDX",
  "regCP_ME_F32_INTERRUPT",
  "regCP_ME_F32_INTERRUPT_BASE_IDX",
  "regCP_ME_GDS_ATOMIC0_PREOP_HI",
  "regCP_ME_GDS_ATOMIC0_PREOP_HI_BASE_IDX",
  "regCP_ME_GDS_ATOMIC0_PREOP_LO",
  "regCP_ME_GDS_ATOMIC0_PREOP_LO_BASE_IDX",
  "regCP_ME_GDS_ATOMIC1_PREOP_HI",
  "regCP_ME_GDS_ATOMIC1_PREOP_HI_BASE_IDX",
  "regCP_ME_GDS_ATOMIC1_PREOP_LO",
  "regCP_ME_GDS_ATOMIC1_PREOP_LO_BASE_IDX",
  "regCP_ME_HEADER_DUMP",
  "regCP_ME_HEADER_DUMP_BASE_IDX",
  "regCP_ME_IC_BASE_CNTL",
  "regCP_ME_IC_BASE_CNTL_BASE_IDX",
  "regCP_ME_IC_BASE_HI",
  "regCP_ME_IC_BASE_HI_BASE_IDX",
  "regCP_ME_IC_BASE_LO",
  "regCP_ME_IC_BASE_LO_BASE_IDX",
  "regCP_ME_IC_OP_CNTL",
  "regCP_ME_IC_OP_CNTL_BASE_IDX",
  "regCP_ME_INSTR_PNTR",
  "regCP_ME_INSTR_PNTR_BASE_IDX",
  "regCP_ME_INTR_ROUTINE_START",
  "regCP_ME_INTR_ROUTINE_START_BASE_IDX",
  "regCP_ME_INTR_ROUTINE_START_HI",
  "regCP_ME_INTR_ROUTINE_START_HI_BASE_IDX",
  "regCP_ME_MC_RADDR_HI",
  "regCP_ME_MC_RADDR_HI_BASE_IDX",
  "regCP_ME_MC_RADDR_LO",
  "regCP_ME_MC_RADDR_LO_BASE_IDX",
  "regCP_ME_MC_WADDR_HI",
  "regCP_ME_MC_WADDR_HI_BASE_IDX",
  "regCP_ME_MC_WADDR_LO",
  "regCP_ME_MC_WADDR_LO_BASE_IDX",
  "regCP_ME_MC_WDATA_HI",
  "regCP_ME_MC_WDATA_HI_BASE_IDX",
  "regCP_ME_MC_WDATA_LO",
  "regCP_ME_MC_WDATA_LO_BASE_IDX",
  "regCP_ME_PREEMPTION",
  "regCP_ME_PREEMPTION_BASE_IDX",
  "regCP_ME_PRGRM_CNTR_START",
  "regCP_ME_PRGRM_CNTR_START_BASE_IDX",
  "regCP_ME_PRGRM_CNTR_START_HI",
  "regCP_ME_PRGRM_CNTR_START_HI_BASE_IDX",
  "regCP_ME_RAM_DATA",
  "regCP_ME_RAM_DATA_BASE_IDX",
  "regCP_ME_RAM_RADDR",
  "regCP_ME_RAM_RADDR_BASE_IDX",
  "regCP_ME_RAM_WADDR",
  "regCP_ME_RAM_WADDR_BASE_IDX",
  "regCP_ME_SDMA_CS",
  "regCP_ME_SDMA_CS_BASE_IDX",
  "regCP_MQD_BASE_ADDR",
  "regCP_MQD_BASE_ADDR_BASE_IDX",
  "regCP_MQD_BASE_ADDR_HI",
  "regCP_MQD_BASE_ADDR_HI_BASE_IDX",
  "regCP_MQD_CONTROL",
  "regCP_MQD_CONTROL_BASE_IDX",
  "regCP_PA_CINVOC_COUNT_HI",
  "regCP_PA_CINVOC_COUNT_HI_BASE_IDX",
  "regCP_PA_CINVOC_COUNT_LO",
  "regCP_PA_CINVOC_COUNT_LO_BASE_IDX",
  "regCP_PA_CPRIM_COUNT_HI",
  "regCP_PA_CPRIM_COUNT_HI_BASE_IDX",
  "regCP_PA_CPRIM_COUNT_LO",
  "regCP_PA_CPRIM_COUNT_LO_BASE_IDX",
  "regCP_PA_MSPRIM_COUNT_HI",
  "regCP_PA_MSPRIM_COUNT_HI_BASE_IDX",
  "regCP_PA_MSPRIM_COUNT_LO",
  "regCP_PA_MSPRIM_COUNT_LO_BASE_IDX",
  "regCP_PERFMON_CNTL",
  "regCP_PERFMON_CNTL_BASE_IDX",
  "regCP_PERFMON_CNTX_CNTL",
  "regCP_PERFMON_CNTX_CNTL_BASE_IDX",
  "regCP_PFP_ATOMIC_PREOP_HI",
  "regCP_PFP_ATOMIC_PREOP_HI_BASE_IDX",
  "regCP_PFP_ATOMIC_PREOP_LO",
  "regCP_PFP_ATOMIC_PREOP_LO_BASE_IDX",
  "regCP_PFP_COMPLETION_STATUS",
  "regCP_PFP_COMPLETION_STATUS_BASE_IDX",
  "regCP_PFP_F32_INTERRUPT",
  "regCP_PFP_F32_INTERRUPT_BASE_IDX",
  "regCP_PFP_GDS_ATOMIC0_PREOP_HI",
  "regCP_PFP_GDS_ATOMIC0_PREOP_HI_BASE_IDX",
  "regCP_PFP_GDS_ATOMIC0_PREOP_LO",
  "regCP_PFP_GDS_ATOMIC0_PREOP_LO_BASE_IDX",
  "regCP_PFP_GDS_ATOMIC1_PREOP_HI",
  "regCP_PFP_GDS_ATOMIC1_PREOP_HI_BASE_IDX",
  "regCP_PFP_GDS_ATOMIC1_PREOP_LO",
  "regCP_PFP_GDS_ATOMIC1_PREOP_LO_BASE_IDX",
  "regCP_PFP_HEADER_DUMP",
  "regCP_PFP_HEADER_DUMP_BASE_IDX",
  "regCP_PFP_IB_CONTROL",
  "regCP_PFP_IB_CONTROL_BASE_IDX",
  "regCP_PFP_IC_BASE_CNTL",
  "regCP_PFP_IC_BASE_CNTL_BASE_IDX",
  "regCP_PFP_IC_BASE_HI",
  "regCP_PFP_IC_BASE_HI_BASE_IDX",
  "regCP_PFP_IC_BASE_LO",
  "regCP_PFP_IC_BASE_LO_BASE_IDX",
  "regCP_PFP_IC_OP_CNTL",
  "regCP_PFP_IC_OP_CNTL_BASE_IDX",
  "regCP_PFP_INSTR_PNTR",
  "regCP_PFP_INSTR_PNTR_BASE_IDX",
  "regCP_PFP_INTR_ROUTINE_START",
  "regCP_PFP_INTR_ROUTINE_START_BASE_IDX",
  "regCP_PFP_INTR_ROUTINE_START_HI",
  "regCP_PFP_INTR_ROUTINE_START_HI_BASE_IDX",
  "regCP_PFP_JT_STAT",
  "regCP_PFP_JT_STAT_BASE_IDX",
  "regCP_PFP_LOAD_CONTROL",
  "regCP_PFP_LOAD_CONTROL_BASE_IDX",
  "regCP_PFP_METADATA_BASE_ADDR",
  "regCP_PFP_METADATA_BASE_ADDR_BASE_IDX",
  "regCP_PFP_METADATA_BASE_ADDR_HI",
  "regCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX",
  "regCP_PFP_PRGRM_CNTR_START",
  "regCP_PFP_PRGRM_CNTR_START_BASE_IDX",
  "regCP_PFP_PRGRM_CNTR_START_HI",
  "regCP_PFP_PRGRM_CNTR_START_HI_BASE_IDX",
  "regCP_PFP_SDMA_CS",
  "regCP_PFP_SDMA_CS_BASE_IDX",
  "regCP_PFP_UCODE_ADDR",
  "regCP_PFP_UCODE_ADDR_BASE_IDX",
  "regCP_PFP_UCODE_DATA",
  "regCP_PFP_UCODE_DATA_BASE_IDX",
  "regCP_PIPEID",
  "regCP_PIPEID_BASE_IDX",
  "regCP_PIPE_STATS_ADDR_HI",
  "regCP_PIPE_STATS_ADDR_HI_BASE_IDX",
  "regCP_PIPE_STATS_ADDR_LO",
  "regCP_PIPE_STATS_ADDR_LO_BASE_IDX",
  "regCP_PIPE_STATS_CONTROL",
  "regCP_PIPE_STATS_CONTROL_BASE_IDX",
  "regCP_PQ_STATUS",
  "regCP_PQ_STATUS_BASE_IDX",
  "regCP_PQ_WPTR_POLL_CNTL",
  "regCP_PQ_WPTR_POLL_CNTL1",
  "regCP_PQ_WPTR_POLL_CNTL1_BASE_IDX",
  "regCP_PQ_WPTR_POLL_CNTL_BASE_IDX",
  "regCP_PRED_NOT_VISIBLE",
  "regCP_PRED_NOT_VISIBLE_BASE_IDX",
  "regCP_PRIV_VIOLATION_ADDR",
  "regCP_PRIV_VIOLATION_ADDR_BASE_IDX",
  "regCP_PROCESS_QUANTUM",
  "regCP_PROCESS_QUANTUM_BASE_IDX",
  "regCP_PWR_CNTL",
  "regCP_PWR_CNTL_BASE_IDX",
  "regCP_RB0_ACTIVE",
  "regCP_RB0_ACTIVE_BASE_IDX",
  "regCP_RB0_BASE",
  "regCP_RB0_BASE_BASE_IDX",
  "regCP_RB0_BASE_HI",
  "regCP_RB0_BASE_HI_BASE_IDX",
  "regCP_RB0_BUFSZ_MASK",
  "regCP_RB0_BUFSZ_MASK_BASE_IDX",
  "regCP_RB0_CNTL",
  "regCP_RB0_CNTL_BASE_IDX",
  "regCP_RB0_RPTR",
  "regCP_RB0_RPTR_ADDR",
  "regCP_RB0_RPTR_ADDR_BASE_IDX",
  "regCP_RB0_RPTR_ADDR_HI",
  "regCP_RB0_RPTR_ADDR_HI_BASE_IDX",
  "regCP_RB0_RPTR_BASE_IDX",
  "regCP_RB0_WPTR",
  "regCP_RB0_WPTR_BASE_IDX",
  "regCP_RB0_WPTR_HI",
  "regCP_RB0_WPTR_HI_BASE_IDX",
  "regCP_RB1_ACTIVE",
  "regCP_RB1_ACTIVE_BASE_IDX",
  "regCP_RB1_BASE",
  "regCP_RB1_BASE_BASE_IDX",
  "regCP_RB1_BASE_HI",
  "regCP_RB1_BASE_HI_BASE_IDX",
  "regCP_RB1_BUFSZ_MASK",
  "regCP_RB1_BUFSZ_MASK_BASE_IDX",
  "regCP_RB1_CNTL",
  "regCP_RB1_CNTL_BASE_IDX",
  "regCP_RB1_RPTR",
  "regCP_RB1_RPTR_ADDR",
  "regCP_RB1_RPTR_ADDR_BASE_IDX",
  "regCP_RB1_RPTR_ADDR_HI",
  "regCP_RB1_RPTR_ADDR_HI_BASE_IDX",
  "regCP_RB1_RPTR_BASE_IDX",
  "regCP_RB1_WPTR",
  "regCP_RB1_WPTR_BASE_IDX",
  "regCP_RB1_WPTR_HI",
  "regCP_RB1_WPTR_HI_BASE_IDX",
  "regCP_RB_ACTIVE",
  "regCP_RB_ACTIVE_BASE_IDX",
  "regCP_RB_BASE",
  "regCP_RB_BASE_BASE_IDX",
  "regCP_RB_BUFSZ_MASK",
  "regCP_RB_BUFSZ_MASK_BASE_IDX",
  "regCP_RB_CNTL",
  "regCP_RB_CNTL_BASE_IDX",
  "regCP_RB_DOORBELL_CLEAR",
  "regCP_RB_DOORBELL_CLEAR_BASE_IDX",
  "regCP_RB_DOORBELL_CONTROL",
  "regCP_RB_DOORBELL_CONTROL_BASE_IDX",
  "regCP_RB_DOORBELL_RANGE_LOWER",
  "regCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX",
  "regCP_RB_DOORBELL_RANGE_UPPER",
  "regCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX",
  "regCP_RB_OFFSET",
  "regCP_RB_OFFSET_BASE_IDX",
  "regCP_RB_RPTR",
  "regCP_RB_RPTR_ADDR",
  "regCP_RB_RPTR_ADDR_BASE_IDX",
  "regCP_RB_RPTR_ADDR_HI",
  "regCP_RB_RPTR_ADDR_HI_BASE_IDX",
  "regCP_RB_RPTR_BASE_IDX",
  "regCP_RB_RPTR_WR",
  "regCP_RB_RPTR_WR_BASE_IDX",
  "regCP_RB_STATUS",
  "regCP_RB_STATUS_BASE_IDX",
  "regCP_RB_VMID",
  "regCP_RB_VMID_BASE_IDX",
  "regCP_RB_WPTR",
  "regCP_RB_WPTR_BASE_IDX",
  "regCP_RB_WPTR_DELAY",
  "regCP_RB_WPTR_DELAY_BASE_IDX",
  "regCP_RB_WPTR_HI",
  "regCP_RB_WPTR_HI_BASE_IDX",
  "regCP_RB_WPTR_POLL_ADDR_HI",
  "regCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regCP_RB_WPTR_POLL_ADDR_LO",
  "regCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regCP_RB_WPTR_POLL_CNTL",
  "regCP_RB_WPTR_POLL_CNTL_BASE_IDX",
  "regCP_RING0_PRIORITY",
  "regCP_RING0_PRIORITY_BASE_IDX",
  "regCP_RING1_PRIORITY",
  "regCP_RING1_PRIORITY_BASE_IDX",
  "regCP_RINGID",
  "regCP_RINGID_BASE_IDX",
  "regCP_RING_PRIORITY_CNTS",
  "regCP_RING_PRIORITY_CNTS_BASE_IDX",
  "regCP_ROQ1_THRESHOLDS",
  "regCP_ROQ1_THRESHOLDS_BASE_IDX",
  "regCP_ROQ2_AVAIL",
  "regCP_ROQ2_AVAIL_BASE_IDX",
  "regCP_ROQ2_THRESHOLDS",
  "regCP_ROQ2_THRESHOLDS_BASE_IDX",
  "regCP_ROQ3_THRESHOLDS",
  "regCP_ROQ3_THRESHOLDS_BASE_IDX",
  "regCP_ROQ_AVAIL",
  "regCP_ROQ_AVAIL_BASE_IDX",
  "regCP_ROQ_DB_STAT",
  "regCP_ROQ_DB_STAT_BASE_IDX",
  "regCP_ROQ_IB1_STAT",
  "regCP_ROQ_IB1_STAT_BASE_IDX",
  "regCP_ROQ_IB2_STAT",
  "regCP_ROQ_IB2_STAT_BASE_IDX",
  "regCP_ROQ_RB_STAT",
  "regCP_ROQ_RB_STAT_BASE_IDX",
  "regCP_SAMPLE_STATUS",
  "regCP_SAMPLE_STATUS_BASE_IDX",
  "regCP_SCRATCH_DATA",
  "regCP_SCRATCH_DATA_BASE_IDX",
  "regCP_SCRATCH_INDEX",
  "regCP_SCRATCH_INDEX_BASE_IDX",
  "regCP_SC_PSINVOC_COUNT0_HI",
  "regCP_SC_PSINVOC_COUNT0_HI_BASE_IDX",
  "regCP_SC_PSINVOC_COUNT0_LO",
  "regCP_SC_PSINVOC_COUNT0_LO_BASE_IDX",
  "regCP_SC_PSINVOC_COUNT1_HI",
  "regCP_SC_PSINVOC_COUNT1_HI_BASE_IDX",
  "regCP_SC_PSINVOC_COUNT1_LO",
  "regCP_SC_PSINVOC_COUNT1_LO_BASE_IDX",
  "regCP_SDMA_DMA_DONE",
  "regCP_SDMA_DMA_DONE_BASE_IDX",
  "regCP_SD_CNTL",
  "regCP_SD_CNTL_BASE_IDX",
  "regCP_SEM_WAIT_TIMER",
  "regCP_SEM_WAIT_TIMER_BASE_IDX",
  "regCP_SIG_SEM_ADDR_HI",
  "regCP_SIG_SEM_ADDR_HI_BASE_IDX",
  "regCP_SIG_SEM_ADDR_LO",
  "regCP_SIG_SEM_ADDR_LO_BASE_IDX",
  "regCP_SOFT_RESET_CNTL",
  "regCP_SOFT_RESET_CNTL_BASE_IDX",
  "regCP_STALLED_STAT1",
  "regCP_STALLED_STAT1_BASE_IDX",
  "regCP_STALLED_STAT2",
  "regCP_STALLED_STAT2_BASE_IDX",
  "regCP_STALLED_STAT3",
  "regCP_STALLED_STAT3_BASE_IDX",
  "regCP_STAT",
  "regCP_STAT_BASE_IDX",
  "regCP_STQ_AVAIL",
  "regCP_STQ_AVAIL_BASE_IDX",
  "regCP_STQ_STAT",
  "regCP_STQ_STAT_BASE_IDX",
  "regCP_STQ_THRESHOLDS",
  "regCP_STQ_THRESHOLDS_BASE_IDX",
  "regCP_STQ_WR_STAT",
  "regCP_STQ_WR_STAT_BASE_IDX",
  "regCP_ST_BASE_HI",
  "regCP_ST_BASE_HI_BASE_IDX",
  "regCP_ST_BASE_LO",
  "regCP_ST_BASE_LO_BASE_IDX",
  "regCP_ST_BUFSZ",
  "regCP_ST_BUFSZ_BASE_IDX",
  "regCP_ST_CMD_BUFSZ",
  "regCP_ST_CMD_BUFSZ_BASE_IDX",
  "regCP_SUSPEND_CNTL",
  "regCP_SUSPEND_CNTL_BASE_IDX",
  "regCP_SUSPEND_RESUME_REQ",
  "regCP_SUSPEND_RESUME_REQ_BASE_IDX",
  "regCP_VGT_ASINVOC_COUNT_HI",
  "regCP_VGT_ASINVOC_COUNT_HI_BASE_IDX",
  "regCP_VGT_ASINVOC_COUNT_LO",
  "regCP_VGT_ASINVOC_COUNT_LO_BASE_IDX",
  "regCP_VGT_CSINVOC_COUNT_HI",
  "regCP_VGT_CSINVOC_COUNT_HI_BASE_IDX",
  "regCP_VGT_CSINVOC_COUNT_LO",
  "regCP_VGT_CSINVOC_COUNT_LO_BASE_IDX",
  "regCP_VGT_DSINVOC_COUNT_HI",
  "regCP_VGT_DSINVOC_COUNT_HI_BASE_IDX",
  "regCP_VGT_DSINVOC_COUNT_LO",
  "regCP_VGT_DSINVOC_COUNT_LO_BASE_IDX",
  "regCP_VGT_GSINVOC_COUNT_HI",
  "regCP_VGT_GSINVOC_COUNT_HI_BASE_IDX",
  "regCP_VGT_GSINVOC_COUNT_LO",
  "regCP_VGT_GSINVOC_COUNT_LO_BASE_IDX",
  "regCP_VGT_GSPRIM_COUNT_HI",
  "regCP_VGT_GSPRIM_COUNT_HI_BASE_IDX",
  "regCP_VGT_GSPRIM_COUNT_LO",
  "regCP_VGT_GSPRIM_COUNT_LO_BASE_IDX",
  "regCP_VGT_HSINVOC_COUNT_HI",
  "regCP_VGT_HSINVOC_COUNT_HI_BASE_IDX",
  "regCP_VGT_HSINVOC_COUNT_LO",
  "regCP_VGT_HSINVOC_COUNT_LO_BASE_IDX",
  "regCP_VGT_IAPRIM_COUNT_HI",
  "regCP_VGT_IAPRIM_COUNT_HI_BASE_IDX",
  "regCP_VGT_IAPRIM_COUNT_LO",
  "regCP_VGT_IAPRIM_COUNT_LO_BASE_IDX",
  "regCP_VGT_IAVERT_COUNT_HI",
  "regCP_VGT_IAVERT_COUNT_HI_BASE_IDX",
  "regCP_VGT_IAVERT_COUNT_LO",
  "regCP_VGT_IAVERT_COUNT_LO_BASE_IDX",
  "regCP_VGT_VSINVOC_COUNT_HI",
  "regCP_VGT_VSINVOC_COUNT_HI_BASE_IDX",
  "regCP_VGT_VSINVOC_COUNT_LO",
  "regCP_VGT_VSINVOC_COUNT_LO_BASE_IDX",
  "regCP_VIRT_STATUS",
  "regCP_VIRT_STATUS_BASE_IDX",
  "regCP_VMID",
  "regCP_VMID_BASE_IDX",
  "regCP_VMID_PREEMPT",
  "regCP_VMID_PREEMPT_BASE_IDX",
  "regCP_VMID_RESET",
  "regCP_VMID_RESET_BASE_IDX",
  "regCP_VMID_STATUS",
  "regCP_VMID_STATUS_BASE_IDX",
  "regCP_WAIT_REG_MEM_TIMEOUT",
  "regCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX",
  "regCP_WAIT_SEM_ADDR_HI",
  "regCP_WAIT_SEM_ADDR_HI_BASE_IDX",
  "regCP_WAIT_SEM_ADDR_LO",
  "regCP_WAIT_SEM_ADDR_LO_BASE_IDX",
  "regDB_ALPHA_TO_MASK",
  "regDB_ALPHA_TO_MASK_BASE_IDX",
  "regDB_CGTT_CLK_CTRL_0",
  "regDB_CGTT_CLK_CTRL_0_BASE_IDX",
  "regDB_COUNT_CONTROL",
  "regDB_COUNT_CONTROL_BASE_IDX",
  "regDB_CREDIT_LIMIT",
  "regDB_CREDIT_LIMIT_BASE_IDX",
  "regDB_DEBUG",
  "regDB_DEBUG2",
  "regDB_DEBUG2_BASE_IDX",
  "regDB_DEBUG3",
  "regDB_DEBUG3_BASE_IDX",
  "regDB_DEBUG4",
  "regDB_DEBUG4_BASE_IDX",
  "regDB_DEBUG5",
  "regDB_DEBUG5_BASE_IDX",
  "regDB_DEBUG6",
  "regDB_DEBUG6_BASE_IDX",
  "regDB_DEBUG7",
  "regDB_DEBUG7_BASE_IDX",
  "regDB_DEBUG_BASE_IDX",
  "regDB_DEPTH_BOUNDS_MAX",
  "regDB_DEPTH_BOUNDS_MAX_BASE_IDX",
  "regDB_DEPTH_BOUNDS_MIN",
  "regDB_DEPTH_BOUNDS_MIN_BASE_IDX",
  "regDB_DEPTH_CLEAR",
  "regDB_DEPTH_CLEAR_BASE_IDX",
  "regDB_DEPTH_CONTROL",
  "regDB_DEPTH_CONTROL_BASE_IDX",
  "regDB_DEPTH_SIZE_XY",
  "regDB_DEPTH_SIZE_XY_BASE_IDX",
  "regDB_DEPTH_VIEW",
  "regDB_DEPTH_VIEW_BASE_IDX",
  "regDB_EQAA",
  "regDB_EQAA_BASE_IDX",
  "regDB_EQUAD_STUTTER_CONTROL",
  "regDB_EQUAD_STUTTER_CONTROL_BASE_IDX",
  "regDB_ETILE_STUTTER_CONTROL",
  "regDB_ETILE_STUTTER_CONTROL_BASE_IDX",
  "regDB_EXCEPTION_CONTROL",
  "regDB_EXCEPTION_CONTROL_BASE_IDX",
  "regDB_FGCG_INTERFACES_CLK_CTRL",
  "regDB_FGCG_INTERFACES_CLK_CTRL_BASE_IDX",
  "regDB_FGCG_SRAMS_CLK_CTRL",
  "regDB_FGCG_SRAMS_CLK_CTRL_BASE_IDX",
  "regDB_FIFO_DEPTH1",
  "regDB_FIFO_DEPTH1_BASE_IDX",
  "regDB_FIFO_DEPTH2",
  "regDB_FIFO_DEPTH2_BASE_IDX",
  "regDB_FIFO_DEPTH3",
  "regDB_FIFO_DEPTH3_BASE_IDX",
  "regDB_FIFO_DEPTH4",
  "regDB_FIFO_DEPTH4_BASE_IDX",
  "regDB_FREE_CACHELINES",
  "regDB_FREE_CACHELINES_BASE_IDX",
  "regDB_HTILE_DATA_BASE",
  "regDB_HTILE_DATA_BASE_BASE_IDX",
  "regDB_HTILE_DATA_BASE_HI",
  "regDB_HTILE_DATA_BASE_HI_BASE_IDX",
  "regDB_HTILE_SURFACE",
  "regDB_HTILE_SURFACE_BASE_IDX",
  "regDB_LAST_OF_BURST_CONFIG",
  "regDB_LAST_OF_BURST_CONFIG_BASE_IDX",
  "regDB_LQUAD_STUTTER_CONTROL",
  "regDB_LQUAD_STUTTER_CONTROL_BASE_IDX",
  "regDB_LTILE_STUTTER_CONTROL",
  "regDB_LTILE_STUTTER_CONTROL_BASE_IDX",
  "regDB_MEM_ARB_WATERMARKS",
  "regDB_MEM_ARB_WATERMARKS_BASE_IDX",
  "regDB_OCCLUSION_COUNT0_HI",
  "regDB_OCCLUSION_COUNT0_HI_BASE_IDX",
  "regDB_OCCLUSION_COUNT0_LOW",
  "regDB_OCCLUSION_COUNT0_LOW_BASE_IDX",
  "regDB_OCCLUSION_COUNT1_HI",
  "regDB_OCCLUSION_COUNT1_HI_BASE_IDX",
  "regDB_OCCLUSION_COUNT1_LOW",
  "regDB_OCCLUSION_COUNT1_LOW_BASE_IDX",
  "regDB_OCCLUSION_COUNT2_HI",
  "regDB_OCCLUSION_COUNT2_HI_BASE_IDX",
  "regDB_OCCLUSION_COUNT2_LOW",
  "regDB_OCCLUSION_COUNT2_LOW_BASE_IDX",
  "regDB_OCCLUSION_COUNT3_HI",
  "regDB_OCCLUSION_COUNT3_HI_BASE_IDX",
  "regDB_OCCLUSION_COUNT3_LOW",
  "regDB_OCCLUSION_COUNT3_LOW_BASE_IDX",
  "regDB_PERFCOUNTER0_HI",
  "regDB_PERFCOUNTER0_HI_BASE_IDX",
  "regDB_PERFCOUNTER0_LO",
  "regDB_PERFCOUNTER0_LO_BASE_IDX",
  "regDB_PERFCOUNTER0_SELECT",
  "regDB_PERFCOUNTER0_SELECT1",
  "regDB_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regDB_PERFCOUNTER0_SELECT_BASE_IDX",
  "regDB_PERFCOUNTER1_HI",
  "regDB_PERFCOUNTER1_HI_BASE_IDX",
  "regDB_PERFCOUNTER1_LO",
  "regDB_PERFCOUNTER1_LO_BASE_IDX",
  "regDB_PERFCOUNTER1_SELECT",
  "regDB_PERFCOUNTER1_SELECT1",
  "regDB_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regDB_PERFCOUNTER1_SELECT_BASE_IDX",
  "regDB_PERFCOUNTER2_HI",
  "regDB_PERFCOUNTER2_HI_BASE_IDX",
  "regDB_PERFCOUNTER2_LO",
  "regDB_PERFCOUNTER2_LO_BASE_IDX",
  "regDB_PERFCOUNTER2_SELECT",
  "regDB_PERFCOUNTER2_SELECT_BASE_IDX",
  "regDB_PERFCOUNTER3_HI",
  "regDB_PERFCOUNTER3_HI_BASE_IDX",
  "regDB_PERFCOUNTER3_LO",
  "regDB_PERFCOUNTER3_LO_BASE_IDX",
  "regDB_PERFCOUNTER3_SELECT",
  "regDB_PERFCOUNTER3_SELECT_BASE_IDX",
  "regDB_PRELOAD_CONTROL",
  "regDB_PRELOAD_CONTROL_BASE_IDX",
  "regDB_RENDER_CONTROL",
  "regDB_RENDER_CONTROL_BASE_IDX",
  "regDB_RENDER_OVERRIDE",
  "regDB_RENDER_OVERRIDE2",
  "regDB_RENDER_OVERRIDE2_BASE_IDX",
  "regDB_RENDER_OVERRIDE_BASE_IDX",
  "regDB_RESERVED_REG_1",
  "regDB_RESERVED_REG_1_BASE_IDX",
  "regDB_RESERVED_REG_2",
  "regDB_RESERVED_REG_2_BASE_IDX",
  "regDB_RESERVED_REG_3",
  "regDB_RESERVED_REG_3_BASE_IDX",
  "regDB_RING_CONTROL",
  "regDB_RING_CONTROL_BASE_IDX",
  "regDB_RMI_L2_CACHE_CONTROL",
  "regDB_RMI_L2_CACHE_CONTROL_BASE_IDX",
  "regDB_SHADER_CONTROL",
  "regDB_SHADER_CONTROL_BASE_IDX",
  "regDB_SRESULTS_COMPARE_STATE0",
  "regDB_SRESULTS_COMPARE_STATE0_BASE_IDX",
  "regDB_SRESULTS_COMPARE_STATE1",
  "regDB_SRESULTS_COMPARE_STATE1_BASE_IDX",
  "regDB_STENCILREFMASK",
  "regDB_STENCILREFMASK_BASE_IDX",
  "regDB_STENCILREFMASK_BF",
  "regDB_STENCILREFMASK_BF_BASE_IDX",
  "regDB_STENCIL_CLEAR",
  "regDB_STENCIL_CLEAR_BASE_IDX",
  "regDB_STENCIL_CONTROL",
  "regDB_STENCIL_CONTROL_BASE_IDX",
  "regDB_STENCIL_INFO",
  "regDB_STENCIL_INFO_BASE_IDX",
  "regDB_STENCIL_READ_BASE",
  "regDB_STENCIL_READ_BASE_BASE_IDX",
  "regDB_STENCIL_READ_BASE_HI",
  "regDB_STENCIL_READ_BASE_HI_BASE_IDX",
  "regDB_STENCIL_WRITE_BASE",
  "regDB_STENCIL_WRITE_BASE_BASE_IDX",
  "regDB_STENCIL_WRITE_BASE_HI",
  "regDB_STENCIL_WRITE_BASE_HI_BASE_IDX",
  "regDB_SUBTILE_CONTROL",
  "regDB_SUBTILE_CONTROL_BASE_IDX",
  "regDB_WATERMARKS",
  "regDB_WATERMARKS_BASE_IDX",
  "regDB_Z_INFO",
  "regDB_Z_INFO_BASE_IDX",
  "regDB_Z_READ_BASE",
  "regDB_Z_READ_BASE_BASE_IDX",
  "regDB_Z_READ_BASE_HI",
  "regDB_Z_READ_BASE_HI_BASE_IDX",
  "regDB_Z_WRITE_BASE",
  "regDB_Z_WRITE_BASE_BASE_IDX",
  "regDB_Z_WRITE_BASE_HI",
  "regDB_Z_WRITE_BASE_HI_BASE_IDX",
  "regDIDT_EDC_CTRL",
  "regDIDT_EDC_CTRL_BASE_IDX",
  "regDIDT_EDC_DYNAMIC_THRESHOLD_RO",
  "regDIDT_EDC_DYNAMIC_THRESHOLD_RO_BASE_IDX",
  "regDIDT_EDC_OVERFLOW",
  "regDIDT_EDC_OVERFLOW_BASE_IDX",
  "regDIDT_EDC_ROLLING_POWER_DELTA",
  "regDIDT_EDC_ROLLING_POWER_DELTA_BASE_IDX",
  "regDIDT_EDC_STALL_PATTERN_1_2",
  "regDIDT_EDC_STALL_PATTERN_1_2_BASE_IDX",
  "regDIDT_EDC_STALL_PATTERN_3_4",
  "regDIDT_EDC_STALL_PATTERN_3_4_BASE_IDX",
  "regDIDT_EDC_STALL_PATTERN_5_6",
  "regDIDT_EDC_STALL_PATTERN_5_6_BASE_IDX",
  "regDIDT_EDC_STALL_PATTERN_7",
  "regDIDT_EDC_STALL_PATTERN_7_BASE_IDX",
  "regDIDT_EDC_STATUS",
  "regDIDT_EDC_STATUS_BASE_IDX",
  "regDIDT_EDC_THRESHOLD",
  "regDIDT_EDC_THRESHOLD_BASE_IDX",
  "regDIDT_EDC_THROTTLE_CTRL",
  "regDIDT_EDC_THROTTLE_CTRL_BASE_IDX",
  "regDIDT_INDEX_AUTO_INCR_EN",
  "regDIDT_INDEX_AUTO_INCR_EN_BASE_IDX",
  "regDIDT_IND_DATA",
  "regDIDT_IND_DATA_BASE_IDX",
  "regDIDT_IND_INDEX",
  "regDIDT_IND_INDEX_BASE_IDX",
  "regDIDT_STALL_PATTERN_1_2",
  "regDIDT_STALL_PATTERN_1_2_BASE_IDX",
  "regDIDT_STALL_PATTERN_3_4",
  "regDIDT_STALL_PATTERN_3_4_BASE_IDX",
  "regDIDT_STALL_PATTERN_5_6",
  "regDIDT_STALL_PATTERN_5_6_BASE_IDX",
  "regDIDT_STALL_PATTERN_7",
  "regDIDT_STALL_PATTERN_7_BASE_IDX",
  "regDIDT_STALL_PATTERN_CTRL",
  "regDIDT_STALL_PATTERN_CTRL_BASE_IDX",
  "regEDC_HYSTERESIS_CNTL",
  "regEDC_HYSTERESIS_CNTL_BASE_IDX",
  "regEDC_HYSTERESIS_STAT",
  "regEDC_HYSTERESIS_STAT_BASE_IDX",
  "regEDC_PERF_COUNTER",
  "regEDC_PERF_COUNTER_BASE_IDX",
  "regEDC_STRETCH_NUM_PERF_COUNTER",
  "regEDC_STRETCH_NUM_PERF_COUNTER_BASE_IDX",
  "regEDC_STRETCH_PERF_COUNTER",
  "regEDC_STRETCH_PERF_COUNTER_BASE_IDX",
  "regEDC_UNSTRETCH_PERF_COUNTER",
  "regEDC_UNSTRETCH_PERF_COUNTER_BASE_IDX",
  "regGB_ADDR_CONFIG",
  "regGB_ADDR_CONFIG_BASE_IDX",
  "regGB_ADDR_CONFIG_READ",
  "regGB_ADDR_CONFIG_READ_BASE_IDX",
  "regGB_BACKEND_MAP",
  "regGB_BACKEND_MAP_BASE_IDX",
  "regGB_EDC_MODE",
  "regGB_EDC_MODE_BASE_IDX",
  "regGB_GPU_ID",
  "regGB_GPU_ID_BASE_IDX",
  "regGCEA_DRAM_PAGE_BURST",
  "regGCEA_DRAM_PAGE_BURST_BASE_IDX",
  "regGCEA_DRAM_RD_CAM_CNTL",
  "regGCEA_DRAM_RD_CAM_CNTL_BASE_IDX",
  "regGCEA_DRAM_RD_CLI2GRP_MAP0",
  "regGCEA_DRAM_RD_CLI2GRP_MAP0_BASE_IDX",
  "regGCEA_DRAM_RD_CLI2GRP_MAP1",
  "regGCEA_DRAM_RD_CLI2GRP_MAP1_BASE_IDX",
  "regGCEA_DRAM_RD_GRP2VC_MAP",
  "regGCEA_DRAM_RD_GRP2VC_MAP_BASE_IDX",
  "regGCEA_DRAM_RD_LAZY",
  "regGCEA_DRAM_RD_LAZY_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_AGE",
  "regGCEA_DRAM_RD_PRI_AGE_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_FIXED",
  "regGCEA_DRAM_RD_PRI_FIXED_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_QUANT_PRI1",
  "regGCEA_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_QUANT_PRI2",
  "regGCEA_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_QUANT_PRI3",
  "regGCEA_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_QUEUING",
  "regGCEA_DRAM_RD_PRI_QUEUING_BASE_IDX",
  "regGCEA_DRAM_RD_PRI_URGENCY",
  "regGCEA_DRAM_RD_PRI_URGENCY_BASE_IDX",
  "regGCEA_DRAM_WR_CAM_CNTL",
  "regGCEA_DRAM_WR_CAM_CNTL_BASE_IDX",
  "regGCEA_DRAM_WR_CLI2GRP_MAP0",
  "regGCEA_DRAM_WR_CLI2GRP_MAP0_BASE_IDX",
  "regGCEA_DRAM_WR_CLI2GRP_MAP1",
  "regGCEA_DRAM_WR_CLI2GRP_MAP1_BASE_IDX",
  "regGCEA_DRAM_WR_GRP2VC_MAP",
  "regGCEA_DRAM_WR_GRP2VC_MAP_BASE_IDX",
  "regGCEA_DRAM_WR_LAZY",
  "regGCEA_DRAM_WR_LAZY_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_AGE",
  "regGCEA_DRAM_WR_PRI_AGE_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_FIXED",
  "regGCEA_DRAM_WR_PRI_FIXED_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_QUANT_PRI1",
  "regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_QUANT_PRI2",
  "regGCEA_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_QUANT_PRI3",
  "regGCEA_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_QUEUING",
  "regGCEA_DRAM_WR_PRI_QUEUING_BASE_IDX",
  "regGCEA_DRAM_WR_PRI_URGENCY",
  "regGCEA_DRAM_WR_PRI_URGENCY_BASE_IDX",
  "regGCEA_DSM_CNTL",
  "regGCEA_DSM_CNTL2",
  "regGCEA_DSM_CNTL2A",
  "regGCEA_DSM_CNTL2A_BASE_IDX",
  "regGCEA_DSM_CNTL2B",
  "regGCEA_DSM_CNTL2B_BASE_IDX",
  "regGCEA_DSM_CNTL2_BASE_IDX",
  "regGCEA_DSM_CNTLA",
  "regGCEA_DSM_CNTLA_BASE_IDX",
  "regGCEA_DSM_CNTLB",
  "regGCEA_DSM_CNTLB_BASE_IDX",
  "regGCEA_DSM_CNTL_BASE_IDX",
  "regGCEA_EDC_CNT",
  "regGCEA_EDC_CNT2",
  "regGCEA_EDC_CNT2_BASE_IDX",
  "regGCEA_EDC_CNT3",
  "regGCEA_EDC_CNT3_BASE_IDX",
  "regGCEA_EDC_CNT_BASE_IDX",
  "regGCEA_ERR_STATUS",
  "regGCEA_ERR_STATUS_BASE_IDX",
  "regGCEA_GL2C_XBR_CREDITS",
  "regGCEA_GL2C_XBR_CREDITS_BASE_IDX",
  "regGCEA_GL2C_XBR_MAXBURST",
  "regGCEA_GL2C_XBR_MAXBURST_BASE_IDX",
  "regGCEA_ICG_CTRL",
  "regGCEA_ICG_CTRL_BASE_IDX",
  "regGCEA_IO_GROUP_BURST",
  "regGCEA_IO_GROUP_BURST_BASE_IDX",
  "regGCEA_IO_RD_CLI2GRP_MAP0",
  "regGCEA_IO_RD_CLI2GRP_MAP0_BASE_IDX",
  "regGCEA_IO_RD_CLI2GRP_MAP1",
  "regGCEA_IO_RD_CLI2GRP_MAP1_BASE_IDX",
  "regGCEA_IO_RD_COMBINE_FLUSH",
  "regGCEA_IO_RD_COMBINE_FLUSH_BASE_IDX",
  "regGCEA_IO_RD_PRI_AGE",
  "regGCEA_IO_RD_PRI_AGE_BASE_IDX",
  "regGCEA_IO_RD_PRI_FIXED",
  "regGCEA_IO_RD_PRI_FIXED_BASE_IDX",
  "regGCEA_IO_RD_PRI_QUANT_PRI1",
  "regGCEA_IO_RD_PRI_QUANT_PRI1_BASE_IDX",
  "regGCEA_IO_RD_PRI_QUANT_PRI2",
  "regGCEA_IO_RD_PRI_QUANT_PRI2_BASE_IDX",
  "regGCEA_IO_RD_PRI_QUANT_PRI3",
  "regGCEA_IO_RD_PRI_QUANT_PRI3_BASE_IDX",
  "regGCEA_IO_RD_PRI_QUEUING",
  "regGCEA_IO_RD_PRI_QUEUING_BASE_IDX",
  "regGCEA_IO_RD_PRI_URGENCY",
  "regGCEA_IO_RD_PRI_URGENCY_BASE_IDX",
  "regGCEA_IO_RD_PRI_URGENCY_MASKING",
  "regGCEA_IO_RD_PRI_URGENCY_MASKING_BASE_IDX",
  "regGCEA_IO_WR_CLI2GRP_MAP0",
  "regGCEA_IO_WR_CLI2GRP_MAP0_BASE_IDX",
  "regGCEA_IO_WR_CLI2GRP_MAP1",
  "regGCEA_IO_WR_CLI2GRP_MAP1_BASE_IDX",
  "regGCEA_IO_WR_COMBINE_FLUSH",
  "regGCEA_IO_WR_COMBINE_FLUSH_BASE_IDX",
  "regGCEA_IO_WR_PRI_AGE",
  "regGCEA_IO_WR_PRI_AGE_BASE_IDX",
  "regGCEA_IO_WR_PRI_FIXED",
  "regGCEA_IO_WR_PRI_FIXED_BASE_IDX",
  "regGCEA_IO_WR_PRI_QUANT_PRI1",
  "regGCEA_IO_WR_PRI_QUANT_PRI1_BASE_IDX",
  "regGCEA_IO_WR_PRI_QUANT_PRI2",
  "regGCEA_IO_WR_PRI_QUANT_PRI2_BASE_IDX",
  "regGCEA_IO_WR_PRI_QUANT_PRI3",
  "regGCEA_IO_WR_PRI_QUANT_PRI3_BASE_IDX",
  "regGCEA_IO_WR_PRI_QUEUING",
  "regGCEA_IO_WR_PRI_QUEUING_BASE_IDX",
  "regGCEA_IO_WR_PRI_URGENCY",
  "regGCEA_IO_WR_PRI_URGENCY_BASE_IDX",
  "regGCEA_IO_WR_PRI_URGENCY_MASKING",
  "regGCEA_IO_WR_PRI_URGENCY_MASKING_BASE_IDX",
  "regGCEA_LATENCY_SAMPLING",
  "regGCEA_LATENCY_SAMPLING_BASE_IDX",
  "regGCEA_MAM_CTRL",
  "regGCEA_MAM_CTRL2",
  "regGCEA_MAM_CTRL2_BASE_IDX",
  "regGCEA_MAM_CTRL_BASE_IDX",
  "regGCEA_MISC",
  "regGCEA_MISC2",
  "regGCEA_MISC2_BASE_IDX",
  "regGCEA_MISC_BASE_IDX",
  "regGCEA_PERFCOUNTER0_CFG",
  "regGCEA_PERFCOUNTER0_CFG_BASE_IDX",
  "regGCEA_PERFCOUNTER1_CFG",
  "regGCEA_PERFCOUNTER1_CFG_BASE_IDX",
  "regGCEA_PERFCOUNTER2_HI",
  "regGCEA_PERFCOUNTER2_HI_BASE_IDX",
  "regGCEA_PERFCOUNTER2_LO",
  "regGCEA_PERFCOUNTER2_LO_BASE_IDX",
  "regGCEA_PERFCOUNTER2_MODE",
  "regGCEA_PERFCOUNTER2_MODE_BASE_IDX",
  "regGCEA_PERFCOUNTER2_SELECT",
  "regGCEA_PERFCOUNTER2_SELECT1",
  "regGCEA_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regGCEA_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGCEA_PERFCOUNTER_HI",
  "regGCEA_PERFCOUNTER_HI_BASE_IDX",
  "regGCEA_PERFCOUNTER_LO",
  "regGCEA_PERFCOUNTER_LO_BASE_IDX",
  "regGCEA_PERFCOUNTER_RSLT_CNTL",
  "regGCEA_PERFCOUNTER_RSLT_CNTL_BASE_IDX",
  "regGCEA_PROBE_CNTL",
  "regGCEA_PROBE_CNTL_BASE_IDX",
  "regGCEA_PROBE_MAP",
  "regGCEA_PROBE_MAP_BASE_IDX",
  "regGCEA_RRET_MEM_RESERVE",
  "regGCEA_RRET_MEM_RESERVE_BASE_IDX",
  "regGCEA_SDP_ARB_FINAL",
  "regGCEA_SDP_ARB_FINAL_BASE_IDX",
  "regGCEA_SDP_CREDITS",
  "regGCEA_SDP_CREDITS_BASE_IDX",
  "regGCEA_SDP_ENABLE",
  "regGCEA_SDP_ENABLE_BASE_IDX",
  "regGCEA_SDP_IO_PRIORITY",
  "regGCEA_SDP_IO_PRIORITY_BASE_IDX",
  "regGCEA_SDP_TAG_RESERVE0",
  "regGCEA_SDP_TAG_RESERVE0_BASE_IDX",
  "regGCEA_SDP_TAG_RESERVE1",
  "regGCEA_SDP_TAG_RESERVE1_BASE_IDX",
  "regGCEA_SDP_VCC_RESERVE0",
  "regGCEA_SDP_VCC_RESERVE0_BASE_IDX",
  "regGCEA_SDP_VCC_RESERVE1",
  "regGCEA_SDP_VCC_RESERVE1_BASE_IDX",
  "regGCMC_MEM_POWER_LS",
  "regGCMC_MEM_POWER_LS_BASE_IDX",
  "regGCMC_VM_AGP_BASE",
  "regGCMC_VM_AGP_BASE_BASE_IDX",
  "regGCMC_VM_AGP_BOT",
  "regGCMC_VM_AGP_BOT_BASE_IDX",
  "regGCMC_VM_AGP_TOP",
  "regGCMC_VM_AGP_TOP_BASE_IDX",
  "regGCMC_VM_APT_CNTL",
  "regGCMC_VM_APT_CNTL_BASE_IDX",
  "regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END",
  "regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX",
  "regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START",
  "regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX",
  "regGCMC_VM_FB_LOCATION_BASE",
  "regGCMC_VM_FB_LOCATION_BASE_BASE_IDX",
  "regGCMC_VM_FB_LOCATION_TOP",
  "regGCMC_VM_FB_LOCATION_TOP_BASE_IDX",
  "regGCMC_VM_FB_NOALLOC_CNTL",
  "regGCMC_VM_FB_NOALLOC_CNTL_BASE_IDX",
  "regGCMC_VM_FB_OFFSET",
  "regGCMC_VM_FB_OFFSET_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF0",
  "regGCMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF1",
  "regGCMC_VM_FB_SIZE_OFFSET_VF10",
  "regGCMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF11",
  "regGCMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF12",
  "regGCMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF13",
  "regGCMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF14",
  "regGCMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF15",
  "regGCMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF2",
  "regGCMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF3",
  "regGCMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF4",
  "regGCMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF5",
  "regGCMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF6",
  "regGCMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF7",
  "regGCMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF8",
  "regGCMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX",
  "regGCMC_VM_FB_SIZE_OFFSET_VF9",
  "regGCMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER0_CFG",
  "regGCMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER1_CFG",
  "regGCMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER2_CFG",
  "regGCMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER3_CFG",
  "regGCMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER4_CFG",
  "regGCMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER5_CFG",
  "regGCMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER6_CFG",
  "regGCMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER7_CFG",
  "regGCMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER_HI",
  "regGCMC_VM_L2_PERFCOUNTER_HI_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER_LO",
  "regGCMC_VM_L2_PERFCOUNTER_LO_BASE_IDX",
  "regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL",
  "regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX",
  "regGCMC_VM_LOCAL_FB_ADDRESS_END",
  "regGCMC_VM_LOCAL_FB_ADDRESS_END_BASE_IDX",
  "regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL",
  "regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL_BASE_IDX",
  "regGCMC_VM_LOCAL_FB_ADDRESS_START",
  "regGCMC_VM_LOCAL_FB_ADDRESS_START_BASE_IDX",
  "regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END",
  "regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END_BASE_IDX",
  "regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START",
  "regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_0",
  "regGCMC_VM_MARC_BASE_HI_0_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_1",
  "regGCMC_VM_MARC_BASE_HI_10",
  "regGCMC_VM_MARC_BASE_HI_10_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_11",
  "regGCMC_VM_MARC_BASE_HI_11_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_12",
  "regGCMC_VM_MARC_BASE_HI_12_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_13",
  "regGCMC_VM_MARC_BASE_HI_13_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_14",
  "regGCMC_VM_MARC_BASE_HI_14_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_15",
  "regGCMC_VM_MARC_BASE_HI_15_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_1_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_2",
  "regGCMC_VM_MARC_BASE_HI_2_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_3",
  "regGCMC_VM_MARC_BASE_HI_3_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_4",
  "regGCMC_VM_MARC_BASE_HI_4_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_5",
  "regGCMC_VM_MARC_BASE_HI_5_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_6",
  "regGCMC_VM_MARC_BASE_HI_6_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_7",
  "regGCMC_VM_MARC_BASE_HI_7_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_8",
  "regGCMC_VM_MARC_BASE_HI_8_BASE_IDX",
  "regGCMC_VM_MARC_BASE_HI_9",
  "regGCMC_VM_MARC_BASE_HI_9_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_0",
  "regGCMC_VM_MARC_BASE_LO_0_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_1",
  "regGCMC_VM_MARC_BASE_LO_10",
  "regGCMC_VM_MARC_BASE_LO_10_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_11",
  "regGCMC_VM_MARC_BASE_LO_11_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_12",
  "regGCMC_VM_MARC_BASE_LO_12_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_13",
  "regGCMC_VM_MARC_BASE_LO_13_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_14",
  "regGCMC_VM_MARC_BASE_LO_14_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_15",
  "regGCMC_VM_MARC_BASE_LO_15_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_1_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_2",
  "regGCMC_VM_MARC_BASE_LO_2_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_3",
  "regGCMC_VM_MARC_BASE_LO_3_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_4",
  "regGCMC_VM_MARC_BASE_LO_4_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_5",
  "regGCMC_VM_MARC_BASE_LO_5_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_6",
  "regGCMC_VM_MARC_BASE_LO_6_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_7",
  "regGCMC_VM_MARC_BASE_LO_7_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_8",
  "regGCMC_VM_MARC_BASE_LO_8_BASE_IDX",
  "regGCMC_VM_MARC_BASE_LO_9",
  "regGCMC_VM_MARC_BASE_LO_9_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_0",
  "regGCMC_VM_MARC_LEN_HI_0_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_1",
  "regGCMC_VM_MARC_LEN_HI_10",
  "regGCMC_VM_MARC_LEN_HI_10_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_11",
  "regGCMC_VM_MARC_LEN_HI_11_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_12",
  "regGCMC_VM_MARC_LEN_HI_12_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_13",
  "regGCMC_VM_MARC_LEN_HI_13_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_14",
  "regGCMC_VM_MARC_LEN_HI_14_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_15",
  "regGCMC_VM_MARC_LEN_HI_15_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_1_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_2",
  "regGCMC_VM_MARC_LEN_HI_2_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_3",
  "regGCMC_VM_MARC_LEN_HI_3_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_4",
  "regGCMC_VM_MARC_LEN_HI_4_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_5",
  "regGCMC_VM_MARC_LEN_HI_5_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_6",
  "regGCMC_VM_MARC_LEN_HI_6_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_7",
  "regGCMC_VM_MARC_LEN_HI_7_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_8",
  "regGCMC_VM_MARC_LEN_HI_8_BASE_IDX",
  "regGCMC_VM_MARC_LEN_HI_9",
  "regGCMC_VM_MARC_LEN_HI_9_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_0",
  "regGCMC_VM_MARC_LEN_LO_0_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_1",
  "regGCMC_VM_MARC_LEN_LO_10",
  "regGCMC_VM_MARC_LEN_LO_10_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_11",
  "regGCMC_VM_MARC_LEN_LO_11_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_12",
  "regGCMC_VM_MARC_LEN_LO_12_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_13",
  "regGCMC_VM_MARC_LEN_LO_13_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_14",
  "regGCMC_VM_MARC_LEN_LO_14_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_15",
  "regGCMC_VM_MARC_LEN_LO_15_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_1_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_2",
  "regGCMC_VM_MARC_LEN_LO_2_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_3",
  "regGCMC_VM_MARC_LEN_LO_3_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_4",
  "regGCMC_VM_MARC_LEN_LO_4_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_5",
  "regGCMC_VM_MARC_LEN_LO_5_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_6",
  "regGCMC_VM_MARC_LEN_LO_6_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_7",
  "regGCMC_VM_MARC_LEN_LO_7_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_8",
  "regGCMC_VM_MARC_LEN_LO_8_BASE_IDX",
  "regGCMC_VM_MARC_LEN_LO_9",
  "regGCMC_VM_MARC_LEN_LO_9_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_0",
  "regGCMC_VM_MARC_PFVF_MAPPING_0_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_1",
  "regGCMC_VM_MARC_PFVF_MAPPING_10",
  "regGCMC_VM_MARC_PFVF_MAPPING_10_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_11",
  "regGCMC_VM_MARC_PFVF_MAPPING_11_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_12",
  "regGCMC_VM_MARC_PFVF_MAPPING_12_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_13",
  "regGCMC_VM_MARC_PFVF_MAPPING_13_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_14",
  "regGCMC_VM_MARC_PFVF_MAPPING_14_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_15",
  "regGCMC_VM_MARC_PFVF_MAPPING_15_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_1_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_2",
  "regGCMC_VM_MARC_PFVF_MAPPING_2_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_3",
  "regGCMC_VM_MARC_PFVF_MAPPING_3_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_4",
  "regGCMC_VM_MARC_PFVF_MAPPING_4_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_5",
  "regGCMC_VM_MARC_PFVF_MAPPING_5_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_6",
  "regGCMC_VM_MARC_PFVF_MAPPING_6_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_7",
  "regGCMC_VM_MARC_PFVF_MAPPING_7_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_8",
  "regGCMC_VM_MARC_PFVF_MAPPING_8_BASE_IDX",
  "regGCMC_VM_MARC_PFVF_MAPPING_9",
  "regGCMC_VM_MARC_PFVF_MAPPING_9_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_0",
  "regGCMC_VM_MARC_RELOC_HI_0_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_1",
  "regGCMC_VM_MARC_RELOC_HI_10",
  "regGCMC_VM_MARC_RELOC_HI_10_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_11",
  "regGCMC_VM_MARC_RELOC_HI_11_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_12",
  "regGCMC_VM_MARC_RELOC_HI_12_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_13",
  "regGCMC_VM_MARC_RELOC_HI_13_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_14",
  "regGCMC_VM_MARC_RELOC_HI_14_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_15",
  "regGCMC_VM_MARC_RELOC_HI_15_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_1_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_2",
  "regGCMC_VM_MARC_RELOC_HI_2_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_3",
  "regGCMC_VM_MARC_RELOC_HI_3_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_4",
  "regGCMC_VM_MARC_RELOC_HI_4_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_5",
  "regGCMC_VM_MARC_RELOC_HI_5_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_6",
  "regGCMC_VM_MARC_RELOC_HI_6_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_7",
  "regGCMC_VM_MARC_RELOC_HI_7_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_8",
  "regGCMC_VM_MARC_RELOC_HI_8_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_HI_9",
  "regGCMC_VM_MARC_RELOC_HI_9_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_0",
  "regGCMC_VM_MARC_RELOC_LO_0_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_1",
  "regGCMC_VM_MARC_RELOC_LO_10",
  "regGCMC_VM_MARC_RELOC_LO_10_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_11",
  "regGCMC_VM_MARC_RELOC_LO_11_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_12",
  "regGCMC_VM_MARC_RELOC_LO_12_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_13",
  "regGCMC_VM_MARC_RELOC_LO_13_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_14",
  "regGCMC_VM_MARC_RELOC_LO_14_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_15",
  "regGCMC_VM_MARC_RELOC_LO_15_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_1_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_2",
  "regGCMC_VM_MARC_RELOC_LO_2_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_3",
  "regGCMC_VM_MARC_RELOC_LO_3_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_4",
  "regGCMC_VM_MARC_RELOC_LO_4_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_5",
  "regGCMC_VM_MARC_RELOC_LO_5_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_6",
  "regGCMC_VM_MARC_RELOC_LO_6_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_7",
  "regGCMC_VM_MARC_RELOC_LO_7_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_8",
  "regGCMC_VM_MARC_RELOC_LO_8_BASE_IDX",
  "regGCMC_VM_MARC_RELOC_LO_9",
  "regGCMC_VM_MARC_RELOC_LO_9_BASE_IDX",
  "regGCMC_VM_MX_L1_TLB_CNTL",
  "regGCMC_VM_MX_L1_TLB_CNTL_BASE_IDX",
  "regGCMC_VM_NB_LOWER_TOP_OF_DRAM2",
  "regGCMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX",
  "regGCMC_VM_NB_TOP_OF_DRAM_SLOT1",
  "regGCMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX",
  "regGCMC_VM_NB_UPPER_TOP_OF_DRAM2",
  "regGCMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX",
  "regGCMC_VM_STEERING",
  "regGCMC_VM_STEERING_BASE_IDX",
  "regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB",
  "regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX",
  "regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB",
  "regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX",
  "regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR",
  "regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX",
  "regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR",
  "regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX",
  "regGCRD_CREDIT_SAFE",
  "regGCRD_CREDIT_SAFE_BASE_IDX",
  "regGCRD_SA0_TARGETS_DISABLE",
  "regGCRD_SA0_TARGETS_DISABLE_BASE_IDX",
  "regGCRD_SA1_TARGETS_DISABLE",
  "regGCRD_SA1_TARGETS_DISABLE_BASE_IDX",
  "regGCR_CMD_STATUS",
  "regGCR_CMD_STATUS_BASE_IDX",
  "regGCR_GENERAL_CNTL",
  "regGCR_GENERAL_CNTL_BASE_IDX",
  "regGCR_PERFCOUNTER0_HI",
  "regGCR_PERFCOUNTER0_HI_BASE_IDX",
  "regGCR_PERFCOUNTER0_LO",
  "regGCR_PERFCOUNTER0_LO_BASE_IDX",
  "regGCR_PERFCOUNTER0_SELECT",
  "regGCR_PERFCOUNTER0_SELECT1",
  "regGCR_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGCR_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGCR_PERFCOUNTER1_HI",
  "regGCR_PERFCOUNTER1_HI_BASE_IDX",
  "regGCR_PERFCOUNTER1_LO",
  "regGCR_PERFCOUNTER1_LO_BASE_IDX",
  "regGCR_PERFCOUNTER1_SELECT",
  "regGCR_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGCR_PIO_CNTL",
  "regGCR_PIO_CNTL_BASE_IDX",
  "regGCR_PIO_DATA",
  "regGCR_PIO_DATA_BASE_IDX",
  "regGCR_SPARE",
  "regGCR_SPARE_BASE_IDX",
  "regGCUTCL2_CGTT_BUSY_CTRL",
  "regGCUTCL2_CGTT_BUSY_CTRL_BASE_IDX",
  "regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC",
  "regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC_BASE_IDX",
  "regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC",
  "regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC_BASE_IDX",
  "regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC",
  "regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC_BASE_IDX",
  "regGCUTCL2_GROUP_RET_FAULT_STATUS",
  "regGCUTCL2_GROUP_RET_FAULT_STATUS_BASE_IDX",
  "regGCUTCL2_HARVEST_BYPASS_GROUPS",
  "regGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX",
  "regGCUTCL2_ICG_CTRL",
  "regGCUTCL2_ICG_CTRL_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER0_CFG",
  "regGCUTCL2_PERFCOUNTER0_CFG_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER1_CFG",
  "regGCUTCL2_PERFCOUNTER1_CFG_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER2_CFG",
  "regGCUTCL2_PERFCOUNTER2_CFG_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER3_CFG",
  "regGCUTCL2_PERFCOUNTER3_CFG_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER_HI",
  "regGCUTCL2_PERFCOUNTER_HI_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER_LO",
  "regGCUTCL2_PERFCOUNTER_LO_BASE_IDX",
  "regGCUTCL2_PERFCOUNTER_RSLT_CNTL",
  "regGCUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX",
  "regGCUTCL2_TRANSLATION_BYPASS_BY_VMID",
  "regGCUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL_BASE_IDX",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO",
  "regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX",
  "regGCUTC_TRANSLATION_FAULT_CNTL0",
  "regGCUTC_TRANSLATION_FAULT_CNTL0_BASE_IDX",
  "regGCUTC_TRANSLATION_FAULT_CNTL1",
  "regGCUTC_TRANSLATION_FAULT_CNTL1_BASE_IDX",
  "regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT",
  "regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_0_HI",
  "regGCVML2_PERFCOUNTER2_0_HI_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_0_LO",
  "regGCVML2_PERFCOUNTER2_0_LO_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_0_MODE",
  "regGCVML2_PERFCOUNTER2_0_MODE_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_0_SELECT",
  "regGCVML2_PERFCOUNTER2_0_SELECT1",
  "regGCVML2_PERFCOUNTER2_0_SELECT1_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_0_SELECT_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_1_HI",
  "regGCVML2_PERFCOUNTER2_1_HI_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_1_LO",
  "regGCVML2_PERFCOUNTER2_1_LO_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_1_MODE",
  "regGCVML2_PERFCOUNTER2_1_MODE_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_1_SELECT",
  "regGCVML2_PERFCOUNTER2_1_SELECT1",
  "regGCVML2_PERFCOUNTER2_1_SELECT1_BASE_IDX",
  "regGCVML2_PERFCOUNTER2_1_SELECT_BASE_IDX",
  "regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ",
  "regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ_BASE_IDX",
  "regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT",
  "regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX",
  "regGCVML2_WALKER_MACRO_THROTTLE_TIME",
  "regGCVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX",
  "regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT",
  "regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX",
  "regGCVML2_WALKER_MICRO_THROTTLE_TIME",
  "regGCVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX",
  "regGCVM_CONTEXT0_CNTL",
  "regGCVM_CONTEXT0_CNTL_BASE_IDX",
  "regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT10_CNTL",
  "regGCVM_CONTEXT10_CNTL_BASE_IDX",
  "regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT11_CNTL",
  "regGCVM_CONTEXT11_CNTL_BASE_IDX",
  "regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT12_CNTL",
  "regGCVM_CONTEXT12_CNTL_BASE_IDX",
  "regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT13_CNTL",
  "regGCVM_CONTEXT13_CNTL_BASE_IDX",
  "regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT14_CNTL",
  "regGCVM_CONTEXT14_CNTL_BASE_IDX",
  "regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT15_CNTL",
  "regGCVM_CONTEXT15_CNTL_BASE_IDX",
  "regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT1_CNTL",
  "regGCVM_CONTEXT1_CNTL_BASE_IDX",
  "regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT2_CNTL",
  "regGCVM_CONTEXT2_CNTL_BASE_IDX",
  "regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT3_CNTL",
  "regGCVM_CONTEXT3_CNTL_BASE_IDX",
  "regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT4_CNTL",
  "regGCVM_CONTEXT4_CNTL_BASE_IDX",
  "regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT5_CNTL",
  "regGCVM_CONTEXT5_CNTL_BASE_IDX",
  "regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT6_CNTL",
  "regGCVM_CONTEXT6_CNTL_BASE_IDX",
  "regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT7_CNTL",
  "regGCVM_CONTEXT7_CNTL_BASE_IDX",
  "regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT8_CNTL",
  "regGCVM_CONTEXT8_CNTL_BASE_IDX",
  "regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT9_CNTL",
  "regGCVM_CONTEXT9_CNTL_BASE_IDX",
  "regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32",
  "regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32",
  "regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32",
  "regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32",
  "regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32",
  "regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX",
  "regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32",
  "regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX",
  "regGCVM_CONTEXTS_DISABLE",
  "regGCVM_CONTEXTS_DISABLE_BASE_IDX",
  "regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32",
  "regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX",
  "regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32",
  "regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX",
  "regGCVM_DUMMY_PAGE_FAULT_CNTL",
  "regGCVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX",
  "regGCVM_INVALIDATE_CNTL",
  "regGCVM_INVALIDATE_CNTL_BASE_IDX",
  "regGCVM_INVALIDATE_ENG0_ACK",
  "regGCVM_INVALIDATE_ENG0_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG0_REQ",
  "regGCVM_INVALIDATE_ENG0_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG0_SEM",
  "regGCVM_INVALIDATE_ENG0_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG10_ACK",
  "regGCVM_INVALIDATE_ENG10_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG10_REQ",
  "regGCVM_INVALIDATE_ENG10_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG10_SEM",
  "regGCVM_INVALIDATE_ENG10_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG11_ACK",
  "regGCVM_INVALIDATE_ENG11_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG11_REQ",
  "regGCVM_INVALIDATE_ENG11_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG11_SEM",
  "regGCVM_INVALIDATE_ENG11_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG12_ACK",
  "regGCVM_INVALIDATE_ENG12_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG12_REQ",
  "regGCVM_INVALIDATE_ENG12_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG12_SEM",
  "regGCVM_INVALIDATE_ENG12_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG13_ACK",
  "regGCVM_INVALIDATE_ENG13_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG13_REQ",
  "regGCVM_INVALIDATE_ENG13_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG13_SEM",
  "regGCVM_INVALIDATE_ENG13_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG14_ACK",
  "regGCVM_INVALIDATE_ENG14_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG14_REQ",
  "regGCVM_INVALIDATE_ENG14_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG14_SEM",
  "regGCVM_INVALIDATE_ENG14_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG15_ACK",
  "regGCVM_INVALIDATE_ENG15_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG15_REQ",
  "regGCVM_INVALIDATE_ENG15_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG15_SEM",
  "regGCVM_INVALIDATE_ENG15_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG16_ACK",
  "regGCVM_INVALIDATE_ENG16_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG16_REQ",
  "regGCVM_INVALIDATE_ENG16_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG16_SEM",
  "regGCVM_INVALIDATE_ENG16_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG17_ACK",
  "regGCVM_INVALIDATE_ENG17_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG17_REQ",
  "regGCVM_INVALIDATE_ENG17_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG17_SEM",
  "regGCVM_INVALIDATE_ENG17_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG1_ACK",
  "regGCVM_INVALIDATE_ENG1_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG1_REQ",
  "regGCVM_INVALIDATE_ENG1_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG1_SEM",
  "regGCVM_INVALIDATE_ENG1_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG2_ACK",
  "regGCVM_INVALIDATE_ENG2_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG2_REQ",
  "regGCVM_INVALIDATE_ENG2_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG2_SEM",
  "regGCVM_INVALIDATE_ENG2_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG3_ACK",
  "regGCVM_INVALIDATE_ENG3_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG3_REQ",
  "regGCVM_INVALIDATE_ENG3_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG3_SEM",
  "regGCVM_INVALIDATE_ENG3_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG4_ACK",
  "regGCVM_INVALIDATE_ENG4_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG4_REQ",
  "regGCVM_INVALIDATE_ENG4_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG4_SEM",
  "regGCVM_INVALIDATE_ENG4_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG5_ACK",
  "regGCVM_INVALIDATE_ENG5_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG5_REQ",
  "regGCVM_INVALIDATE_ENG5_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG5_SEM",
  "regGCVM_INVALIDATE_ENG5_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG6_ACK",
  "regGCVM_INVALIDATE_ENG6_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG6_REQ",
  "regGCVM_INVALIDATE_ENG6_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG6_SEM",
  "regGCVM_INVALIDATE_ENG6_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG7_ACK",
  "regGCVM_INVALIDATE_ENG7_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG7_REQ",
  "regGCVM_INVALIDATE_ENG7_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG7_SEM",
  "regGCVM_INVALIDATE_ENG7_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG8_ACK",
  "regGCVM_INVALIDATE_ENG8_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG8_REQ",
  "regGCVM_INVALIDATE_ENG8_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG8_SEM",
  "regGCVM_INVALIDATE_ENG8_SEM_BASE_IDX",
  "regGCVM_INVALIDATE_ENG9_ACK",
  "regGCVM_INVALIDATE_ENG9_ACK_BASE_IDX",
  "regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32",
  "regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32",
  "regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX",
  "regGCVM_INVALIDATE_ENG9_REQ",
  "regGCVM_INVALIDATE_ENG9_REQ_BASE_IDX",
  "regGCVM_INVALIDATE_ENG9_SEM",
  "regGCVM_INVALIDATE_ENG9_SEM_BASE_IDX",
  "regGCVM_L2_BANK_SELECT_MASKS",
  "regGCVM_L2_BANK_SELECT_MASKS_BASE_IDX",
  "regGCVM_L2_BANK_SELECT_RESERVED_CID",
  "regGCVM_L2_BANK_SELECT_RESERVED_CID2",
  "regGCVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX",
  "regGCVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX",
  "regGCVM_L2_CACHE_PARITY_CNTL",
  "regGCVM_L2_CACHE_PARITY_CNTL_BASE_IDX",
  "regGCVM_L2_CGTT_BUSY_CTRL",
  "regGCVM_L2_CGTT_BUSY_CTRL_BASE_IDX",
  "regGCVM_L2_CNTL",
  "regGCVM_L2_CNTL2",
  "regGCVM_L2_CNTL2_BASE_IDX",
  "regGCVM_L2_CNTL3",
  "regGCVM_L2_CNTL3_BASE_IDX",
  "regGCVM_L2_CNTL4",
  "regGCVM_L2_CNTL4_BASE_IDX",
  "regGCVM_L2_CNTL5",
  "regGCVM_L2_CNTL5_BASE_IDX",
  "regGCVM_L2_CNTL_BASE_IDX",
  "regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32",
  "regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX",
  "regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32",
  "regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX",
  "regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32",
  "regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX",
  "regGCVM_L2_GCR_CNTL",
  "regGCVM_L2_GCR_CNTL_BASE_IDX",
  "regGCVM_L2_ICG_CTRL",
  "regGCVM_L2_ICG_CTRL_BASE_IDX",
  "regGCVM_L2_MM_GROUP_RT_CLASSES",
  "regGCVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX",
  "regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES",
  "regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_ADDR_HI32",
  "regGCVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_ADDR_LO32",
  "regGCVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_CNTL",
  "regGCVM_L2_PROTECTION_FAULT_CNTL2",
  "regGCVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32",
  "regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32",
  "regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_MM_CNTL3",
  "regGCVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_MM_CNTL4",
  "regGCVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX",
  "regGCVM_L2_PROTECTION_FAULT_STATUS",
  "regGCVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX",
  "regGCVM_L2_PTE_CACHE_DUMP_CNTL",
  "regGCVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX",
  "regGCVM_L2_PTE_CACHE_DUMP_READ",
  "regGCVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX",
  "regGCVM_L2_STATUS",
  "regGCVM_L2_STATUS_BASE_IDX",
  "regGC_CAC_AGGR_GFXCLK_CYCLE",
  "regGC_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regGC_CAC_AGGR_LOWER",
  "regGC_CAC_AGGR_LOWER_BASE_IDX",
  "regGC_CAC_AGGR_UPPER",
  "regGC_CAC_AGGR_UPPER_BASE_IDX",
  "regGC_CAC_CTRL_1",
  "regGC_CAC_CTRL_1_BASE_IDX",
  "regGC_CAC_CTRL_2",
  "regGC_CAC_CTRL_2_BASE_IDX",
  "regGC_CAC_IND_DATA",
  "regGC_CAC_IND_DATA_BASE_IDX",
  "regGC_CAC_IND_INDEX",
  "regGC_CAC_IND_INDEX_BASE_IDX",
  "regGC_CAC_WEIGHT_CHC_0",
  "regGC_CAC_WEIGHT_CHC_0_BASE_IDX",
  "regGC_CAC_WEIGHT_CHC_1",
  "regGC_CAC_WEIGHT_CHC_1_BASE_IDX",
  "regGC_CAC_WEIGHT_CP_0",
  "regGC_CAC_WEIGHT_CP_0_BASE_IDX",
  "regGC_CAC_WEIGHT_CP_1",
  "regGC_CAC_WEIGHT_CP_1_BASE_IDX",
  "regGC_CAC_WEIGHT_EA_0",
  "regGC_CAC_WEIGHT_EA_0_BASE_IDX",
  "regGC_CAC_WEIGHT_EA_1",
  "regGC_CAC_WEIGHT_EA_1_BASE_IDX",
  "regGC_CAC_WEIGHT_EA_2",
  "regGC_CAC_WEIGHT_EA_2_BASE_IDX",
  "regGC_CAC_WEIGHT_GDS_0",
  "regGC_CAC_WEIGHT_GDS_0_BASE_IDX",
  "regGC_CAC_WEIGHT_GDS_1",
  "regGC_CAC_WEIGHT_GDS_1_BASE_IDX",
  "regGC_CAC_WEIGHT_GDS_2",
  "regGC_CAC_WEIGHT_GDS_2_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_0",
  "regGC_CAC_WEIGHT_GE_0_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_1",
  "regGC_CAC_WEIGHT_GE_1_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_2",
  "regGC_CAC_WEIGHT_GE_2_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_3",
  "regGC_CAC_WEIGHT_GE_3_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_4",
  "regGC_CAC_WEIGHT_GE_4_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_5",
  "regGC_CAC_WEIGHT_GE_5_BASE_IDX",
  "regGC_CAC_WEIGHT_GE_6",
  "regGC_CAC_WEIGHT_GE_6_BASE_IDX",
  "regGC_CAC_WEIGHT_GL2C_0",
  "regGC_CAC_WEIGHT_GL2C_0_BASE_IDX",
  "regGC_CAC_WEIGHT_GL2C_1",
  "regGC_CAC_WEIGHT_GL2C_1_BASE_IDX",
  "regGC_CAC_WEIGHT_GL2C_2",
  "regGC_CAC_WEIGHT_GL2C_2_BASE_IDX",
  "regGC_CAC_WEIGHT_GRBM_0",
  "regGC_CAC_WEIGHT_GRBM_0_BASE_IDX",
  "regGC_CAC_WEIGHT_GUS_0",
  "regGC_CAC_WEIGHT_GUS_0_BASE_IDX",
  "regGC_CAC_WEIGHT_GUS_1",
  "regGC_CAC_WEIGHT_GUS_1_BASE_IDX",
  "regGC_CAC_WEIGHT_PH_0",
  "regGC_CAC_WEIGHT_PH_0_BASE_IDX",
  "regGC_CAC_WEIGHT_PH_1",
  "regGC_CAC_WEIGHT_PH_1_BASE_IDX",
  "regGC_CAC_WEIGHT_PH_2",
  "regGC_CAC_WEIGHT_PH_2_BASE_IDX",
  "regGC_CAC_WEIGHT_PH_3",
  "regGC_CAC_WEIGHT_PH_3_BASE_IDX",
  "regGC_CAC_WEIGHT_PMM_0",
  "regGC_CAC_WEIGHT_PMM_0_BASE_IDX",
  "regGC_CAC_WEIGHT_RLC_0",
  "regGC_CAC_WEIGHT_RLC_0_BASE_IDX",
  "regGC_CAC_WEIGHT_SDMA_0",
  "regGC_CAC_WEIGHT_SDMA_0_BASE_IDX",
  "regGC_CAC_WEIGHT_SDMA_1",
  "regGC_CAC_WEIGHT_SDMA_1_BASE_IDX",
  "regGC_CAC_WEIGHT_SDMA_2",
  "regGC_CAC_WEIGHT_SDMA_2_BASE_IDX",
  "regGC_CAC_WEIGHT_SDMA_3",
  "regGC_CAC_WEIGHT_SDMA_3_BASE_IDX",
  "regGC_CAC_WEIGHT_SDMA_4",
  "regGC_CAC_WEIGHT_SDMA_4_BASE_IDX",
  "regGC_CAC_WEIGHT_SDMA_5",
  "regGC_CAC_WEIGHT_SDMA_5_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_0",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_0_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_1",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_1_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_2",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_2_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_3",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_3_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_4",
  "regGC_CAC_WEIGHT_UTCL2_ROUTER_4_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_VML2_0",
  "regGC_CAC_WEIGHT_UTCL2_VML2_0_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_VML2_1",
  "regGC_CAC_WEIGHT_UTCL2_VML2_1_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_VML2_2",
  "regGC_CAC_WEIGHT_UTCL2_VML2_2_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_WALKER_0",
  "regGC_CAC_WEIGHT_UTCL2_WALKER_0_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_WALKER_1",
  "regGC_CAC_WEIGHT_UTCL2_WALKER_1_BASE_IDX",
  "regGC_CAC_WEIGHT_UTCL2_WALKER_2",
  "regGC_CAC_WEIGHT_UTCL2_WALKER_2_BASE_IDX",
  "regGC_EDC_CLK_MONITOR_CTRL",
  "regGC_EDC_CLK_MONITOR_CTRL_BASE_IDX",
  "regGC_EDC_CTRL",
  "regGC_EDC_CTRL_BASE_IDX",
  "regGC_EDC_OVERFLOW",
  "regGC_EDC_OVERFLOW_BASE_IDX",
  "regGC_EDC_ROLLING_POWER_DELTA",
  "regGC_EDC_ROLLING_POWER_DELTA_BASE_IDX",
  "regGC_EDC_STATUS",
  "regGC_EDC_STATUS_BASE_IDX",
  "regGC_EDC_STRETCH_CTRL",
  "regGC_EDC_STRETCH_CTRL_BASE_IDX",
  "regGC_EDC_STRETCH_THRESHOLD",
  "regGC_EDC_STRETCH_THRESHOLD_BASE_IDX",
  "regGC_EDC_THRESHOLD",
  "regGC_EDC_THRESHOLD_BASE_IDX",
  "regGC_IH_COOKIE_0_PTR",
  "regGC_IH_COOKIE_0_PTR_BASE_IDX",
  "regGC_THROTTLE_CTRL",
  "regGC_THROTTLE_CTRL1",
  "regGC_THROTTLE_CTRL1_BASE_IDX",
  "regGC_THROTTLE_CTRL_BASE_IDX",
  "regGC_THROTTLE_STATUS",
  "regGC_THROTTLE_STATUS_BASE_IDX",
  "regGC_USER_PRIM_CONFIG",
  "regGC_USER_PRIM_CONFIG_BASE_IDX",
  "regGC_USER_RB_BACKEND_DISABLE",
  "regGC_USER_RB_BACKEND_DISABLE_BASE_IDX",
  "regGC_USER_RB_REDUNDANCY",
  "regGC_USER_RB_REDUNDANCY_BASE_IDX",
  "regGC_USER_RMI_REDUNDANCY",
  "regGC_USER_RMI_REDUNDANCY_BASE_IDX",
  "regGC_USER_SA_UNIT_DISABLE",
  "regGC_USER_SA_UNIT_DISABLE_BASE_IDX",
  "regGC_USER_SHADER_ARRAY_CONFIG",
  "regGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX",
  "regGC_USER_SHADER_RATE_CONFIG",
  "regGC_USER_SHADER_RATE_CONFIG_BASE_IDX",
  "regGDS_ATOM_BASE",
  "regGDS_ATOM_BASE_BASE_IDX",
  "regGDS_ATOM_CNTL",
  "regGDS_ATOM_CNTL_BASE_IDX",
  "regGDS_ATOM_COMPLETE",
  "regGDS_ATOM_COMPLETE_BASE_IDX",
  "regGDS_ATOM_DST",
  "regGDS_ATOM_DST_BASE_IDX",
  "regGDS_ATOM_OFFSET0",
  "regGDS_ATOM_OFFSET0_BASE_IDX",
  "regGDS_ATOM_OFFSET1",
  "regGDS_ATOM_OFFSET1_BASE_IDX",
  "regGDS_ATOM_OP",
  "regGDS_ATOM_OP_BASE_IDX",
  "regGDS_ATOM_READ0",
  "regGDS_ATOM_READ0_BASE_IDX",
  "regGDS_ATOM_READ0_U",
  "regGDS_ATOM_READ0_U_BASE_IDX",
  "regGDS_ATOM_READ1",
  "regGDS_ATOM_READ1_BASE_IDX",
  "regGDS_ATOM_READ1_U",
  "regGDS_ATOM_READ1_U_BASE_IDX",
  "regGDS_ATOM_SIZE",
  "regGDS_ATOM_SIZE_BASE_IDX",
  "regGDS_ATOM_SRC0",
  "regGDS_ATOM_SRC0_BASE_IDX",
  "regGDS_ATOM_SRC0_U",
  "regGDS_ATOM_SRC0_U_BASE_IDX",
  "regGDS_ATOM_SRC1",
  "regGDS_ATOM_SRC1_BASE_IDX",
  "regGDS_ATOM_SRC1_U",
  "regGDS_ATOM_SRC1_U_BASE_IDX",
  "regGDS_CNTL_STATUS",
  "regGDS_CNTL_STATUS_BASE_IDX",
  "regGDS_COMPUTE_MAX_WAVE_ID",
  "regGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX",
  "regGDS_CONFIG",
  "regGDS_CONFIG_BASE_IDX",
  "regGDS_CS_CTXSW_CNT0",
  "regGDS_CS_CTXSW_CNT0_BASE_IDX",
  "regGDS_CS_CTXSW_CNT1",
  "regGDS_CS_CTXSW_CNT1_BASE_IDX",
  "regGDS_CS_CTXSW_CNT2",
  "regGDS_CS_CTXSW_CNT2_BASE_IDX",
  "regGDS_CS_CTXSW_CNT3",
  "regGDS_CS_CTXSW_CNT3_BASE_IDX",
  "regGDS_CS_CTXSW_STATUS",
  "regGDS_CS_CTXSW_STATUS_BASE_IDX",
  "regGDS_DSM_CNTL",
  "regGDS_DSM_CNTL2",
  "regGDS_DSM_CNTL2_BASE_IDX",
  "regGDS_DSM_CNTL_BASE_IDX",
  "regGDS_EDC_CNT",
  "regGDS_EDC_CNT_BASE_IDX",
  "regGDS_EDC_GRBM_CNT",
  "regGDS_EDC_GRBM_CNT_BASE_IDX",
  "regGDS_EDC_OA_DED",
  "regGDS_EDC_OA_DED_BASE_IDX",
  "regGDS_EDC_OA_PHY_CNT",
  "regGDS_EDC_OA_PHY_CNT_BASE_IDX",
  "regGDS_EDC_OA_PIPE_CNT",
  "regGDS_EDC_OA_PIPE_CNT_BASE_IDX",
  "regGDS_ENHANCE",
  "regGDS_ENHANCE2",
  "regGDS_ENHANCE2_BASE_IDX",
  "regGDS_ENHANCE_BASE_IDX",
  "regGDS_GFX_CTXSW_STATUS",
  "regGDS_GFX_CTXSW_STATUS_BASE_IDX",
  "regGDS_GS_0",
  "regGDS_GS_0_BASE_IDX",
  "regGDS_GS_1",
  "regGDS_GS_1_BASE_IDX",
  "regGDS_GS_2",
  "regGDS_GS_2_BASE_IDX",
  "regGDS_GS_3",
  "regGDS_GS_3_BASE_IDX",
  "regGDS_GS_CTXSW_CNT0",
  "regGDS_GS_CTXSW_CNT0_BASE_IDX",
  "regGDS_GS_CTXSW_CNT1",
  "regGDS_GS_CTXSW_CNT1_BASE_IDX",
  "regGDS_GS_CTXSW_CNT2",
  "regGDS_GS_CTXSW_CNT2_BASE_IDX",
  "regGDS_GS_CTXSW_CNT3",
  "regGDS_GS_CTXSW_CNT3_BASE_IDX",
  "regGDS_GWS_RESET0",
  "regGDS_GWS_RESET0_BASE_IDX",
  "regGDS_GWS_RESET1",
  "regGDS_GWS_RESET1_BASE_IDX",
  "regGDS_GWS_RESOURCE",
  "regGDS_GWS_RESOURCE_BASE_IDX",
  "regGDS_GWS_RESOURCE_CNT",
  "regGDS_GWS_RESOURCE_CNTL",
  "regGDS_GWS_RESOURCE_CNTL_BASE_IDX",
  "regGDS_GWS_RESOURCE_CNT_BASE_IDX",
  "regGDS_GWS_RESOURCE_RESET",
  "regGDS_GWS_RESOURCE_RESET_BASE_IDX",
  "regGDS_GWS_VMID0",
  "regGDS_GWS_VMID0_BASE_IDX",
  "regGDS_GWS_VMID1",
  "regGDS_GWS_VMID10",
  "regGDS_GWS_VMID10_BASE_IDX",
  "regGDS_GWS_VMID11",
  "regGDS_GWS_VMID11_BASE_IDX",
  "regGDS_GWS_VMID12",
  "regGDS_GWS_VMID12_BASE_IDX",
  "regGDS_GWS_VMID13",
  "regGDS_GWS_VMID13_BASE_IDX",
  "regGDS_GWS_VMID14",
  "regGDS_GWS_VMID14_BASE_IDX",
  "regGDS_GWS_VMID15",
  "regGDS_GWS_VMID15_BASE_IDX",
  "regGDS_GWS_VMID1_BASE_IDX",
  "regGDS_GWS_VMID2",
  "regGDS_GWS_VMID2_BASE_IDX",
  "regGDS_GWS_VMID3",
  "regGDS_GWS_VMID3_BASE_IDX",
  "regGDS_GWS_VMID4",
  "regGDS_GWS_VMID4_BASE_IDX",
  "regGDS_GWS_VMID5",
  "regGDS_GWS_VMID5_BASE_IDX",
  "regGDS_GWS_VMID6",
  "regGDS_GWS_VMID6_BASE_IDX",
  "regGDS_GWS_VMID7",
  "regGDS_GWS_VMID7_BASE_IDX",
  "regGDS_GWS_VMID8",
  "regGDS_GWS_VMID8_BASE_IDX",
  "regGDS_GWS_VMID9",
  "regGDS_GWS_VMID9_BASE_IDX",
  "regGDS_MEMORY_CLEAN",
  "regGDS_MEMORY_CLEAN_BASE_IDX",
  "regGDS_OA_ADDRESS",
  "regGDS_OA_ADDRESS_BASE_IDX",
  "regGDS_OA_CGPG_RESTORE",
  "regGDS_OA_CGPG_RESTORE_BASE_IDX",
  "regGDS_OA_CNTL",
  "regGDS_OA_CNTL_BASE_IDX",
  "regGDS_OA_COUNTER",
  "regGDS_OA_COUNTER_BASE_IDX",
  "regGDS_OA_INCDEC",
  "regGDS_OA_INCDEC_BASE_IDX",
  "regGDS_OA_RESET",
  "regGDS_OA_RESET_BASE_IDX",
  "regGDS_OA_RESET_MASK",
  "regGDS_OA_RESET_MASK_BASE_IDX",
  "regGDS_OA_RING_SIZE",
  "regGDS_OA_RING_SIZE_BASE_IDX",
  "regGDS_OA_VMID0",
  "regGDS_OA_VMID0_BASE_IDX",
  "regGDS_OA_VMID1",
  "regGDS_OA_VMID10",
  "regGDS_OA_VMID10_BASE_IDX",
  "regGDS_OA_VMID11",
  "regGDS_OA_VMID11_BASE_IDX",
  "regGDS_OA_VMID12",
  "regGDS_OA_VMID12_BASE_IDX",
  "regGDS_OA_VMID13",
  "regGDS_OA_VMID13_BASE_IDX",
  "regGDS_OA_VMID14",
  "regGDS_OA_VMID14_BASE_IDX",
  "regGDS_OA_VMID15",
  "regGDS_OA_VMID15_BASE_IDX",
  "regGDS_OA_VMID1_BASE_IDX",
  "regGDS_OA_VMID2",
  "regGDS_OA_VMID2_BASE_IDX",
  "regGDS_OA_VMID3",
  "regGDS_OA_VMID3_BASE_IDX",
  "regGDS_OA_VMID4",
  "regGDS_OA_VMID4_BASE_IDX",
  "regGDS_OA_VMID5",
  "regGDS_OA_VMID5_BASE_IDX",
  "regGDS_OA_VMID6",
  "regGDS_OA_VMID6_BASE_IDX",
  "regGDS_OA_VMID7",
  "regGDS_OA_VMID7_BASE_IDX",
  "regGDS_OA_VMID8",
  "regGDS_OA_VMID8_BASE_IDX",
  "regGDS_OA_VMID9",
  "regGDS_OA_VMID9_BASE_IDX",
  "regGDS_PERFCOUNTER0_HI",
  "regGDS_PERFCOUNTER0_HI_BASE_IDX",
  "regGDS_PERFCOUNTER0_LO",
  "regGDS_PERFCOUNTER0_LO_BASE_IDX",
  "regGDS_PERFCOUNTER0_SELECT",
  "regGDS_PERFCOUNTER0_SELECT1",
  "regGDS_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGDS_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGDS_PERFCOUNTER1_HI",
  "regGDS_PERFCOUNTER1_HI_BASE_IDX",
  "regGDS_PERFCOUNTER1_LO",
  "regGDS_PERFCOUNTER1_LO_BASE_IDX",
  "regGDS_PERFCOUNTER1_SELECT",
  "regGDS_PERFCOUNTER1_SELECT1",
  "regGDS_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regGDS_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGDS_PERFCOUNTER2_HI",
  "regGDS_PERFCOUNTER2_HI_BASE_IDX",
  "regGDS_PERFCOUNTER2_LO",
  "regGDS_PERFCOUNTER2_LO_BASE_IDX",
  "regGDS_PERFCOUNTER2_SELECT",
  "regGDS_PERFCOUNTER2_SELECT1",
  "regGDS_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regGDS_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGDS_PERFCOUNTER3_HI",
  "regGDS_PERFCOUNTER3_HI_BASE_IDX",
  "regGDS_PERFCOUNTER3_LO",
  "regGDS_PERFCOUNTER3_LO_BASE_IDX",
  "regGDS_PERFCOUNTER3_SELECT",
  "regGDS_PERFCOUNTER3_SELECT1",
  "regGDS_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regGDS_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGDS_PROTECTION_FAULT",
  "regGDS_PROTECTION_FAULT_BASE_IDX",
  "regGDS_PS_CTXSW_CNT0",
  "regGDS_PS_CTXSW_CNT0_BASE_IDX",
  "regGDS_PS_CTXSW_CNT1",
  "regGDS_PS_CTXSW_CNT1_BASE_IDX",
  "regGDS_PS_CTXSW_CNT2",
  "regGDS_PS_CTXSW_CNT2_BASE_IDX",
  "regGDS_PS_CTXSW_CNT3",
  "regGDS_PS_CTXSW_CNT3_BASE_IDX",
  "regGDS_PS_CTXSW_IDX",
  "regGDS_PS_CTXSW_IDX_BASE_IDX",
  "regGDS_RD_ADDR",
  "regGDS_RD_ADDR_BASE_IDX",
  "regGDS_RD_BURST_ADDR",
  "regGDS_RD_BURST_ADDR_BASE_IDX",
  "regGDS_RD_BURST_COUNT",
  "regGDS_RD_BURST_COUNT_BASE_IDX",
  "regGDS_RD_BURST_DATA",
  "regGDS_RD_BURST_DATA_BASE_IDX",
  "regGDS_RD_DATA",
  "regGDS_RD_DATA_BASE_IDX",
  "regGDS_STRMOUT_DWORDS_WRITTEN_0",
  "regGDS_STRMOUT_DWORDS_WRITTEN_0_BASE_IDX",
  "regGDS_STRMOUT_DWORDS_WRITTEN_1",
  "regGDS_STRMOUT_DWORDS_WRITTEN_1_BASE_IDX",
  "regGDS_STRMOUT_DWORDS_WRITTEN_2",
  "regGDS_STRMOUT_DWORDS_WRITTEN_2_BASE_IDX",
  "regGDS_STRMOUT_DWORDS_WRITTEN_3",
  "regGDS_STRMOUT_DWORDS_WRITTEN_3_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_0_HI",
  "regGDS_STRMOUT_PRIMS_NEEDED_0_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_0_LO",
  "regGDS_STRMOUT_PRIMS_NEEDED_0_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_1_HI",
  "regGDS_STRMOUT_PRIMS_NEEDED_1_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_1_LO",
  "regGDS_STRMOUT_PRIMS_NEEDED_1_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_2_HI",
  "regGDS_STRMOUT_PRIMS_NEEDED_2_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_2_LO",
  "regGDS_STRMOUT_PRIMS_NEEDED_2_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_3_HI",
  "regGDS_STRMOUT_PRIMS_NEEDED_3_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_NEEDED_3_LO",
  "regGDS_STRMOUT_PRIMS_NEEDED_3_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_0_HI",
  "regGDS_STRMOUT_PRIMS_WRITTEN_0_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_0_LO",
  "regGDS_STRMOUT_PRIMS_WRITTEN_0_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_1_HI",
  "regGDS_STRMOUT_PRIMS_WRITTEN_1_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_1_LO",
  "regGDS_STRMOUT_PRIMS_WRITTEN_1_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_2_HI",
  "regGDS_STRMOUT_PRIMS_WRITTEN_2_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_2_LO",
  "regGDS_STRMOUT_PRIMS_WRITTEN_2_LO_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_3_HI",
  "regGDS_STRMOUT_PRIMS_WRITTEN_3_HI_BASE_IDX",
  "regGDS_STRMOUT_PRIMS_WRITTEN_3_LO",
  "regGDS_STRMOUT_PRIMS_WRITTEN_3_LO_BASE_IDX",
  "regGDS_VMID0_BASE",
  "regGDS_VMID0_BASE_BASE_IDX",
  "regGDS_VMID0_SIZE",
  "regGDS_VMID0_SIZE_BASE_IDX",
  "regGDS_VMID10_BASE",
  "regGDS_VMID10_BASE_BASE_IDX",
  "regGDS_VMID10_SIZE",
  "regGDS_VMID10_SIZE_BASE_IDX",
  "regGDS_VMID11_BASE",
  "regGDS_VMID11_BASE_BASE_IDX",
  "regGDS_VMID11_SIZE",
  "regGDS_VMID11_SIZE_BASE_IDX",
  "regGDS_VMID12_BASE",
  "regGDS_VMID12_BASE_BASE_IDX",
  "regGDS_VMID12_SIZE",
  "regGDS_VMID12_SIZE_BASE_IDX",
  "regGDS_VMID13_BASE",
  "regGDS_VMID13_BASE_BASE_IDX",
  "regGDS_VMID13_SIZE",
  "regGDS_VMID13_SIZE_BASE_IDX",
  "regGDS_VMID14_BASE",
  "regGDS_VMID14_BASE_BASE_IDX",
  "regGDS_VMID14_SIZE",
  "regGDS_VMID14_SIZE_BASE_IDX",
  "regGDS_VMID15_BASE",
  "regGDS_VMID15_BASE_BASE_IDX",
  "regGDS_VMID15_SIZE",
  "regGDS_VMID15_SIZE_BASE_IDX",
  "regGDS_VMID1_BASE",
  "regGDS_VMID1_BASE_BASE_IDX",
  "regGDS_VMID1_SIZE",
  "regGDS_VMID1_SIZE_BASE_IDX",
  "regGDS_VMID2_BASE",
  "regGDS_VMID2_BASE_BASE_IDX",
  "regGDS_VMID2_SIZE",
  "regGDS_VMID2_SIZE_BASE_IDX",
  "regGDS_VMID3_BASE",
  "regGDS_VMID3_BASE_BASE_IDX",
  "regGDS_VMID3_SIZE",
  "regGDS_VMID3_SIZE_BASE_IDX",
  "regGDS_VMID4_BASE",
  "regGDS_VMID4_BASE_BASE_IDX",
  "regGDS_VMID4_SIZE",
  "regGDS_VMID4_SIZE_BASE_IDX",
  "regGDS_VMID5_BASE",
  "regGDS_VMID5_BASE_BASE_IDX",
  "regGDS_VMID5_SIZE",
  "regGDS_VMID5_SIZE_BASE_IDX",
  "regGDS_VMID6_BASE",
  "regGDS_VMID6_BASE_BASE_IDX",
  "regGDS_VMID6_SIZE",
  "regGDS_VMID6_SIZE_BASE_IDX",
  "regGDS_VMID7_BASE",
  "regGDS_VMID7_BASE_BASE_IDX",
  "regGDS_VMID7_SIZE",
  "regGDS_VMID7_SIZE_BASE_IDX",
  "regGDS_VMID8_BASE",
  "regGDS_VMID8_BASE_BASE_IDX",
  "regGDS_VMID8_SIZE",
  "regGDS_VMID8_SIZE_BASE_IDX",
  "regGDS_VMID9_BASE",
  "regGDS_VMID9_BASE_BASE_IDX",
  "regGDS_VMID9_SIZE",
  "regGDS_VMID9_SIZE_BASE_IDX",
  "regGDS_VM_PROTECTION_FAULT",
  "regGDS_VM_PROTECTION_FAULT_BASE_IDX",
  "regGDS_WRITE_COMPLETE",
  "regGDS_WRITE_COMPLETE_BASE_IDX",
  "regGDS_WR_ADDR",
  "regGDS_WR_ADDR_BASE_IDX",
  "regGDS_WR_BURST_ADDR",
  "regGDS_WR_BURST_ADDR_BASE_IDX",
  "regGDS_WR_BURST_DATA",
  "regGDS_WR_BURST_DATA_BASE_IDX",
  "regGDS_WR_DATA",
  "regGDS_WR_DATA_BASE_IDX",
  "regGE1_PERFCOUNTER0_HI",
  "regGE1_PERFCOUNTER0_HI_BASE_IDX",
  "regGE1_PERFCOUNTER0_LO",
  "regGE1_PERFCOUNTER0_LO_BASE_IDX",
  "regGE1_PERFCOUNTER0_SELECT",
  "regGE1_PERFCOUNTER0_SELECT1",
  "regGE1_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGE1_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGE1_PERFCOUNTER1_HI",
  "regGE1_PERFCOUNTER1_HI_BASE_IDX",
  "regGE1_PERFCOUNTER1_LO",
  "regGE1_PERFCOUNTER1_LO_BASE_IDX",
  "regGE1_PERFCOUNTER1_SELECT",
  "regGE1_PERFCOUNTER1_SELECT1",
  "regGE1_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regGE1_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGE1_PERFCOUNTER2_HI",
  "regGE1_PERFCOUNTER2_HI_BASE_IDX",
  "regGE1_PERFCOUNTER2_LO",
  "regGE1_PERFCOUNTER2_LO_BASE_IDX",
  "regGE1_PERFCOUNTER2_SELECT",
  "regGE1_PERFCOUNTER2_SELECT1",
  "regGE1_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regGE1_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGE1_PERFCOUNTER3_HI",
  "regGE1_PERFCOUNTER3_HI_BASE_IDX",
  "regGE1_PERFCOUNTER3_LO",
  "regGE1_PERFCOUNTER3_LO_BASE_IDX",
  "regGE1_PERFCOUNTER3_SELECT",
  "regGE1_PERFCOUNTER3_SELECT1",
  "regGE1_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regGE1_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER0_HI",
  "regGE2_DIST_PERFCOUNTER0_HI_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER0_LO",
  "regGE2_DIST_PERFCOUNTER0_LO_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER0_SELECT",
  "regGE2_DIST_PERFCOUNTER0_SELECT1",
  "regGE2_DIST_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER1_HI",
  "regGE2_DIST_PERFCOUNTER1_HI_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER1_LO",
  "regGE2_DIST_PERFCOUNTER1_LO_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER1_SELECT",
  "regGE2_DIST_PERFCOUNTER1_SELECT1",
  "regGE2_DIST_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER2_HI",
  "regGE2_DIST_PERFCOUNTER2_HI_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER2_LO",
  "regGE2_DIST_PERFCOUNTER2_LO_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER2_SELECT",
  "regGE2_DIST_PERFCOUNTER2_SELECT1",
  "regGE2_DIST_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER3_HI",
  "regGE2_DIST_PERFCOUNTER3_HI_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER3_LO",
  "regGE2_DIST_PERFCOUNTER3_LO_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER3_SELECT",
  "regGE2_DIST_PERFCOUNTER3_SELECT1",
  "regGE2_DIST_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regGE2_DIST_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGE2_SE_CNTL_STATUS",
  "regGE2_SE_CNTL_STATUS_BASE_IDX",
  "regGE2_SE_PERFCOUNTER0_HI",
  "regGE2_SE_PERFCOUNTER0_HI_BASE_IDX",
  "regGE2_SE_PERFCOUNTER0_LO",
  "regGE2_SE_PERFCOUNTER0_LO_BASE_IDX",
  "regGE2_SE_PERFCOUNTER0_SELECT",
  "regGE2_SE_PERFCOUNTER0_SELECT1",
  "regGE2_SE_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGE2_SE_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGE2_SE_PERFCOUNTER1_HI",
  "regGE2_SE_PERFCOUNTER1_HI_BASE_IDX",
  "regGE2_SE_PERFCOUNTER1_LO",
  "regGE2_SE_PERFCOUNTER1_LO_BASE_IDX",
  "regGE2_SE_PERFCOUNTER1_SELECT",
  "regGE2_SE_PERFCOUNTER1_SELECT1",
  "regGE2_SE_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regGE2_SE_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGE2_SE_PERFCOUNTER2_HI",
  "regGE2_SE_PERFCOUNTER2_HI_BASE_IDX",
  "regGE2_SE_PERFCOUNTER2_LO",
  "regGE2_SE_PERFCOUNTER2_LO_BASE_IDX",
  "regGE2_SE_PERFCOUNTER2_SELECT",
  "regGE2_SE_PERFCOUNTER2_SELECT1",
  "regGE2_SE_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regGE2_SE_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGE2_SE_PERFCOUNTER3_HI",
  "regGE2_SE_PERFCOUNTER3_HI_BASE_IDX",
  "regGE2_SE_PERFCOUNTER3_LO",
  "regGE2_SE_PERFCOUNTER3_LO_BASE_IDX",
  "regGE2_SE_PERFCOUNTER3_SELECT",
  "regGE2_SE_PERFCOUNTER3_SELECT1",
  "regGE2_SE_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regGE2_SE_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGE_CNTL",
  "regGE_CNTL_BASE_IDX",
  "regGE_GS_FAST_LAUNCH_WG_DIM",
  "regGE_GS_FAST_LAUNCH_WG_DIM_1",
  "regGE_GS_FAST_LAUNCH_WG_DIM_1_BASE_IDX",
  "regGE_GS_FAST_LAUNCH_WG_DIM_BASE_IDX",
  "regGE_INDX_OFFSET",
  "regGE_INDX_OFFSET_BASE_IDX",
  "regGE_MAX_OUTPUT_PER_SUBGROUP",
  "regGE_MAX_OUTPUT_PER_SUBGROUP_BASE_IDX",
  "regGE_MAX_VTX_INDX",
  "regGE_MAX_VTX_INDX_BASE_IDX",
  "regGE_MIN_VTX_INDX",
  "regGE_MIN_VTX_INDX_BASE_IDX",
  "regGE_MULTI_PRIM_IB_RESET_EN",
  "regGE_MULTI_PRIM_IB_RESET_EN_BASE_IDX",
  "regGE_NGG_SUBGRP_CNTL",
  "regGE_NGG_SUBGRP_CNTL_BASE_IDX",
  "regGE_PA_IF_SAFE_REG",
  "regGE_PA_IF_SAFE_REG_BASE_IDX",
  "regGE_PC_ALLOC",
  "regGE_PC_ALLOC_BASE_IDX",
  "regGE_PRIV_CONTROL",
  "regGE_PRIV_CONTROL_BASE_IDX",
  "regGE_RATE_CNTL_1",
  "regGE_RATE_CNTL_1_BASE_IDX",
  "regGE_RATE_CNTL_2",
  "regGE_RATE_CNTL_2_BASE_IDX",
  "regGE_SPI_IF_SAFE_REG",
  "regGE_SPI_IF_SAFE_REG_BASE_IDX",
  "regGE_STATUS",
  "regGE_STATUS_BASE_IDX",
  "regGE_STEREO_CNTL",
  "regGE_STEREO_CNTL_BASE_IDX",
  "regGE_USER_VGPR1",
  "regGE_USER_VGPR1_BASE_IDX",
  "regGE_USER_VGPR2",
  "regGE_USER_VGPR2_BASE_IDX",
  "regGE_USER_VGPR3",
  "regGE_USER_VGPR3_BASE_IDX",
  "regGE_USER_VGPR_EN",
  "regGE_USER_VGPR_EN_BASE_IDX",
  "regGFX_COPY_STATE",
  "regGFX_COPY_STATE_BASE_IDX",
  "regGFX_ICG_GL2C_CTRL",
  "regGFX_ICG_GL2C_CTRL1",
  "regGFX_ICG_GL2C_CTRL1_BASE_IDX",
  "regGFX_ICG_GL2C_CTRL_BASE_IDX",
  "regGFX_IMU_AEB_OVERRIDE",
  "regGFX_IMU_AEB_OVERRIDE_BASE_IDX",
  "regGFX_IMU_C2PMSG_0",
  "regGFX_IMU_C2PMSG_0_BASE_IDX",
  "regGFX_IMU_C2PMSG_1",
  "regGFX_IMU_C2PMSG_10",
  "regGFX_IMU_C2PMSG_10_BASE_IDX",
  "regGFX_IMU_C2PMSG_11",
  "regGFX_IMU_C2PMSG_11_BASE_IDX",
  "regGFX_IMU_C2PMSG_12",
  "regGFX_IMU_C2PMSG_12_BASE_IDX",
  "regGFX_IMU_C2PMSG_13",
  "regGFX_IMU_C2PMSG_13_BASE_IDX",
  "regGFX_IMU_C2PMSG_14",
  "regGFX_IMU_C2PMSG_14_BASE_IDX",
  "regGFX_IMU_C2PMSG_15",
  "regGFX_IMU_C2PMSG_15_BASE_IDX",
  "regGFX_IMU_C2PMSG_16",
  "regGFX_IMU_C2PMSG_16_BASE_IDX",
  "regGFX_IMU_C2PMSG_17",
  "regGFX_IMU_C2PMSG_17_BASE_IDX",
  "regGFX_IMU_C2PMSG_18",
  "regGFX_IMU_C2PMSG_18_BASE_IDX",
  "regGFX_IMU_C2PMSG_19",
  "regGFX_IMU_C2PMSG_19_BASE_IDX",
  "regGFX_IMU_C2PMSG_1_BASE_IDX",
  "regGFX_IMU_C2PMSG_2",
  "regGFX_IMU_C2PMSG_20",
  "regGFX_IMU_C2PMSG_20_BASE_IDX",
  "regGFX_IMU_C2PMSG_21",
  "regGFX_IMU_C2PMSG_21_BASE_IDX",
  "regGFX_IMU_C2PMSG_22",
  "regGFX_IMU_C2PMSG_22_BASE_IDX",
  "regGFX_IMU_C2PMSG_23",
  "regGFX_IMU_C2PMSG_23_BASE_IDX",
  "regGFX_IMU_C2PMSG_24",
  "regGFX_IMU_C2PMSG_24_BASE_IDX",
  "regGFX_IMU_C2PMSG_25",
  "regGFX_IMU_C2PMSG_25_BASE_IDX",
  "regGFX_IMU_C2PMSG_26",
  "regGFX_IMU_C2PMSG_26_BASE_IDX",
  "regGFX_IMU_C2PMSG_27",
  "regGFX_IMU_C2PMSG_27_BASE_IDX",
  "regGFX_IMU_C2PMSG_28",
  "regGFX_IMU_C2PMSG_28_BASE_IDX",
  "regGFX_IMU_C2PMSG_29",
  "regGFX_IMU_C2PMSG_29_BASE_IDX",
  "regGFX_IMU_C2PMSG_2_BASE_IDX",
  "regGFX_IMU_C2PMSG_3",
  "regGFX_IMU_C2PMSG_30",
  "regGFX_IMU_C2PMSG_30_BASE_IDX",
  "regGFX_IMU_C2PMSG_31",
  "regGFX_IMU_C2PMSG_31_BASE_IDX",
  "regGFX_IMU_C2PMSG_32",
  "regGFX_IMU_C2PMSG_32_BASE_IDX",
  "regGFX_IMU_C2PMSG_33",
  "regGFX_IMU_C2PMSG_33_BASE_IDX",
  "regGFX_IMU_C2PMSG_34",
  "regGFX_IMU_C2PMSG_34_BASE_IDX",
  "regGFX_IMU_C2PMSG_35",
  "regGFX_IMU_C2PMSG_35_BASE_IDX",
  "regGFX_IMU_C2PMSG_36",
  "regGFX_IMU_C2PMSG_36_BASE_IDX",
  "regGFX_IMU_C2PMSG_37",
  "regGFX_IMU_C2PMSG_37_BASE_IDX",
  "regGFX_IMU_C2PMSG_38",
  "regGFX_IMU_C2PMSG_38_BASE_IDX",
  "regGFX_IMU_C2PMSG_39",
  "regGFX_IMU_C2PMSG_39_BASE_IDX",
  "regGFX_IMU_C2PMSG_3_BASE_IDX",
  "regGFX_IMU_C2PMSG_4",
  "regGFX_IMU_C2PMSG_40",
  "regGFX_IMU_C2PMSG_40_BASE_IDX",
  "regGFX_IMU_C2PMSG_41",
  "regGFX_IMU_C2PMSG_41_BASE_IDX",
  "regGFX_IMU_C2PMSG_42",
  "regGFX_IMU_C2PMSG_42_BASE_IDX",
  "regGFX_IMU_C2PMSG_43",
  "regGFX_IMU_C2PMSG_43_BASE_IDX",
  "regGFX_IMU_C2PMSG_44",
  "regGFX_IMU_C2PMSG_44_BASE_IDX",
  "regGFX_IMU_C2PMSG_45",
  "regGFX_IMU_C2PMSG_45_BASE_IDX",
  "regGFX_IMU_C2PMSG_46",
  "regGFX_IMU_C2PMSG_46_BASE_IDX",
  "regGFX_IMU_C2PMSG_47",
  "regGFX_IMU_C2PMSG_47_BASE_IDX",
  "regGFX_IMU_C2PMSG_4_BASE_IDX",
  "regGFX_IMU_C2PMSG_5",
  "regGFX_IMU_C2PMSG_5_BASE_IDX",
  "regGFX_IMU_C2PMSG_6",
  "regGFX_IMU_C2PMSG_6_BASE_IDX",
  "regGFX_IMU_C2PMSG_7",
  "regGFX_IMU_C2PMSG_7_BASE_IDX",
  "regGFX_IMU_C2PMSG_8",
  "regGFX_IMU_C2PMSG_8_BASE_IDX",
  "regGFX_IMU_C2PMSG_9",
  "regGFX_IMU_C2PMSG_9_BASE_IDX",
  "regGFX_IMU_C2PMSG_ACCESS_CTRL0",
  "regGFX_IMU_C2PMSG_ACCESS_CTRL0_BASE_IDX",
  "regGFX_IMU_C2PMSG_ACCESS_CTRL1",
  "regGFX_IMU_C2PMSG_ACCESS_CTRL1_BASE_IDX",
  "regGFX_IMU_CLK_CTRL",
  "regGFX_IMU_CLK_CTRL_BASE_IDX",
  "regGFX_IMU_CORE_CTRL",
  "regGFX_IMU_CORE_CTRL_BASE_IDX",
  "regGFX_IMU_CORE_INT_STATUS",
  "regGFX_IMU_CORE_INT_STATUS_BASE_IDX",
  "regGFX_IMU_CORE_STATUS",
  "regGFX_IMU_CORE_STATUS_BASE_IDX",
  "regGFX_IMU_DOORBELL_CONTROL",
  "regGFX_IMU_DOORBELL_CONTROL_BASE_IDX",
  "regGFX_IMU_DPM_ACC",
  "regGFX_IMU_DPM_ACC_BASE_IDX",
  "regGFX_IMU_DPM_CONTROL",
  "regGFX_IMU_DPM_CONTROL_BASE_IDX",
  "regGFX_IMU_DPM_REF_COUNTER",
  "regGFX_IMU_DPM_REF_COUNTER_BASE_IDX",
  "regGFX_IMU_D_RAM_ADDR",
  "regGFX_IMU_D_RAM_ADDR_BASE_IDX",
  "regGFX_IMU_D_RAM_DATA",
  "regGFX_IMU_D_RAM_DATA_BASE_IDX",
  "regGFX_IMU_FENCE_CTRL",
  "regGFX_IMU_FENCE_CTRL_BASE_IDX",
  "regGFX_IMU_FENCE_LOG_ADDR",
  "regGFX_IMU_FENCE_LOG_ADDR_BASE_IDX",
  "regGFX_IMU_FENCE_LOG_INIT",
  "regGFX_IMU_FENCE_LOG_INIT_BASE_IDX",
  "regGFX_IMU_FUSESTRAP",
  "regGFX_IMU_FUSE_CTRL",
  "regGFX_IMU_FUSE_CTRL_BASE_IDX",
  "regGFX_IMU_FW_GTS_HI",
  "regGFX_IMU_FW_GTS_HI_BASE_IDX",
  "regGFX_IMU_FW_GTS_LO",
  "regGFX_IMU_FW_GTS_LO_BASE_IDX",
  "regGFX_IMU_GAP_PWROK",
  "regGFX_IMU_GAP_PWROK_BASE_IDX",
  "regGFX_IMU_GFXCLK_BYPASS_CTRL",
  "regGFX_IMU_GFXCLK_BYPASS_CTRL_BASE_IDX",
  "regGFX_IMU_GFX_IH_GASKET_CTRL",
  "regGFX_IMU_GFX_IH_GASKET_CTRL_BASE_IDX",
  "regGFX_IMU_GFX_ISO_CTRL",
  "regGFX_IMU_GFX_ISO_CTRL_BASE_IDX",
  "regGFX_IMU_GFX_RESET_CTRL",
  "regGFX_IMU_GFX_RESET_CTRL_BASE_IDX",
  "regGFX_IMU_GTS_OFFSET_HI",
  "regGFX_IMU_GTS_OFFSET_HI_BASE_IDX",
  "regGFX_IMU_GTS_OFFSET_LO",
  "regGFX_IMU_GTS_OFFSET_LO_BASE_IDX",
  "regGFX_IMU_IH_CTRL_1",
  "regGFX_IMU_IH_CTRL_1_BASE_IDX",
  "regGFX_IMU_IH_CTRL_2",
  "regGFX_IMU_IH_CTRL_2_BASE_IDX",
  "regGFX_IMU_IH_CTRL_3",
  "regGFX_IMU_IH_CTRL_3_BASE_IDX",
  "regGFX_IMU_IH_STATUS",
  "regGFX_IMU_IH_STATUS_BASE_IDX",
  "regGFX_IMU_I_RAM_ADDR",
  "regGFX_IMU_I_RAM_ADDR_BASE_IDX",
  "regGFX_IMU_I_RAM_DATA",
  "regGFX_IMU_I_RAM_DATA_BASE_IDX",
  "regGFX_IMU_MP1_MUTEX",
  "regGFX_IMU_MP1_MUTEX_BASE_IDX",
  "regGFX_IMU_MSG_FLAGS",
  "regGFX_IMU_MSG_FLAGS_BASE_IDX",
  "regGFX_IMU_PIC_INTR",
  "regGFX_IMU_PIC_INTR_BASE_IDX",
  "regGFX_IMU_PIC_INTR_ID",
  "regGFX_IMU_PIC_INTR_ID_BASE_IDX",
  "regGFX_IMU_PIC_INT_EDGE",
  "regGFX_IMU_PIC_INT_EDGE_BASE_IDX",
  "regGFX_IMU_PIC_INT_LVL",
  "regGFX_IMU_PIC_INT_LVL_BASE_IDX",
  "regGFX_IMU_PIC_INT_MASK",
  "regGFX_IMU_PIC_INT_MASK_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_0",
  "regGFX_IMU_PIC_INT_PRI_0_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_1",
  "regGFX_IMU_PIC_INT_PRI_1_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_2",
  "regGFX_IMU_PIC_INT_PRI_2_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_3",
  "regGFX_IMU_PIC_INT_PRI_3_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_4",
  "regGFX_IMU_PIC_INT_PRI_4_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_5",
  "regGFX_IMU_PIC_INT_PRI_5_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_6",
  "regGFX_IMU_PIC_INT_PRI_6_BASE_IDX",
  "regGFX_IMU_PIC_INT_PRI_7",
  "regGFX_IMU_PIC_INT_PRI_7_BASE_IDX",
  "regGFX_IMU_PIC_INT_STATUS",
  "regGFX_IMU_PIC_INT_STATUS_BASE_IDX",
  "regGFX_IMU_PROGRAM_CTR",
  "regGFX_IMU_PROGRAM_CTR_BASE_IDX",
  "regGFX_IMU_PWRMGT_IRQ_CTRL",
  "regGFX_IMU_PWRMGT_IRQ_CTRL_BASE_IDX",
  "regGFX_IMU_PWROK",
  "regGFX_IMU_PWROKRAW",
  "regGFX_IMU_PWROKRAW_BASE_IDX",
  "regGFX_IMU_PWROK_BASE_IDX",
  "regGFX_IMU_RESETn",
  "regGFX_IMU_RESETn_BASE_IDX",
  "regGFX_IMU_RLC_BOOTLOADER_ADDR_HI",
  "regGFX_IMU_RLC_BOOTLOADER_ADDR_HI_BASE_IDX",
  "regGFX_IMU_RLC_BOOTLOADER_ADDR_LO",
  "regGFX_IMU_RLC_BOOTLOADER_ADDR_LO_BASE_IDX",
  "regGFX_IMU_RLC_BOOTLOADER_SIZE",
  "regGFX_IMU_RLC_BOOTLOADER_SIZE_BASE_IDX",
  "regGFX_IMU_RLC_CG_CTRL",
  "regGFX_IMU_RLC_CG_CTRL_BASE_IDX",
  "regGFX_IMU_RLC_CMD",
  "regGFX_IMU_RLC_CMD_BASE_IDX",
  "regGFX_IMU_RLC_DATA_0",
  "regGFX_IMU_RLC_DATA_0_BASE_IDX",
  "regGFX_IMU_RLC_DATA_1",
  "regGFX_IMU_RLC_DATA_1_BASE_IDX",
  "regGFX_IMU_RLC_DATA_2",
  "regGFX_IMU_RLC_DATA_2_BASE_IDX",
  "regGFX_IMU_RLC_DATA_3",
  "regGFX_IMU_RLC_DATA_3_BASE_IDX",
  "regGFX_IMU_RLC_DATA_4",
  "regGFX_IMU_RLC_DATA_4_BASE_IDX",
  "regGFX_IMU_RLC_GTS_OFFSET_HI",
  "regGFX_IMU_RLC_GTS_OFFSET_HI_BASE_IDX",
  "regGFX_IMU_RLC_GTS_OFFSET_LO",
  "regGFX_IMU_RLC_GTS_OFFSET_LO_BASE_IDX",
  "regGFX_IMU_RLC_MSG_STATUS",
  "regGFX_IMU_RLC_MSG_STATUS_BASE_IDX",
  "regGFX_IMU_RLC_MUTEX",
  "regGFX_IMU_RLC_MUTEX_BASE_IDX",
  "regGFX_IMU_RLC_OVERRIDE",
  "regGFX_IMU_RLC_OVERRIDE_BASE_IDX",
  "regGFX_IMU_RLC_RAM_ADDR_HIGH",
  "regGFX_IMU_RLC_RAM_ADDR_HIGH_BASE_IDX",
  "regGFX_IMU_RLC_RAM_ADDR_LOW",
  "regGFX_IMU_RLC_RAM_ADDR_LOW_BASE_IDX",
  "regGFX_IMU_RLC_RAM_DATA",
  "regGFX_IMU_RLC_RAM_DATA_BASE_IDX",
  "regGFX_IMU_RLC_RAM_INDEX",
  "regGFX_IMU_RLC_RAM_INDEX_BASE_IDX",
  "regGFX_IMU_RLC_RESET_VECTOR",
  "regGFX_IMU_RLC_RESET_VECTOR_BASE_IDX",
  "regGFX_IMU_RLC_STATUS",
  "regGFX_IMU_RLC_STATUS_BASE_IDX",
  "regGFX_IMU_RLC_THROTTLE_GFX",
  "regGFX_IMU_RLC_THROTTLE_GFX_BASE_IDX",
  "regGFX_IMU_SCRATCH_0",
  "regGFX_IMU_SCRATCH_0_BASE_IDX",
  "regGFX_IMU_SCRATCH_1",
  "regGFX_IMU_SCRATCH_10",
  "regGFX_IMU_SCRATCH_10_BASE_IDX",
  "regGFX_IMU_SCRATCH_11",
  "regGFX_IMU_SCRATCH_11_BASE_IDX",
  "regGFX_IMU_SCRATCH_12",
  "regGFX_IMU_SCRATCH_12_BASE_IDX",
  "regGFX_IMU_SCRATCH_13",
  "regGFX_IMU_SCRATCH_13_BASE_IDX",
  "regGFX_IMU_SCRATCH_14",
  "regGFX_IMU_SCRATCH_14_BASE_IDX",
  "regGFX_IMU_SCRATCH_15",
  "regGFX_IMU_SCRATCH_15_BASE_IDX",
  "regGFX_IMU_SCRATCH_1_BASE_IDX",
  "regGFX_IMU_SCRATCH_2",
  "regGFX_IMU_SCRATCH_2_BASE_IDX",
  "regGFX_IMU_SCRATCH_3",
  "regGFX_IMU_SCRATCH_3_BASE_IDX",
  "regGFX_IMU_SCRATCH_4",
  "regGFX_IMU_SCRATCH_4_BASE_IDX",
  "regGFX_IMU_SCRATCH_5",
  "regGFX_IMU_SCRATCH_5_BASE_IDX",
  "regGFX_IMU_SCRATCH_6",
  "regGFX_IMU_SCRATCH_6_BASE_IDX",
  "regGFX_IMU_SCRATCH_7",
  "regGFX_IMU_SCRATCH_7_BASE_IDX",
  "regGFX_IMU_SCRATCH_8",
  "regGFX_IMU_SCRATCH_8_BASE_IDX",
  "regGFX_IMU_SCRATCH_9",
  "regGFX_IMU_SCRATCH_9_BASE_IDX",
  "regGFX_IMU_SMUIO_VIDCHG_CTRL",
  "regGFX_IMU_SMUIO_VIDCHG_CTRL_BASE_IDX",
  "regGFX_IMU_SOC_ADDR",
  "regGFX_IMU_SOC_ADDR_BASE_IDX",
  "regGFX_IMU_SOC_DATA",
  "regGFX_IMU_SOC_DATA_BASE_IDX",
  "regGFX_IMU_SOC_REQ",
  "regGFX_IMU_SOC_REQ_BASE_IDX",
  "regGFX_IMU_STATUS",
  "regGFX_IMU_STATUS_BASE_IDX",
  "regGFX_IMU_TELEMETRY",
  "regGFX_IMU_TELEMETRY_BASE_IDX",
  "regGFX_IMU_TELEMETRY_DATA",
  "regGFX_IMU_TELEMETRY_DATA_BASE_IDX",
  "regGFX_IMU_TELEMETRY_TEMPERATURE",
  "regGFX_IMU_TELEMETRY_TEMPERATURE_BASE_IDX",
  "regGFX_IMU_TIMER0_CMP0",
  "regGFX_IMU_TIMER0_CMP0_BASE_IDX",
  "regGFX_IMU_TIMER0_CMP1",
  "regGFX_IMU_TIMER0_CMP1_BASE_IDX",
  "regGFX_IMU_TIMER0_CMP3",
  "regGFX_IMU_TIMER0_CMP3_BASE_IDX",
  "regGFX_IMU_TIMER0_CMP_AUTOINC",
  "regGFX_IMU_TIMER0_CMP_AUTOINC_BASE_IDX",
  "regGFX_IMU_TIMER0_CMP_INTEN",
  "regGFX_IMU_TIMER0_CMP_INTEN_BASE_IDX",
  "regGFX_IMU_TIMER0_CTRL0",
  "regGFX_IMU_TIMER0_CTRL0_BASE_IDX",
  "regGFX_IMU_TIMER0_CTRL1",
  "regGFX_IMU_TIMER0_CTRL1_BASE_IDX",
  "regGFX_IMU_TIMER0_VALUE",
  "regGFX_IMU_TIMER0_VALUE_BASE_IDX",
  "regGFX_IMU_TIMER1_CMP0",
  "regGFX_IMU_TIMER1_CMP0_BASE_IDX",
  "regGFX_IMU_TIMER1_CMP1",
  "regGFX_IMU_TIMER1_CMP1_BASE_IDX",
  "regGFX_IMU_TIMER1_CMP3",
  "regGFX_IMU_TIMER1_CMP3_BASE_IDX",
  "regGFX_IMU_TIMER1_CMP_AUTOINC",
  "regGFX_IMU_TIMER1_CMP_AUTOINC_BASE_IDX",
  "regGFX_IMU_TIMER1_CMP_INTEN",
  "regGFX_IMU_TIMER1_CMP_INTEN_BASE_IDX",
  "regGFX_IMU_TIMER1_CTRL0",
  "regGFX_IMU_TIMER1_CTRL0_BASE_IDX",
  "regGFX_IMU_TIMER1_CTRL1",
  "regGFX_IMU_TIMER1_CTRL1_BASE_IDX",
  "regGFX_IMU_TIMER1_VALUE",
  "regGFX_IMU_TIMER1_VALUE_BASE_IDX",
  "regGFX_IMU_TIMER2_CMP0",
  "regGFX_IMU_TIMER2_CMP0_BASE_IDX",
  "regGFX_IMU_TIMER2_CMP1",
  "regGFX_IMU_TIMER2_CMP1_BASE_IDX",
  "regGFX_IMU_TIMER2_CMP3",
  "regGFX_IMU_TIMER2_CMP3_BASE_IDX",
  "regGFX_IMU_TIMER2_CMP_AUTOINC",
  "regGFX_IMU_TIMER2_CMP_AUTOINC_BASE_IDX",
  "regGFX_IMU_TIMER2_CMP_INTEN",
  "regGFX_IMU_TIMER2_CMP_INTEN_BASE_IDX",
  "regGFX_IMU_TIMER2_CTRL0",
  "regGFX_IMU_TIMER2_CTRL0_BASE_IDX",
  "regGFX_IMU_TIMER2_CTRL1",
  "regGFX_IMU_TIMER2_CTRL1_BASE_IDX",
  "regGFX_IMU_TIMER2_VALUE",
  "regGFX_IMU_TIMER2_VALUE_BASE_IDX",
  "regGFX_IMU_VDCI_RESET_CTRL",
  "regGFX_IMU_VDCI_RESET_CTRL_BASE_IDX",
  "regGFX_IMU_VF_CTRL",
  "regGFX_IMU_VF_CTRL_BASE_IDX",
  "regGFX_PIPE_CONTROL",
  "regGFX_PIPE_CONTROL_BASE_IDX",
  "regGFX_PIPE_PRIORITY",
  "regGFX_PIPE_PRIORITY_BASE_IDX",
  "regGL1A_PERFCOUNTER0_HI",
  "regGL1A_PERFCOUNTER0_HI_BASE_IDX",
  "regGL1A_PERFCOUNTER0_LO",
  "regGL1A_PERFCOUNTER0_LO_BASE_IDX",
  "regGL1A_PERFCOUNTER0_SELECT",
  "regGL1A_PERFCOUNTER0_SELECT1",
  "regGL1A_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGL1A_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGL1A_PERFCOUNTER1_HI",
  "regGL1A_PERFCOUNTER1_HI_BASE_IDX",
  "regGL1A_PERFCOUNTER1_LO",
  "regGL1A_PERFCOUNTER1_LO_BASE_IDX",
  "regGL1A_PERFCOUNTER1_SELECT",
  "regGL1A_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGL1A_PERFCOUNTER2_HI",
  "regGL1A_PERFCOUNTER2_HI_BASE_IDX",
  "regGL1A_PERFCOUNTER2_LO",
  "regGL1A_PERFCOUNTER2_LO_BASE_IDX",
  "regGL1A_PERFCOUNTER2_SELECT",
  "regGL1A_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGL1A_PERFCOUNTER3_HI",
  "regGL1A_PERFCOUNTER3_HI_BASE_IDX",
  "regGL1A_PERFCOUNTER3_LO",
  "regGL1A_PERFCOUNTER3_LO_BASE_IDX",
  "regGL1A_PERFCOUNTER3_SELECT",
  "regGL1A_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGL1C_PERFCOUNTER0_HI",
  "regGL1C_PERFCOUNTER0_HI_BASE_IDX",
  "regGL1C_PERFCOUNTER0_LO",
  "regGL1C_PERFCOUNTER0_LO_BASE_IDX",
  "regGL1C_PERFCOUNTER0_SELECT",
  "regGL1C_PERFCOUNTER0_SELECT1",
  "regGL1C_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGL1C_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGL1C_PERFCOUNTER1_HI",
  "regGL1C_PERFCOUNTER1_HI_BASE_IDX",
  "regGL1C_PERFCOUNTER1_LO",
  "regGL1C_PERFCOUNTER1_LO_BASE_IDX",
  "regGL1C_PERFCOUNTER1_SELECT",
  "regGL1C_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGL1C_PERFCOUNTER2_HI",
  "regGL1C_PERFCOUNTER2_HI_BASE_IDX",
  "regGL1C_PERFCOUNTER2_LO",
  "regGL1C_PERFCOUNTER2_LO_BASE_IDX",
  "regGL1C_PERFCOUNTER2_SELECT",
  "regGL1C_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGL1C_PERFCOUNTER3_HI",
  "regGL1C_PERFCOUNTER3_HI_BASE_IDX",
  "regGL1C_PERFCOUNTER3_LO",
  "regGL1C_PERFCOUNTER3_LO_BASE_IDX",
  "regGL1C_PERFCOUNTER3_SELECT",
  "regGL1C_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGL1C_STATUS",
  "regGL1C_STATUS_BASE_IDX",
  "regGL1C_UTCL0_CNTL1",
  "regGL1C_UTCL0_CNTL1_BASE_IDX",
  "regGL1C_UTCL0_CNTL2",
  "regGL1C_UTCL0_CNTL2_BASE_IDX",
  "regGL1C_UTCL0_RETRY",
  "regGL1C_UTCL0_RETRY_BASE_IDX",
  "regGL1C_UTCL0_STATUS",
  "regGL1C_UTCL0_STATUS_BASE_IDX",
  "regGL1H_ARB_CTRL",
  "regGL1H_ARB_CTRL_BASE_IDX",
  "regGL1H_ARB_STATUS",
  "regGL1H_ARB_STATUS_BASE_IDX",
  "regGL1H_BURST_CTRL",
  "regGL1H_BURST_CTRL_BASE_IDX",
  "regGL1H_BURST_MASK",
  "regGL1H_BURST_MASK_BASE_IDX",
  "regGL1H_GL1_CREDITS",
  "regGL1H_GL1_CREDITS_BASE_IDX",
  "regGL1H_ICG_CTRL",
  "regGL1H_ICG_CTRL_BASE_IDX",
  "regGL1H_PERFCOUNTER0_HI",
  "regGL1H_PERFCOUNTER0_HI_BASE_IDX",
  "regGL1H_PERFCOUNTER0_LO",
  "regGL1H_PERFCOUNTER0_LO_BASE_IDX",
  "regGL1H_PERFCOUNTER0_SELECT",
  "regGL1H_PERFCOUNTER0_SELECT1",
  "regGL1H_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGL1H_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGL1H_PERFCOUNTER1_HI",
  "regGL1H_PERFCOUNTER1_HI_BASE_IDX",
  "regGL1H_PERFCOUNTER1_LO",
  "regGL1H_PERFCOUNTER1_LO_BASE_IDX",
  "regGL1H_PERFCOUNTER1_SELECT",
  "regGL1H_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGL1H_PERFCOUNTER2_HI",
  "regGL1H_PERFCOUNTER2_HI_BASE_IDX",
  "regGL1H_PERFCOUNTER2_LO",
  "regGL1H_PERFCOUNTER2_LO_BASE_IDX",
  "regGL1H_PERFCOUNTER2_SELECT",
  "regGL1H_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGL1H_PERFCOUNTER3_HI",
  "regGL1H_PERFCOUNTER3_HI_BASE_IDX",
  "regGL1H_PERFCOUNTER3_LO",
  "regGL1H_PERFCOUNTER3_LO_BASE_IDX",
  "regGL1H_PERFCOUNTER3_SELECT",
  "regGL1H_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGL1I_GL1R_MGCG_OVERRIDE",
  "regGL1I_GL1R_MGCG_OVERRIDE_BASE_IDX",
  "regGL1I_GL1R_REP_FGCG_OVERRIDE",
  "regGL1I_GL1R_REP_FGCG_OVERRIDE_BASE_IDX",
  "regGL1_ARB_STATUS",
  "regGL1_ARB_STATUS_BASE_IDX",
  "regGL1_DRAM_BURST_MASK",
  "regGL1_DRAM_BURST_MASK_BASE_IDX",
  "regGL1_PIPE_STEER",
  "regGL1_PIPE_STEER_BASE_IDX",
  "regGL2A_ADDR_MATCH_CTRL",
  "regGL2A_ADDR_MATCH_CTRL_BASE_IDX",
  "regGL2A_ADDR_MATCH_MASK",
  "regGL2A_ADDR_MATCH_MASK_BASE_IDX",
  "regGL2A_ADDR_MATCH_SIZE",
  "regGL2A_ADDR_MATCH_SIZE_BASE_IDX",
  "regGL2A_PERFCOUNTER0_HI",
  "regGL2A_PERFCOUNTER0_HI_BASE_IDX",
  "regGL2A_PERFCOUNTER0_LO",
  "regGL2A_PERFCOUNTER0_LO_BASE_IDX",
  "regGL2A_PERFCOUNTER0_SELECT",
  "regGL2A_PERFCOUNTER0_SELECT1",
  "regGL2A_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGL2A_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGL2A_PERFCOUNTER1_HI",
  "regGL2A_PERFCOUNTER1_HI_BASE_IDX",
  "regGL2A_PERFCOUNTER1_LO",
  "regGL2A_PERFCOUNTER1_LO_BASE_IDX",
  "regGL2A_PERFCOUNTER1_SELECT",
  "regGL2A_PERFCOUNTER1_SELECT1",
  "regGL2A_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regGL2A_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGL2A_PERFCOUNTER2_HI",
  "regGL2A_PERFCOUNTER2_HI_BASE_IDX",
  "regGL2A_PERFCOUNTER2_LO",
  "regGL2A_PERFCOUNTER2_LO_BASE_IDX",
  "regGL2A_PERFCOUNTER2_SELECT",
  "regGL2A_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGL2A_PERFCOUNTER3_HI",
  "regGL2A_PERFCOUNTER3_HI_BASE_IDX",
  "regGL2A_PERFCOUNTER3_LO",
  "regGL2A_PERFCOUNTER3_LO_BASE_IDX",
  "regGL2A_PERFCOUNTER3_SELECT",
  "regGL2A_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGL2A_PRIORITY_CTRL",
  "regGL2A_PRIORITY_CTRL_BASE_IDX",
  "regGL2A_RESP_THROTTLE_CTRL",
  "regGL2A_RESP_THROTTLE_CTRL_BASE_IDX",
  "regGL2C_ADDR_MATCH_MASK",
  "regGL2C_ADDR_MATCH_MASK_BASE_IDX",
  "regGL2C_ADDR_MATCH_SIZE",
  "regGL2C_ADDR_MATCH_SIZE_BASE_IDX",
  "regGL2C_CM_CTRL0",
  "regGL2C_CM_CTRL0_BASE_IDX",
  "regGL2C_CM_CTRL1",
  "regGL2C_CM_CTRL1_BASE_IDX",
  "regGL2C_CM_STALL",
  "regGL2C_CM_STALL_BASE_IDX",
  "regGL2C_CTRL",
  "regGL2C_CTRL2",
  "regGL2C_CTRL2_BASE_IDX",
  "regGL2C_CTRL3",
  "regGL2C_CTRL3_BASE_IDX",
  "regGL2C_CTRL4",
  "regGL2C_CTRL4_BASE_IDX",
  "regGL2C_CTRL_BASE_IDX",
  "regGL2C_DISCARD_STALL_CTRL",
  "regGL2C_DISCARD_STALL_CTRL_BASE_IDX",
  "regGL2C_LB_CTR_CTRL",
  "regGL2C_LB_CTR_CTRL_BASE_IDX",
  "regGL2C_LB_CTR_SEL0",
  "regGL2C_LB_CTR_SEL0_BASE_IDX",
  "regGL2C_LB_CTR_SEL1",
  "regGL2C_LB_CTR_SEL1_BASE_IDX",
  "regGL2C_LB_DATA0",
  "regGL2C_LB_DATA0_BASE_IDX",
  "regGL2C_LB_DATA1",
  "regGL2C_LB_DATA1_BASE_IDX",
  "regGL2C_LB_DATA2",
  "regGL2C_LB_DATA2_BASE_IDX",
  "regGL2C_LB_DATA3",
  "regGL2C_LB_DATA3_BASE_IDX",
  "regGL2C_PERFCOUNTER0_HI",
  "regGL2C_PERFCOUNTER0_HI_BASE_IDX",
  "regGL2C_PERFCOUNTER0_LO",
  "regGL2C_PERFCOUNTER0_LO_BASE_IDX",
  "regGL2C_PERFCOUNTER0_SELECT",
  "regGL2C_PERFCOUNTER0_SELECT1",
  "regGL2C_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regGL2C_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGL2C_PERFCOUNTER1_HI",
  "regGL2C_PERFCOUNTER1_HI_BASE_IDX",
  "regGL2C_PERFCOUNTER1_LO",
  "regGL2C_PERFCOUNTER1_LO_BASE_IDX",
  "regGL2C_PERFCOUNTER1_SELECT",
  "regGL2C_PERFCOUNTER1_SELECT1",
  "regGL2C_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regGL2C_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGL2C_PERFCOUNTER2_HI",
  "regGL2C_PERFCOUNTER2_HI_BASE_IDX",
  "regGL2C_PERFCOUNTER2_LO",
  "regGL2C_PERFCOUNTER2_LO_BASE_IDX",
  "regGL2C_PERFCOUNTER2_SELECT",
  "regGL2C_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGL2C_PERFCOUNTER3_HI",
  "regGL2C_PERFCOUNTER3_HI_BASE_IDX",
  "regGL2C_PERFCOUNTER3_LO",
  "regGL2C_PERFCOUNTER3_LO_BASE_IDX",
  "regGL2C_PERFCOUNTER3_SELECT",
  "regGL2C_PERFCOUNTER3_SELECT_BASE_IDX",
  "regGL2C_SOFT_RESET",
  "regGL2C_SOFT_RESET_BASE_IDX",
  "regGL2C_WBINVL2",
  "regGL2C_WBINVL2_BASE_IDX",
  "regGL2_PIPE_STEER_0",
  "regGL2_PIPE_STEER_0_BASE_IDX",
  "regGL2_PIPE_STEER_1",
  "regGL2_PIPE_STEER_1_BASE_IDX",
  "regGL2_PIPE_STEER_2",
  "regGL2_PIPE_STEER_2_BASE_IDX",
  "regGL2_PIPE_STEER_3",
  "regGL2_PIPE_STEER_3_BASE_IDX",
  "regGRBM_CAM_DATA",
  "regGRBM_CAM_DATA_BASE_IDX",
  "regGRBM_CAM_DATA_UPPER",
  "regGRBM_CAM_DATA_UPPER_BASE_IDX",
  "regGRBM_CAM_INDEX",
  "regGRBM_CAM_INDEX_BASE_IDX",
  "regGRBM_CHIP_REVISION",
  "regGRBM_CHIP_REVISION_BASE_IDX",
  "regGRBM_CNTL",
  "regGRBM_CNTL_BASE_IDX",
  "regGRBM_DSM_BYPASS",
  "regGRBM_DSM_BYPASS_BASE_IDX",
  "regGRBM_FENCE_RANGE0",
  "regGRBM_FENCE_RANGE0_BASE_IDX",
  "regGRBM_FENCE_RANGE1",
  "regGRBM_FENCE_RANGE1_BASE_IDX",
  "regGRBM_GFX_CLKEN_CNTL",
  "regGRBM_GFX_CLKEN_CNTL_BASE_IDX",
  "regGRBM_GFX_CNTL",
  "regGRBM_GFX_CNTL_BASE_IDX",
  "regGRBM_GFX_CNTL_SR_DATA",
  "regGRBM_GFX_CNTL_SR_DATA_BASE_IDX",
  "regGRBM_GFX_CNTL_SR_SELECT",
  "regGRBM_GFX_CNTL_SR_SELECT_BASE_IDX",
  "regGRBM_GFX_INDEX",
  "regGRBM_GFX_INDEX_BASE_IDX",
  "regGRBM_GFX_INDEX_SR_DATA",
  "regGRBM_GFX_INDEX_SR_DATA_BASE_IDX",
  "regGRBM_GFX_INDEX_SR_SELECT",
  "regGRBM_GFX_INDEX_SR_SELECT_BASE_IDX",
  "regGRBM_HYP_CAM_DATA",
  "regGRBM_HYP_CAM_DATA_BASE_IDX",
  "regGRBM_HYP_CAM_DATA_UPPER",
  "regGRBM_HYP_CAM_DATA_UPPER_BASE_IDX",
  "regGRBM_HYP_CAM_INDEX",
  "regGRBM_HYP_CAM_INDEX_BASE_IDX",
  "regGRBM_IH_CREDIT",
  "regGRBM_IH_CREDIT_BASE_IDX",
  "regGRBM_INT_CNTL",
  "regGRBM_INT_CNTL_BASE_IDX",
  "regGRBM_INVALID_PIPE",
  "regGRBM_INVALID_PIPE_BASE_IDX",
  "regGRBM_NOWHERE",
  "regGRBM_NOWHERE_BASE_IDX",
  "regGRBM_PERFCOUNTER0_HI",
  "regGRBM_PERFCOUNTER0_HI_BASE_IDX",
  "regGRBM_PERFCOUNTER0_LO",
  "regGRBM_PERFCOUNTER0_LO_BASE_IDX",
  "regGRBM_PERFCOUNTER0_SELECT",
  "regGRBM_PERFCOUNTER0_SELECT_BASE_IDX",
  "regGRBM_PERFCOUNTER0_SELECT_HI",
  "regGRBM_PERFCOUNTER0_SELECT_HI_BASE_IDX",
  "regGRBM_PERFCOUNTER1_HI",
  "regGRBM_PERFCOUNTER1_HI_BASE_IDX",
  "regGRBM_PERFCOUNTER1_LO",
  "regGRBM_PERFCOUNTER1_LO_BASE_IDX",
  "regGRBM_PERFCOUNTER1_SELECT",
  "regGRBM_PERFCOUNTER1_SELECT_BASE_IDX",
  "regGRBM_PERFCOUNTER1_SELECT_HI",
  "regGRBM_PERFCOUNTER1_SELECT_HI_BASE_IDX",
  "regGRBM_PWR_CNTL",
  "regGRBM_PWR_CNTL2",
  "regGRBM_PWR_CNTL2_BASE_IDX",
  "regGRBM_PWR_CNTL_BASE_IDX",
  "regGRBM_READ_ERROR",
  "regGRBM_READ_ERROR2",
  "regGRBM_READ_ERROR2_BASE_IDX",
  "regGRBM_READ_ERROR_BASE_IDX",
  "regGRBM_SCRATCH_REG0",
  "regGRBM_SCRATCH_REG0_BASE_IDX",
  "regGRBM_SCRATCH_REG1",
  "regGRBM_SCRATCH_REG1_BASE_IDX",
  "regGRBM_SCRATCH_REG2",
  "regGRBM_SCRATCH_REG2_BASE_IDX",
  "regGRBM_SCRATCH_REG3",
  "regGRBM_SCRATCH_REG3_BASE_IDX",
  "regGRBM_SCRATCH_REG4",
  "regGRBM_SCRATCH_REG4_BASE_IDX",
  "regGRBM_SCRATCH_REG5",
  "regGRBM_SCRATCH_REG5_BASE_IDX",
  "regGRBM_SCRATCH_REG6",
  "regGRBM_SCRATCH_REG6_BASE_IDX",
  "regGRBM_SCRATCH_REG7",
  "regGRBM_SCRATCH_REG7_BASE_IDX",
  "regGRBM_SE0_PERFCOUNTER_HI",
  "regGRBM_SE0_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE0_PERFCOUNTER_LO",
  "regGRBM_SE0_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE0_PERFCOUNTER_SELECT",
  "regGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SE1_PERFCOUNTER_HI",
  "regGRBM_SE1_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE1_PERFCOUNTER_LO",
  "regGRBM_SE1_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE1_PERFCOUNTER_SELECT",
  "regGRBM_SE1_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SE2_PERFCOUNTER_HI",
  "regGRBM_SE2_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE2_PERFCOUNTER_LO",
  "regGRBM_SE2_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE2_PERFCOUNTER_SELECT",
  "regGRBM_SE2_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SE3_PERFCOUNTER_HI",
  "regGRBM_SE3_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE3_PERFCOUNTER_LO",
  "regGRBM_SE3_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE3_PERFCOUNTER_SELECT",
  "regGRBM_SE3_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SE4_PERFCOUNTER_HI",
  "regGRBM_SE4_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE4_PERFCOUNTER_LO",
  "regGRBM_SE4_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE4_PERFCOUNTER_SELECT",
  "regGRBM_SE4_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SE5_PERFCOUNTER_HI",
  "regGRBM_SE5_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE5_PERFCOUNTER_LO",
  "regGRBM_SE5_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE5_PERFCOUNTER_SELECT",
  "regGRBM_SE5_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SE6_PERFCOUNTER_HI",
  "regGRBM_SE6_PERFCOUNTER_HI_BASE_IDX",
  "regGRBM_SE6_PERFCOUNTER_LO",
  "regGRBM_SE6_PERFCOUNTER_LO_BASE_IDX",
  "regGRBM_SE6_PERFCOUNTER_SELECT",
  "regGRBM_SE6_PERFCOUNTER_SELECT_BASE_IDX",
  "regGRBM_SEC_CNTL",
  "regGRBM_SEC_CNTL_BASE_IDX",
  "regGRBM_SE_REMAP_CNTL",
  "regGRBM_SE_REMAP_CNTL_BASE_IDX",
  "regGRBM_SKEW_CNTL",
  "regGRBM_SKEW_CNTL_BASE_IDX",
  "regGRBM_SOFT_RESET",
  "regGRBM_SOFT_RESET_BASE_IDX",
  "regGRBM_STATUS",
  "regGRBM_STATUS2",
  "regGRBM_STATUS2_BASE_IDX",
  "regGRBM_STATUS3",
  "regGRBM_STATUS3_BASE_IDX",
  "regGRBM_STATUS_BASE_IDX",
  "regGRBM_STATUS_SE0",
  "regGRBM_STATUS_SE0_BASE_IDX",
  "regGRBM_STATUS_SE1",
  "regGRBM_STATUS_SE1_BASE_IDX",
  "regGRBM_STATUS_SE2",
  "regGRBM_STATUS_SE2_BASE_IDX",
  "regGRBM_STATUS_SE3",
  "regGRBM_STATUS_SE3_BASE_IDX",
  "regGRBM_STATUS_SE4",
  "regGRBM_STATUS_SE4_BASE_IDX",
  "regGRBM_STATUS_SE5",
  "regGRBM_STATUS_SE5_BASE_IDX",
  "regGRBM_TRAP_ADDR",
  "regGRBM_TRAP_ADDR_BASE_IDX",
  "regGRBM_TRAP_ADDR_MSK",
  "regGRBM_TRAP_ADDR_MSK_BASE_IDX",
  "regGRBM_TRAP_OP",
  "regGRBM_TRAP_OP_BASE_IDX",
  "regGRBM_TRAP_WD",
  "regGRBM_TRAP_WD_BASE_IDX",
  "regGRBM_TRAP_WD_MSK",
  "regGRBM_TRAP_WD_MSK_BASE_IDX",
  "regGRBM_UTCL2_INVAL_RANGE_END",
  "regGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX",
  "regGRBM_UTCL2_INVAL_RANGE_START",
  "regGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX",
  "regGRBM_WAIT_IDLE_CLOCKS",
  "regGRBM_WAIT_IDLE_CLOCKS_BASE_IDX",
  "regGRBM_WRITE_ERROR",
  "regGRBM_WRITE_ERROR_BASE_IDX",
  "regGRTAVFS_CLK_CNTL",
  "regGRTAVFS_CLK_CNTL_BASE_IDX",
  "regGRTAVFS_GENERAL_0",
  "regGRTAVFS_GENERAL_0_BASE_IDX",
  "regGRTAVFS_PSM_CNTL",
  "regGRTAVFS_PSM_CNTL_BASE_IDX",
  "regGRTAVFS_RTAVFS_RD_DATA",
  "regGRTAVFS_RTAVFS_RD_DATA_BASE_IDX",
  "regGRTAVFS_RTAVFS_REG_ADDR",
  "regGRTAVFS_RTAVFS_REG_ADDR_BASE_IDX",
  "regGRTAVFS_RTAVFS_REG_CTRL",
  "regGRTAVFS_RTAVFS_REG_CTRL_BASE_IDX",
  "regGRTAVFS_RTAVFS_REG_STATUS",
  "regGRTAVFS_RTAVFS_REG_STATUS_BASE_IDX",
  "regGRTAVFS_RTAVFS_WR_DATA",
  "regGRTAVFS_RTAVFS_WR_DATA_BASE_IDX",
  "regGRTAVFS_SE_CLK_CNTL",
  "regGRTAVFS_SE_CLK_CNTL_BASE_IDX",
  "regGRTAVFS_SE_GENERAL_0",
  "regGRTAVFS_SE_GENERAL_0_BASE_IDX",
  "regGRTAVFS_SE_PSM_CNTL",
  "regGRTAVFS_SE_PSM_CNTL_BASE_IDX",
  "regGRTAVFS_SE_RTAVFS_RD_DATA",
  "regGRTAVFS_SE_RTAVFS_RD_DATA_BASE_IDX",
  "regGRTAVFS_SE_RTAVFS_REG_ADDR",
  "regGRTAVFS_SE_RTAVFS_REG_ADDR_BASE_IDX",
  "regGRTAVFS_SE_RTAVFS_REG_CTRL",
  "regGRTAVFS_SE_RTAVFS_REG_CTRL_BASE_IDX",
  "regGRTAVFS_SE_RTAVFS_REG_STATUS",
  "regGRTAVFS_SE_RTAVFS_REG_STATUS_BASE_IDX",
  "regGRTAVFS_SE_RTAVFS_WR_DATA",
  "regGRTAVFS_SE_RTAVFS_WR_DATA_BASE_IDX",
  "regGRTAVFS_SE_SOFT_RESET",
  "regGRTAVFS_SE_SOFT_RESET_BASE_IDX",
  "regGRTAVFS_SE_TARG_FREQ",
  "regGRTAVFS_SE_TARG_FREQ_BASE_IDX",
  "regGRTAVFS_SE_TARG_VOLT",
  "regGRTAVFS_SE_TARG_VOLT_BASE_IDX",
  "regGRTAVFS_SOFT_RESET",
  "regGRTAVFS_SOFT_RESET_BASE_IDX",
  "regGRTAVFS_TARG_FREQ",
  "regGRTAVFS_TARG_FREQ_BASE_IDX",
  "regGRTAVFS_TARG_VOLT",
  "regGRTAVFS_TARG_VOLT_BASE_IDX",
  "regGUS_DRAM_COMBINE_FLUSH",
  "regGUS_DRAM_COMBINE_FLUSH_BASE_IDX",
  "regGUS_DRAM_COMBINE_RD_WR_EN",
  "regGUS_DRAM_COMBINE_RD_WR_EN_BASE_IDX",
  "regGUS_DRAM_GROUP_BURST",
  "regGUS_DRAM_GROUP_BURST_BASE_IDX",
  "regGUS_DRAM_PRI_AGE_COEFF",
  "regGUS_DRAM_PRI_AGE_COEFF_BASE_IDX",
  "regGUS_DRAM_PRI_AGE_RATE",
  "regGUS_DRAM_PRI_AGE_RATE_BASE_IDX",
  "regGUS_DRAM_PRI_FIXED",
  "regGUS_DRAM_PRI_FIXED_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT1_PRI1",
  "regGUS_DRAM_PRI_QUANT1_PRI1_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT1_PRI2",
  "regGUS_DRAM_PRI_QUANT1_PRI2_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT1_PRI3",
  "regGUS_DRAM_PRI_QUANT1_PRI3_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT1_PRI4",
  "regGUS_DRAM_PRI_QUANT1_PRI4_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT1_PRI5",
  "regGUS_DRAM_PRI_QUANT1_PRI5_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT_PRI1",
  "regGUS_DRAM_PRI_QUANT_PRI1_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT_PRI2",
  "regGUS_DRAM_PRI_QUANT_PRI2_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT_PRI3",
  "regGUS_DRAM_PRI_QUANT_PRI3_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT_PRI4",
  "regGUS_DRAM_PRI_QUANT_PRI4_BASE_IDX",
  "regGUS_DRAM_PRI_QUANT_PRI5",
  "regGUS_DRAM_PRI_QUANT_PRI5_BASE_IDX",
  "regGUS_DRAM_PRI_QUEUING",
  "regGUS_DRAM_PRI_QUEUING_BASE_IDX",
  "regGUS_DRAM_PRI_URGENCY_COEFF",
  "regGUS_DRAM_PRI_URGENCY_COEFF_BASE_IDX",
  "regGUS_DRAM_PRI_URGENCY_MODE",
  "regGUS_DRAM_PRI_URGENCY_MODE_BASE_IDX",
  "regGUS_ERR_STATUS",
  "regGUS_ERR_STATUS_BASE_IDX",
  "regGUS_ICG_CTRL",
  "regGUS_ICG_CTRL_BASE_IDX",
  "regGUS_IO_GROUP_BURST",
  "regGUS_IO_GROUP_BURST_BASE_IDX",
  "regGUS_IO_RD_COMBINE_FLUSH",
  "regGUS_IO_RD_COMBINE_FLUSH_BASE_IDX",
  "regGUS_IO_RD_PRI_AGE_COEFF",
  "regGUS_IO_RD_PRI_AGE_COEFF_BASE_IDX",
  "regGUS_IO_RD_PRI_AGE_RATE",
  "regGUS_IO_RD_PRI_AGE_RATE_BASE_IDX",
  "regGUS_IO_RD_PRI_FIXED",
  "regGUS_IO_RD_PRI_FIXED_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT1_PRI1",
  "regGUS_IO_RD_PRI_QUANT1_PRI1_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT1_PRI2",
  "regGUS_IO_RD_PRI_QUANT1_PRI2_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT1_PRI3",
  "regGUS_IO_RD_PRI_QUANT1_PRI3_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT1_PRI4",
  "regGUS_IO_RD_PRI_QUANT1_PRI4_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT_PRI1",
  "regGUS_IO_RD_PRI_QUANT_PRI1_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT_PRI2",
  "regGUS_IO_RD_PRI_QUANT_PRI2_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT_PRI3",
  "regGUS_IO_RD_PRI_QUANT_PRI3_BASE_IDX",
  "regGUS_IO_RD_PRI_QUANT_PRI4",
  "regGUS_IO_RD_PRI_QUANT_PRI4_BASE_IDX",
  "regGUS_IO_RD_PRI_QUEUING",
  "regGUS_IO_RD_PRI_QUEUING_BASE_IDX",
  "regGUS_IO_RD_PRI_URGENCY_COEFF",
  "regGUS_IO_RD_PRI_URGENCY_COEFF_BASE_IDX",
  "regGUS_IO_RD_PRI_URGENCY_MODE",
  "regGUS_IO_RD_PRI_URGENCY_MODE_BASE_IDX",
  "regGUS_IO_WR_COMBINE_FLUSH",
  "regGUS_IO_WR_COMBINE_FLUSH_BASE_IDX",
  "regGUS_IO_WR_PRI_AGE_COEFF",
  "regGUS_IO_WR_PRI_AGE_COEFF_BASE_IDX",
  "regGUS_IO_WR_PRI_AGE_RATE",
  "regGUS_IO_WR_PRI_AGE_RATE_BASE_IDX",
  "regGUS_IO_WR_PRI_FIXED",
  "regGUS_IO_WR_PRI_FIXED_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT1_PRI1",
  "regGUS_IO_WR_PRI_QUANT1_PRI1_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT1_PRI2",
  "regGUS_IO_WR_PRI_QUANT1_PRI2_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT1_PRI3",
  "regGUS_IO_WR_PRI_QUANT1_PRI3_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT1_PRI4",
  "regGUS_IO_WR_PRI_QUANT1_PRI4_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT_PRI1",
  "regGUS_IO_WR_PRI_QUANT_PRI1_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT_PRI2",
  "regGUS_IO_WR_PRI_QUANT_PRI2_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT_PRI3",
  "regGUS_IO_WR_PRI_QUANT_PRI3_BASE_IDX",
  "regGUS_IO_WR_PRI_QUANT_PRI4",
  "regGUS_IO_WR_PRI_QUANT_PRI4_BASE_IDX",
  "regGUS_IO_WR_PRI_QUEUING",
  "regGUS_IO_WR_PRI_QUEUING_BASE_IDX",
  "regGUS_IO_WR_PRI_URGENCY_COEFF",
  "regGUS_IO_WR_PRI_URGENCY_COEFF_BASE_IDX",
  "regGUS_IO_WR_PRI_URGENCY_MODE",
  "regGUS_IO_WR_PRI_URGENCY_MODE_BASE_IDX",
  "regGUS_L1_CH0_CMD_IN",
  "regGUS_L1_CH0_CMD_IN_BASE_IDX",
  "regGUS_L1_CH0_CMD_OUT",
  "regGUS_L1_CH0_CMD_OUT_BASE_IDX",
  "regGUS_L1_CH0_DATA_IN",
  "regGUS_L1_CH0_DATA_IN_BASE_IDX",
  "regGUS_L1_CH0_DATA_OUT",
  "regGUS_L1_CH0_DATA_OUT_BASE_IDX",
  "regGUS_L1_CH0_DATA_U_IN",
  "regGUS_L1_CH0_DATA_U_IN_BASE_IDX",
  "regGUS_L1_CH0_DATA_U_OUT",
  "regGUS_L1_CH0_DATA_U_OUT_BASE_IDX",
  "regGUS_L1_CH1_CMD_IN",
  "regGUS_L1_CH1_CMD_IN_BASE_IDX",
  "regGUS_L1_CH1_CMD_OUT",
  "regGUS_L1_CH1_CMD_OUT_BASE_IDX",
  "regGUS_L1_CH1_DATA_IN",
  "regGUS_L1_CH1_DATA_IN_BASE_IDX",
  "regGUS_L1_CH1_DATA_OUT",
  "regGUS_L1_CH1_DATA_OUT_BASE_IDX",
  "regGUS_L1_CH1_DATA_U_IN",
  "regGUS_L1_CH1_DATA_U_IN_BASE_IDX",
  "regGUS_L1_CH1_DATA_U_OUT",
  "regGUS_L1_CH1_DATA_U_OUT_BASE_IDX",
  "regGUS_L1_SA0_CMD_IN",
  "regGUS_L1_SA0_CMD_IN_BASE_IDX",
  "regGUS_L1_SA0_CMD_OUT",
  "regGUS_L1_SA0_CMD_OUT_BASE_IDX",
  "regGUS_L1_SA0_DATA_IN",
  "regGUS_L1_SA0_DATA_IN_BASE_IDX",
  "regGUS_L1_SA0_DATA_OUT",
  "regGUS_L1_SA0_DATA_OUT_BASE_IDX",
  "regGUS_L1_SA0_DATA_U_IN",
  "regGUS_L1_SA0_DATA_U_IN_BASE_IDX",
  "regGUS_L1_SA0_DATA_U_OUT",
  "regGUS_L1_SA0_DATA_U_OUT_BASE_IDX",
  "regGUS_L1_SA1_CMD_IN",
  "regGUS_L1_SA1_CMD_IN_BASE_IDX",
  "regGUS_L1_SA1_CMD_OUT",
  "regGUS_L1_SA1_CMD_OUT_BASE_IDX",
  "regGUS_L1_SA1_DATA_IN",
  "regGUS_L1_SA1_DATA_IN_BASE_IDX",
  "regGUS_L1_SA1_DATA_OUT",
  "regGUS_L1_SA1_DATA_OUT_BASE_IDX",
  "regGUS_L1_SA1_DATA_U_IN",
  "regGUS_L1_SA1_DATA_U_IN_BASE_IDX",
  "regGUS_L1_SA1_DATA_U_OUT",
  "regGUS_L1_SA1_DATA_U_OUT_BASE_IDX",
  "regGUS_L1_SA2_CMD_IN",
  "regGUS_L1_SA2_CMD_IN_BASE_IDX",
  "regGUS_L1_SA2_CMD_OUT",
  "regGUS_L1_SA2_CMD_OUT_BASE_IDX",
  "regGUS_L1_SA2_DATA_IN",
  "regGUS_L1_SA2_DATA_IN_BASE_IDX",
  "regGUS_L1_SA2_DATA_OUT",
  "regGUS_L1_SA2_DATA_OUT_BASE_IDX",
  "regGUS_L1_SA2_DATA_U_IN",
  "regGUS_L1_SA2_DATA_U_IN_BASE_IDX",
  "regGUS_L1_SA2_DATA_U_OUT",
  "regGUS_L1_SA2_DATA_U_OUT_BASE_IDX",
  "regGUS_L1_SA3_CMD_IN",
  "regGUS_L1_SA3_CMD_IN_BASE_IDX",
  "regGUS_L1_SA3_CMD_OUT",
  "regGUS_L1_SA3_CMD_OUT_BASE_IDX",
  "regGUS_L1_SA3_DATA_IN",
  "regGUS_L1_SA3_DATA_IN_BASE_IDX",
  "regGUS_L1_SA3_DATA_OUT",
  "regGUS_L1_SA3_DATA_OUT_BASE_IDX",
  "regGUS_L1_SA3_DATA_U_IN",
  "regGUS_L1_SA3_DATA_U_IN_BASE_IDX",
  "regGUS_L1_SA3_DATA_U_OUT",
  "regGUS_L1_SA3_DATA_U_OUT_BASE_IDX",
  "regGUS_LATENCY_SAMPLING",
  "regGUS_LATENCY_SAMPLING_BASE_IDX",
  "regGUS_MISC",
  "regGUS_MISC2",
  "regGUS_MISC2_BASE_IDX",
  "regGUS_MISC3",
  "regGUS_MISC3_BASE_IDX",
  "regGUS_MISC_BASE_IDX",
  "regGUS_PERFCOUNTER0_CFG",
  "regGUS_PERFCOUNTER0_CFG_BASE_IDX",
  "regGUS_PERFCOUNTER1_CFG",
  "regGUS_PERFCOUNTER1_CFG_BASE_IDX",
  "regGUS_PERFCOUNTER2_HI",
  "regGUS_PERFCOUNTER2_HI_BASE_IDX",
  "regGUS_PERFCOUNTER2_LO",
  "regGUS_PERFCOUNTER2_LO_BASE_IDX",
  "regGUS_PERFCOUNTER2_MODE",
  "regGUS_PERFCOUNTER2_MODE_BASE_IDX",
  "regGUS_PERFCOUNTER2_SELECT",
  "regGUS_PERFCOUNTER2_SELECT1",
  "regGUS_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regGUS_PERFCOUNTER2_SELECT_BASE_IDX",
  "regGUS_PERFCOUNTER_HI",
  "regGUS_PERFCOUNTER_HI_BASE_IDX",
  "regGUS_PERFCOUNTER_LO",
  "regGUS_PERFCOUNTER_LO_BASE_IDX",
  "regGUS_PERFCOUNTER_RSLT_CNTL",
  "regGUS_PERFCOUNTER_RSLT_CNTL_BASE_IDX",
  "regGUS_SDP_ARB_FINAL",
  "regGUS_SDP_ARB_FINAL_BASE_IDX",
  "regGUS_SDP_CREDITS",
  "regGUS_SDP_CREDITS_BASE_IDX",
  "regGUS_SDP_ENABLE",
  "regGUS_SDP_ENABLE_BASE_IDX",
  "regGUS_SDP_QOS_VC_PRIORITY",
  "regGUS_SDP_QOS_VC_PRIORITY_BASE_IDX",
  "regGUS_SDP_REQ_CNTL",
  "regGUS_SDP_REQ_CNTL_BASE_IDX",
  "regGUS_SDP_TAG_RESERVE0",
  "regGUS_SDP_TAG_RESERVE0_BASE_IDX",
  "regGUS_SDP_TAG_RESERVE1",
  "regGUS_SDP_TAG_RESERVE1_BASE_IDX",
  "regGUS_SDP_VCC_RESERVE0",
  "regGUS_SDP_VCC_RESERVE0_BASE_IDX",
  "regGUS_SDP_VCC_RESERVE1",
  "regGUS_SDP_VCC_RESERVE1_BASE_IDX",
  "regGUS_SDP_VCD_RESERVE0",
  "regGUS_SDP_VCD_RESERVE0_BASE_IDX",
  "regGUS_SDP_VCD_RESERVE1",
  "regGUS_SDP_VCD_RESERVE1_BASE_IDX",
  "regGUS_WRRSP_FIFO_CNTL",
  "regGUS_WRRSP_FIFO_CNTL_BASE_IDX",
  "regIA_ENHANCE",
  "regIA_ENHANCE_BASE_IDX",
  "regIA_UTCL1_CNTL",
  "regIA_UTCL1_CNTL_BASE_IDX",
  "regIA_UTCL1_STATUS",
  "regIA_UTCL1_STATUS_2",
  "regIA_UTCL1_STATUS_2_BASE_IDX",
  "regIA_UTCL1_STATUS_BASE_IDX",
  "regICG_CHA_CTRL",
  "regICG_CHA_CTRL_BASE_IDX",
  "regICG_CHCG_CLK_CTRL",
  "regICG_CHCG_CLK_CTRL_BASE_IDX",
  "regICG_CHC_CLK_CTRL",
  "regICG_CHC_CLK_CTRL_BASE_IDX",
  "regICG_GL1A_CTRL",
  "regICG_GL1A_CTRL_BASE_IDX",
  "regICG_GL1C_CLK_CTRL",
  "regICG_GL1C_CLK_CTRL_BASE_IDX",
  "regICG_LDS_CLK_CTRL",
  "regICG_LDS_CLK_CTRL_BASE_IDX",
  "regICG_SP_CLK_CTRL",
  "regICG_SP_CLK_CTRL_BASE_IDX",
  "regLDS_CONFIG",
  "regLDS_CONFIG_BASE_IDX",
  "regPA_CL_CLIP_CNTL",
  "regPA_CL_CLIP_CNTL_BASE_IDX",
  "regPA_CL_CNTL_STATUS",
  "regPA_CL_CNTL_STATUS_BASE_IDX",
  "regPA_CL_ENHANCE",
  "regPA_CL_ENHANCE_BASE_IDX",
  "regPA_CL_GB_HORZ_CLIP_ADJ",
  "regPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX",
  "regPA_CL_GB_HORZ_DISC_ADJ",
  "regPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX",
  "regPA_CL_GB_VERT_CLIP_ADJ",
  "regPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX",
  "regPA_CL_GB_VERT_DISC_ADJ",
  "regPA_CL_GB_VERT_DISC_ADJ_BASE_IDX",
  "regPA_CL_NANINF_CNTL",
  "regPA_CL_NANINF_CNTL_BASE_IDX",
  "regPA_CL_NGG_CNTL",
  "regPA_CL_NGG_CNTL_BASE_IDX",
  "regPA_CL_POINT_CULL_RAD",
  "regPA_CL_POINT_CULL_RAD_BASE_IDX",
  "regPA_CL_POINT_SIZE",
  "regPA_CL_POINT_SIZE_BASE_IDX",
  "regPA_CL_POINT_X_RAD",
  "regPA_CL_POINT_X_RAD_BASE_IDX",
  "regPA_CL_POINT_Y_RAD",
  "regPA_CL_POINT_Y_RAD_BASE_IDX",
  "regPA_CL_PROG_NEAR_CLIP_Z",
  "regPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX",
  "regPA_CL_UCP_0_W",
  "regPA_CL_UCP_0_W_BASE_IDX",
  "regPA_CL_UCP_0_X",
  "regPA_CL_UCP_0_X_BASE_IDX",
  "regPA_CL_UCP_0_Y",
  "regPA_CL_UCP_0_Y_BASE_IDX",
  "regPA_CL_UCP_0_Z",
  "regPA_CL_UCP_0_Z_BASE_IDX",
  "regPA_CL_UCP_1_W",
  "regPA_CL_UCP_1_W_BASE_IDX",
  "regPA_CL_UCP_1_X",
  "regPA_CL_UCP_1_X_BASE_IDX",
  "regPA_CL_UCP_1_Y",
  "regPA_CL_UCP_1_Y_BASE_IDX",
  "regPA_CL_UCP_1_Z",
  "regPA_CL_UCP_1_Z_BASE_IDX",
  "regPA_CL_UCP_2_W",
  "regPA_CL_UCP_2_W_BASE_IDX",
  "regPA_CL_UCP_2_X",
  "regPA_CL_UCP_2_X_BASE_IDX",
  "regPA_CL_UCP_2_Y",
  "regPA_CL_UCP_2_Y_BASE_IDX",
  "regPA_CL_UCP_2_Z",
  "regPA_CL_UCP_2_Z_BASE_IDX",
  "regPA_CL_UCP_3_W",
  "regPA_CL_UCP_3_W_BASE_IDX",
  "regPA_CL_UCP_3_X",
  "regPA_CL_UCP_3_X_BASE_IDX",
  "regPA_CL_UCP_3_Y",
  "regPA_CL_UCP_3_Y_BASE_IDX",
  "regPA_CL_UCP_3_Z",
  "regPA_CL_UCP_3_Z_BASE_IDX",
  "regPA_CL_UCP_4_W",
  "regPA_CL_UCP_4_W_BASE_IDX",
  "regPA_CL_UCP_4_X",
  "regPA_CL_UCP_4_X_BASE_IDX",
  "regPA_CL_UCP_4_Y",
  "regPA_CL_UCP_4_Y_BASE_IDX",
  "regPA_CL_UCP_4_Z",
  "regPA_CL_UCP_4_Z_BASE_IDX",
  "regPA_CL_UCP_5_W",
  "regPA_CL_UCP_5_W_BASE_IDX",
  "regPA_CL_UCP_5_X",
  "regPA_CL_UCP_5_X_BASE_IDX",
  "regPA_CL_UCP_5_Y",
  "regPA_CL_UCP_5_Y_BASE_IDX",
  "regPA_CL_UCP_5_Z",
  "regPA_CL_UCP_5_Z_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET",
  "regPA_CL_VPORT_XOFFSET_1",
  "regPA_CL_VPORT_XOFFSET_10",
  "regPA_CL_VPORT_XOFFSET_10_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_11",
  "regPA_CL_VPORT_XOFFSET_11_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_12",
  "regPA_CL_VPORT_XOFFSET_12_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_13",
  "regPA_CL_VPORT_XOFFSET_13_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_14",
  "regPA_CL_VPORT_XOFFSET_14_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_15",
  "regPA_CL_VPORT_XOFFSET_15_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_1_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_2",
  "regPA_CL_VPORT_XOFFSET_2_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_3",
  "regPA_CL_VPORT_XOFFSET_3_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_4",
  "regPA_CL_VPORT_XOFFSET_4_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_5",
  "regPA_CL_VPORT_XOFFSET_5_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_6",
  "regPA_CL_VPORT_XOFFSET_6_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_7",
  "regPA_CL_VPORT_XOFFSET_7_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_8",
  "regPA_CL_VPORT_XOFFSET_8_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_9",
  "regPA_CL_VPORT_XOFFSET_9_BASE_IDX",
  "regPA_CL_VPORT_XOFFSET_BASE_IDX",
  "regPA_CL_VPORT_XSCALE",
  "regPA_CL_VPORT_XSCALE_1",
  "regPA_CL_VPORT_XSCALE_10",
  "regPA_CL_VPORT_XSCALE_10_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_11",
  "regPA_CL_VPORT_XSCALE_11_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_12",
  "regPA_CL_VPORT_XSCALE_12_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_13",
  "regPA_CL_VPORT_XSCALE_13_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_14",
  "regPA_CL_VPORT_XSCALE_14_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_15",
  "regPA_CL_VPORT_XSCALE_15_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_1_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_2",
  "regPA_CL_VPORT_XSCALE_2_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_3",
  "regPA_CL_VPORT_XSCALE_3_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_4",
  "regPA_CL_VPORT_XSCALE_4_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_5",
  "regPA_CL_VPORT_XSCALE_5_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_6",
  "regPA_CL_VPORT_XSCALE_6_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_7",
  "regPA_CL_VPORT_XSCALE_7_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_8",
  "regPA_CL_VPORT_XSCALE_8_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_9",
  "regPA_CL_VPORT_XSCALE_9_BASE_IDX",
  "regPA_CL_VPORT_XSCALE_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET",
  "regPA_CL_VPORT_YOFFSET_1",
  "regPA_CL_VPORT_YOFFSET_10",
  "regPA_CL_VPORT_YOFFSET_10_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_11",
  "regPA_CL_VPORT_YOFFSET_11_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_12",
  "regPA_CL_VPORT_YOFFSET_12_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_13",
  "regPA_CL_VPORT_YOFFSET_13_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_14",
  "regPA_CL_VPORT_YOFFSET_14_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_15",
  "regPA_CL_VPORT_YOFFSET_15_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_1_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_2",
  "regPA_CL_VPORT_YOFFSET_2_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_3",
  "regPA_CL_VPORT_YOFFSET_3_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_4",
  "regPA_CL_VPORT_YOFFSET_4_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_5",
  "regPA_CL_VPORT_YOFFSET_5_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_6",
  "regPA_CL_VPORT_YOFFSET_6_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_7",
  "regPA_CL_VPORT_YOFFSET_7_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_8",
  "regPA_CL_VPORT_YOFFSET_8_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_9",
  "regPA_CL_VPORT_YOFFSET_9_BASE_IDX",
  "regPA_CL_VPORT_YOFFSET_BASE_IDX",
  "regPA_CL_VPORT_YSCALE",
  "regPA_CL_VPORT_YSCALE_1",
  "regPA_CL_VPORT_YSCALE_10",
  "regPA_CL_VPORT_YSCALE_10_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_11",
  "regPA_CL_VPORT_YSCALE_11_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_12",
  "regPA_CL_VPORT_YSCALE_12_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_13",
  "regPA_CL_VPORT_YSCALE_13_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_14",
  "regPA_CL_VPORT_YSCALE_14_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_15",
  "regPA_CL_VPORT_YSCALE_15_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_1_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_2",
  "regPA_CL_VPORT_YSCALE_2_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_3",
  "regPA_CL_VPORT_YSCALE_3_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_4",
  "regPA_CL_VPORT_YSCALE_4_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_5",
  "regPA_CL_VPORT_YSCALE_5_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_6",
  "regPA_CL_VPORT_YSCALE_6_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_7",
  "regPA_CL_VPORT_YSCALE_7_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_8",
  "regPA_CL_VPORT_YSCALE_8_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_9",
  "regPA_CL_VPORT_YSCALE_9_BASE_IDX",
  "regPA_CL_VPORT_YSCALE_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET",
  "regPA_CL_VPORT_ZOFFSET_1",
  "regPA_CL_VPORT_ZOFFSET_10",
  "regPA_CL_VPORT_ZOFFSET_10_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_11",
  "regPA_CL_VPORT_ZOFFSET_11_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_12",
  "regPA_CL_VPORT_ZOFFSET_12_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_13",
  "regPA_CL_VPORT_ZOFFSET_13_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_14",
  "regPA_CL_VPORT_ZOFFSET_14_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_15",
  "regPA_CL_VPORT_ZOFFSET_15_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_1_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_2",
  "regPA_CL_VPORT_ZOFFSET_2_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_3",
  "regPA_CL_VPORT_ZOFFSET_3_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_4",
  "regPA_CL_VPORT_ZOFFSET_4_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_5",
  "regPA_CL_VPORT_ZOFFSET_5_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_6",
  "regPA_CL_VPORT_ZOFFSET_6_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_7",
  "regPA_CL_VPORT_ZOFFSET_7_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_8",
  "regPA_CL_VPORT_ZOFFSET_8_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_9",
  "regPA_CL_VPORT_ZOFFSET_9_BASE_IDX",
  "regPA_CL_VPORT_ZOFFSET_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE",
  "regPA_CL_VPORT_ZSCALE_1",
  "regPA_CL_VPORT_ZSCALE_10",
  "regPA_CL_VPORT_ZSCALE_10_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_11",
  "regPA_CL_VPORT_ZSCALE_11_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_12",
  "regPA_CL_VPORT_ZSCALE_12_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_13",
  "regPA_CL_VPORT_ZSCALE_13_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_14",
  "regPA_CL_VPORT_ZSCALE_14_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_15",
  "regPA_CL_VPORT_ZSCALE_15_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_1_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_2",
  "regPA_CL_VPORT_ZSCALE_2_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_3",
  "regPA_CL_VPORT_ZSCALE_3_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_4",
  "regPA_CL_VPORT_ZSCALE_4_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_5",
  "regPA_CL_VPORT_ZSCALE_5_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_6",
  "regPA_CL_VPORT_ZSCALE_6_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_7",
  "regPA_CL_VPORT_ZSCALE_7_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_8",
  "regPA_CL_VPORT_ZSCALE_8_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_9",
  "regPA_CL_VPORT_ZSCALE_9_BASE_IDX",
  "regPA_CL_VPORT_ZSCALE_BASE_IDX",
  "regPA_CL_VRS_CNTL",
  "regPA_CL_VRS_CNTL_BASE_IDX",
  "regPA_CL_VS_OUT_CNTL",
  "regPA_CL_VS_OUT_CNTL_BASE_IDX",
  "regPA_CL_VTE_CNTL",
  "regPA_CL_VTE_CNTL_BASE_IDX",
  "regPA_PH_ENHANCE",
  "regPA_PH_ENHANCE_BASE_IDX",
  "regPA_PH_INTERFACE_FIFO_SIZE",
  "regPA_PH_INTERFACE_FIFO_SIZE_BASE_IDX",
  "regPA_PH_PERFCOUNTER0_HI",
  "regPA_PH_PERFCOUNTER0_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER0_LO",
  "regPA_PH_PERFCOUNTER0_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER0_SELECT",
  "regPA_PH_PERFCOUNTER0_SELECT1",
  "regPA_PH_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regPA_PH_PERFCOUNTER0_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER1_HI",
  "regPA_PH_PERFCOUNTER1_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER1_LO",
  "regPA_PH_PERFCOUNTER1_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER1_SELECT",
  "regPA_PH_PERFCOUNTER1_SELECT1",
  "regPA_PH_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regPA_PH_PERFCOUNTER1_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER2_HI",
  "regPA_PH_PERFCOUNTER2_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER2_LO",
  "regPA_PH_PERFCOUNTER2_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER2_SELECT",
  "regPA_PH_PERFCOUNTER2_SELECT1",
  "regPA_PH_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regPA_PH_PERFCOUNTER2_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER3_HI",
  "regPA_PH_PERFCOUNTER3_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER3_LO",
  "regPA_PH_PERFCOUNTER3_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER3_SELECT",
  "regPA_PH_PERFCOUNTER3_SELECT1",
  "regPA_PH_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regPA_PH_PERFCOUNTER3_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER4_HI",
  "regPA_PH_PERFCOUNTER4_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER4_LO",
  "regPA_PH_PERFCOUNTER4_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER4_SELECT",
  "regPA_PH_PERFCOUNTER4_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER5_HI",
  "regPA_PH_PERFCOUNTER5_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER5_LO",
  "regPA_PH_PERFCOUNTER5_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER5_SELECT",
  "regPA_PH_PERFCOUNTER5_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER6_HI",
  "regPA_PH_PERFCOUNTER6_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER6_LO",
  "regPA_PH_PERFCOUNTER6_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER6_SELECT",
  "regPA_PH_PERFCOUNTER6_SELECT_BASE_IDX",
  "regPA_PH_PERFCOUNTER7_HI",
  "regPA_PH_PERFCOUNTER7_HI_BASE_IDX",
  "regPA_PH_PERFCOUNTER7_LO",
  "regPA_PH_PERFCOUNTER7_LO_BASE_IDX",
  "regPA_PH_PERFCOUNTER7_SELECT",
  "regPA_PH_PERFCOUNTER7_SELECT_BASE_IDX",
  "regPA_RATE_CNTL",
  "regPA_RATE_CNTL_BASE_IDX",
  "regPA_SC_AA_CONFIG",
  "regPA_SC_AA_CONFIG_BASE_IDX",
  "regPA_SC_AA_MASK_X0Y0_X1Y0",
  "regPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX",
  "regPA_SC_AA_MASK_X0Y1_X1Y1",
  "regPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3",
  "regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX",
  "regPA_SC_ATM_CNTL",
  "regPA_SC_ATM_CNTL_BASE_IDX",
  "regPA_SC_BINNER_CNTL_0",
  "regPA_SC_BINNER_CNTL_0_BASE_IDX",
  "regPA_SC_BINNER_CNTL_1",
  "regPA_SC_BINNER_CNTL_1_BASE_IDX",
  "regPA_SC_BINNER_CNTL_2",
  "regPA_SC_BINNER_CNTL_2_BASE_IDX",
  "regPA_SC_BINNER_CNTL_OVERRIDE",
  "regPA_SC_BINNER_CNTL_OVERRIDE_BASE_IDX",
  "regPA_SC_BINNER_EVENT_CNTL_0",
  "regPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX",
  "regPA_SC_BINNER_EVENT_CNTL_1",
  "regPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX",
  "regPA_SC_BINNER_EVENT_CNTL_2",
  "regPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX",
  "regPA_SC_BINNER_EVENT_CNTL_3",
  "regPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX",
  "regPA_SC_BINNER_PERF_CNTL_0",
  "regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX",
  "regPA_SC_BINNER_PERF_CNTL_1",
  "regPA_SC_BINNER_PERF_CNTL_1_BASE_IDX",
  "regPA_SC_BINNER_PERF_CNTL_2",
  "regPA_SC_BINNER_PERF_CNTL_2_BASE_IDX",
  "regPA_SC_BINNER_PERF_CNTL_3",
  "regPA_SC_BINNER_PERF_CNTL_3_BASE_IDX",
  "regPA_SC_BINNER_TIMEOUT_COUNTER",
  "regPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX",
  "regPA_SC_CENTROID_PRIORITY_0",
  "regPA_SC_CENTROID_PRIORITY_0_BASE_IDX",
  "regPA_SC_CENTROID_PRIORITY_1",
  "regPA_SC_CENTROID_PRIORITY_1_BASE_IDX",
  "regPA_SC_CLIPRECT_0_BR",
  "regPA_SC_CLIPRECT_0_BR_BASE_IDX",
  "regPA_SC_CLIPRECT_0_TL",
  "regPA_SC_CLIPRECT_0_TL_BASE_IDX",
  "regPA_SC_CLIPRECT_1_BR",
  "regPA_SC_CLIPRECT_1_BR_BASE_IDX",
  "regPA_SC_CLIPRECT_1_TL",
  "regPA_SC_CLIPRECT_1_TL_BASE_IDX",
  "regPA_SC_CLIPRECT_2_BR",
  "regPA_SC_CLIPRECT_2_BR_BASE_IDX",
  "regPA_SC_CLIPRECT_2_TL",
  "regPA_SC_CLIPRECT_2_TL_BASE_IDX",
  "regPA_SC_CLIPRECT_3_BR",
  "regPA_SC_CLIPRECT_3_BR_BASE_IDX",
  "regPA_SC_CLIPRECT_3_TL",
  "regPA_SC_CLIPRECT_3_TL_BASE_IDX",
  "regPA_SC_CLIPRECT_RULE",
  "regPA_SC_CLIPRECT_RULE_BASE_IDX",
  "regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL",
  "regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX",
  "regPA_SC_DSM_CNTL",
  "regPA_SC_DSM_CNTL_BASE_IDX",
  "regPA_SC_EDGERULE",
  "regPA_SC_EDGERULE_BASE_IDX",
  "regPA_SC_ENHANCE",
  "regPA_SC_ENHANCE_1",
  "regPA_SC_ENHANCE_1_BASE_IDX",
  "regPA_SC_ENHANCE_2",
  "regPA_SC_ENHANCE_2_BASE_IDX",
  "regPA_SC_ENHANCE_3",
  "regPA_SC_ENHANCE_3_BASE_IDX",
  "regPA_SC_ENHANCE_BASE_IDX",
  "regPA_SC_FIFO_DEPTH_CNTL",
  "regPA_SC_FIFO_DEPTH_CNTL_BASE_IDX",
  "regPA_SC_FIFO_SIZE",
  "regPA_SC_FIFO_SIZE_BASE_IDX",
  "regPA_SC_FORCE_EOV_MAX_CNTS",
  "regPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX",
  "regPA_SC_GENERIC_SCISSOR_BR",
  "regPA_SC_GENERIC_SCISSOR_BR_BASE_IDX",
  "regPA_SC_GENERIC_SCISSOR_TL",
  "regPA_SC_GENERIC_SCISSOR_TL_BASE_IDX",
  "regPA_SC_HP3D_TRAP_SCREEN_COUNT",
  "regPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX",
  "regPA_SC_HP3D_TRAP_SCREEN_H",
  "regPA_SC_HP3D_TRAP_SCREEN_HV_EN",
  "regPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX",
  "regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK",
  "regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX",
  "regPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX",
  "regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE",
  "regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX",
  "regPA_SC_HP3D_TRAP_SCREEN_V",
  "regPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX",
  "regPA_SC_IF_FIFO_SIZE",
  "regPA_SC_IF_FIFO_SIZE_BASE_IDX",
  "regPA_SC_LINE_CNTL",
  "regPA_SC_LINE_CNTL_BASE_IDX",
  "regPA_SC_LINE_STIPPLE",
  "regPA_SC_LINE_STIPPLE_BASE_IDX",
  "regPA_SC_LINE_STIPPLE_STATE",
  "regPA_SC_LINE_STIPPLE_STATE_BASE_IDX",
  "regPA_SC_MODE_CNTL_0",
  "regPA_SC_MODE_CNTL_0_BASE_IDX",
  "regPA_SC_MODE_CNTL_1",
  "regPA_SC_MODE_CNTL_1_BASE_IDX",
  "regPA_SC_NGG_MODE_CNTL",
  "regPA_SC_NGG_MODE_CNTL_BASE_IDX",
  "regPA_SC_P3D_TRAP_SCREEN_COUNT",
  "regPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX",
  "regPA_SC_P3D_TRAP_SCREEN_H",
  "regPA_SC_P3D_TRAP_SCREEN_HV_EN",
  "regPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX",
  "regPA_SC_P3D_TRAP_SCREEN_HV_LOCK",
  "regPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX",
  "regPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX",
  "regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE",
  "regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX",
  "regPA_SC_P3D_TRAP_SCREEN_V",
  "regPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX",
  "regPA_SC_PACKER_WAVE_ID_CNTL",
  "regPA_SC_PACKER_WAVE_ID_CNTL_BASE_IDX",
  "regPA_SC_PBB_OVERRIDE_FLAG",
  "regPA_SC_PBB_OVERRIDE_FLAG_BASE_IDX",
  "regPA_SC_PERFCOUNTER0_HI",
  "regPA_SC_PERFCOUNTER0_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER0_LO",
  "regPA_SC_PERFCOUNTER0_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER0_SELECT",
  "regPA_SC_PERFCOUNTER0_SELECT1",
  "regPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regPA_SC_PERFCOUNTER0_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER1_HI",
  "regPA_SC_PERFCOUNTER1_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER1_LO",
  "regPA_SC_PERFCOUNTER1_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER1_SELECT",
  "regPA_SC_PERFCOUNTER1_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER2_HI",
  "regPA_SC_PERFCOUNTER2_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER2_LO",
  "regPA_SC_PERFCOUNTER2_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER2_SELECT",
  "regPA_SC_PERFCOUNTER2_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER3_HI",
  "regPA_SC_PERFCOUNTER3_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER3_LO",
  "regPA_SC_PERFCOUNTER3_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER3_SELECT",
  "regPA_SC_PERFCOUNTER3_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER4_HI",
  "regPA_SC_PERFCOUNTER4_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER4_LO",
  "regPA_SC_PERFCOUNTER4_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER4_SELECT",
  "regPA_SC_PERFCOUNTER4_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER5_HI",
  "regPA_SC_PERFCOUNTER5_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER5_LO",
  "regPA_SC_PERFCOUNTER5_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER5_SELECT",
  "regPA_SC_PERFCOUNTER5_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER6_HI",
  "regPA_SC_PERFCOUNTER6_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER6_LO",
  "regPA_SC_PERFCOUNTER6_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER6_SELECT",
  "regPA_SC_PERFCOUNTER6_SELECT_BASE_IDX",
  "regPA_SC_PERFCOUNTER7_HI",
  "regPA_SC_PERFCOUNTER7_HI_BASE_IDX",
  "regPA_SC_PERFCOUNTER7_LO",
  "regPA_SC_PERFCOUNTER7_LO_BASE_IDX",
  "regPA_SC_PERFCOUNTER7_SELECT",
  "regPA_SC_PERFCOUNTER7_SELECT_BASE_IDX",
  "regPA_SC_PKR_WAVE_TABLE_CNTL",
  "regPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX",
  "regPA_SC_RASTER_CONFIG",
  "regPA_SC_RASTER_CONFIG_1",
  "regPA_SC_RASTER_CONFIG_1_BASE_IDX",
  "regPA_SC_RASTER_CONFIG_BASE_IDX",
  "regPA_SC_SCREEN_EXTENT_CONTROL",
  "regPA_SC_SCREEN_EXTENT_CONTROL_BASE_IDX",
  "regPA_SC_SCREEN_EXTENT_MAX_0",
  "regPA_SC_SCREEN_EXTENT_MAX_0_BASE_IDX",
  "regPA_SC_SCREEN_EXTENT_MAX_1",
  "regPA_SC_SCREEN_EXTENT_MAX_1_BASE_IDX",
  "regPA_SC_SCREEN_EXTENT_MIN_0",
  "regPA_SC_SCREEN_EXTENT_MIN_0_BASE_IDX",
  "regPA_SC_SCREEN_EXTENT_MIN_1",
  "regPA_SC_SCREEN_EXTENT_MIN_1_BASE_IDX",
  "regPA_SC_SCREEN_SCISSOR_BR",
  "regPA_SC_SCREEN_SCISSOR_BR_BASE_IDX",
  "regPA_SC_SCREEN_SCISSOR_TL",
  "regPA_SC_SCREEN_SCISSOR_TL_BASE_IDX",
  "regPA_SC_SHADER_CONTROL",
  "regPA_SC_SHADER_CONTROL_BASE_IDX",
  "regPA_SC_TILE_STEERING_CREST_OVERRIDE",
  "regPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX",
  "regPA_SC_TILE_STEERING_OVERRIDE",
  "regPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX",
  "regPA_SC_TRAP_SCREEN_COUNT",
  "regPA_SC_TRAP_SCREEN_COUNT_BASE_IDX",
  "regPA_SC_TRAP_SCREEN_H",
  "regPA_SC_TRAP_SCREEN_HV_EN",
  "regPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX",
  "regPA_SC_TRAP_SCREEN_HV_LOCK",
  "regPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX",
  "regPA_SC_TRAP_SCREEN_H_BASE_IDX",
  "regPA_SC_TRAP_SCREEN_OCCURRENCE",
  "regPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX",
  "regPA_SC_TRAP_SCREEN_V",
  "regPA_SC_TRAP_SCREEN_V_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_0_BR",
  "regPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_0_TL",
  "regPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_10_BR",
  "regPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_10_TL",
  "regPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_11_BR",
  "regPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_11_TL",
  "regPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_12_BR",
  "regPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_12_TL",
  "regPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_13_BR",
  "regPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_13_TL",
  "regPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_14_BR",
  "regPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_14_TL",
  "regPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_15_BR",
  "regPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_15_TL",
  "regPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_1_BR",
  "regPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_1_TL",
  "regPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_2_BR",
  "regPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_2_TL",
  "regPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_3_BR",
  "regPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_3_TL",
  "regPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_4_BR",
  "regPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_4_TL",
  "regPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_5_BR",
  "regPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_5_TL",
  "regPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_6_BR",
  "regPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_6_TL",
  "regPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_7_BR",
  "regPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_7_TL",
  "regPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_8_BR",
  "regPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_8_TL",
  "regPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_9_BR",
  "regPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX",
  "regPA_SC_VPORT_SCISSOR_9_TL",
  "regPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_0",
  "regPA_SC_VPORT_ZMAX_0_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_1",
  "regPA_SC_VPORT_ZMAX_10",
  "regPA_SC_VPORT_ZMAX_10_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_11",
  "regPA_SC_VPORT_ZMAX_11_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_12",
  "regPA_SC_VPORT_ZMAX_12_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_13",
  "regPA_SC_VPORT_ZMAX_13_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_14",
  "regPA_SC_VPORT_ZMAX_14_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_15",
  "regPA_SC_VPORT_ZMAX_15_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_1_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_2",
  "regPA_SC_VPORT_ZMAX_2_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_3",
  "regPA_SC_VPORT_ZMAX_3_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_4",
  "regPA_SC_VPORT_ZMAX_4_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_5",
  "regPA_SC_VPORT_ZMAX_5_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_6",
  "regPA_SC_VPORT_ZMAX_6_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_7",
  "regPA_SC_VPORT_ZMAX_7_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_8",
  "regPA_SC_VPORT_ZMAX_8_BASE_IDX",
  "regPA_SC_VPORT_ZMAX_9",
  "regPA_SC_VPORT_ZMAX_9_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_0",
  "regPA_SC_VPORT_ZMIN_0_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_1",
  "regPA_SC_VPORT_ZMIN_10",
  "regPA_SC_VPORT_ZMIN_10_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_11",
  "regPA_SC_VPORT_ZMIN_11_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_12",
  "regPA_SC_VPORT_ZMIN_12_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_13",
  "regPA_SC_VPORT_ZMIN_13_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_14",
  "regPA_SC_VPORT_ZMIN_14_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_15",
  "regPA_SC_VPORT_ZMIN_15_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_1_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_2",
  "regPA_SC_VPORT_ZMIN_2_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_3",
  "regPA_SC_VPORT_ZMIN_3_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_4",
  "regPA_SC_VPORT_ZMIN_4_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_5",
  "regPA_SC_VPORT_ZMIN_5_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_6",
  "regPA_SC_VPORT_ZMIN_6_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_7",
  "regPA_SC_VPORT_ZMIN_7_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_8",
  "regPA_SC_VPORT_ZMIN_8_BASE_IDX",
  "regPA_SC_VPORT_ZMIN_9",
  "regPA_SC_VPORT_ZMIN_9_BASE_IDX",
  "regPA_SC_VRS_OVERRIDE_CNTL",
  "regPA_SC_VRS_OVERRIDE_CNTL_BASE_IDX",
  "regPA_SC_VRS_RATE_BASE",
  "regPA_SC_VRS_RATE_BASE_BASE_IDX",
  "regPA_SC_VRS_RATE_BASE_EXT",
  "regPA_SC_VRS_RATE_BASE_EXT_BASE_IDX",
  "regPA_SC_VRS_RATE_CACHE_CNTL",
  "regPA_SC_VRS_RATE_CACHE_CNTL_BASE_IDX",
  "regPA_SC_VRS_RATE_FEEDBACK_BASE",
  "regPA_SC_VRS_RATE_FEEDBACK_BASE_BASE_IDX",
  "regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT",
  "regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT_BASE_IDX",
  "regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY",
  "regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY_BASE_IDX",
  "regPA_SC_VRS_RATE_SIZE_XY",
  "regPA_SC_VRS_RATE_SIZE_XY_BASE_IDX",
  "regPA_SC_VRS_SURFACE_CNTL",
  "regPA_SC_VRS_SURFACE_CNTL_1",
  "regPA_SC_VRS_SURFACE_CNTL_1_BASE_IDX",
  "regPA_SC_VRS_SURFACE_CNTL_BASE_IDX",
  "regPA_SC_WINDOW_OFFSET",
  "regPA_SC_WINDOW_OFFSET_BASE_IDX",
  "regPA_SC_WINDOW_SCISSOR_BR",
  "regPA_SC_WINDOW_SCISSOR_BR_BASE_IDX",
  "regPA_SC_WINDOW_SCISSOR_TL",
  "regPA_SC_WINDOW_SCISSOR_TL_BASE_IDX",
  "regPA_STATE_STEREO_X",
  "regPA_STATE_STEREO_X_BASE_IDX",
  "regPA_STEREO_CNTL",
  "regPA_STEREO_CNTL_BASE_IDX",
  "regPA_SU_CNTL_STATUS",
  "regPA_SU_CNTL_STATUS_BASE_IDX",
  "regPA_SU_HARDWARE_SCREEN_OFFSET",
  "regPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX",
  "regPA_SU_LINE_CNTL",
  "regPA_SU_LINE_CNTL_BASE_IDX",
  "regPA_SU_LINE_STIPPLE_CNTL",
  "regPA_SU_LINE_STIPPLE_CNTL_BASE_IDX",
  "regPA_SU_LINE_STIPPLE_SCALE",
  "regPA_SU_LINE_STIPPLE_SCALE_BASE_IDX",
  "regPA_SU_LINE_STIPPLE_VALUE",
  "regPA_SU_LINE_STIPPLE_VALUE_BASE_IDX",
  "regPA_SU_OVER_RASTERIZATION_CNTL",
  "regPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX",
  "regPA_SU_PERFCOUNTER0_HI",
  "regPA_SU_PERFCOUNTER0_HI_BASE_IDX",
  "regPA_SU_PERFCOUNTER0_LO",
  "regPA_SU_PERFCOUNTER0_LO_BASE_IDX",
  "regPA_SU_PERFCOUNTER0_SELECT",
  "regPA_SU_PERFCOUNTER0_SELECT1",
  "regPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regPA_SU_PERFCOUNTER0_SELECT_BASE_IDX",
  "regPA_SU_PERFCOUNTER1_HI",
  "regPA_SU_PERFCOUNTER1_HI_BASE_IDX",
  "regPA_SU_PERFCOUNTER1_LO",
  "regPA_SU_PERFCOUNTER1_LO_BASE_IDX",
  "regPA_SU_PERFCOUNTER1_SELECT",
  "regPA_SU_PERFCOUNTER1_SELECT1",
  "regPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regPA_SU_PERFCOUNTER1_SELECT_BASE_IDX",
  "regPA_SU_PERFCOUNTER2_HI",
  "regPA_SU_PERFCOUNTER2_HI_BASE_IDX",
  "regPA_SU_PERFCOUNTER2_LO",
  "regPA_SU_PERFCOUNTER2_LO_BASE_IDX",
  "regPA_SU_PERFCOUNTER2_SELECT",
  "regPA_SU_PERFCOUNTER2_SELECT1",
  "regPA_SU_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regPA_SU_PERFCOUNTER2_SELECT_BASE_IDX",
  "regPA_SU_PERFCOUNTER3_HI",
  "regPA_SU_PERFCOUNTER3_HI_BASE_IDX",
  "regPA_SU_PERFCOUNTER3_LO",
  "regPA_SU_PERFCOUNTER3_LO_BASE_IDX",
  "regPA_SU_PERFCOUNTER3_SELECT",
  "regPA_SU_PERFCOUNTER3_SELECT1",
  "regPA_SU_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regPA_SU_PERFCOUNTER3_SELECT_BASE_IDX",
  "regPA_SU_POINT_MINMAX",
  "regPA_SU_POINT_MINMAX_BASE_IDX",
  "regPA_SU_POINT_SIZE",
  "regPA_SU_POINT_SIZE_BASE_IDX",
  "regPA_SU_POLY_OFFSET_BACK_OFFSET",
  "regPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX",
  "regPA_SU_POLY_OFFSET_BACK_SCALE",
  "regPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX",
  "regPA_SU_POLY_OFFSET_CLAMP",
  "regPA_SU_POLY_OFFSET_CLAMP_BASE_IDX",
  "regPA_SU_POLY_OFFSET_DB_FMT_CNTL",
  "regPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX",
  "regPA_SU_POLY_OFFSET_FRONT_OFFSET",
  "regPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX",
  "regPA_SU_POLY_OFFSET_FRONT_SCALE",
  "regPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX",
  "regPA_SU_PRIM_FILTER_CNTL",
  "regPA_SU_PRIM_FILTER_CNTL_BASE_IDX",
  "regPA_SU_SC_MODE_CNTL",
  "regPA_SU_SC_MODE_CNTL_BASE_IDX",
  "regPA_SU_SMALL_PRIM_FILTER_CNTL",
  "regPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX",
  "regPA_SU_VTX_CNTL",
  "regPA_SU_VTX_CNTL_BASE_IDX",
  "regPCC_PERF_COUNTER",
  "regPCC_PERF_COUNTER_BASE_IDX",
  "regPCC_PWRBRK_HYSTERESIS_CTRL",
  "regPCC_PWRBRK_HYSTERESIS_CTRL_BASE_IDX",
  "regPCC_STALL_PATTERN_1_2",
  "regPCC_STALL_PATTERN_1_2_BASE_IDX",
  "regPCC_STALL_PATTERN_3_4",
  "regPCC_STALL_PATTERN_3_4_BASE_IDX",
  "regPCC_STALL_PATTERN_5_6",
  "regPCC_STALL_PATTERN_5_6_BASE_IDX",
  "regPCC_STALL_PATTERN_7",
  "regPCC_STALL_PATTERN_7_BASE_IDX",
  "regPCC_STALL_PATTERN_CTRL",
  "regPCC_STALL_PATTERN_CTRL_BASE_IDX",
  "regPC_PERFCOUNTER0_HI",
  "regPC_PERFCOUNTER0_HI_BASE_IDX",
  "regPC_PERFCOUNTER0_LO",
  "regPC_PERFCOUNTER0_LO_BASE_IDX",
  "regPC_PERFCOUNTER0_SELECT",
  "regPC_PERFCOUNTER0_SELECT1",
  "regPC_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regPC_PERFCOUNTER0_SELECT_BASE_IDX",
  "regPC_PERFCOUNTER1_HI",
  "regPC_PERFCOUNTER1_HI_BASE_IDX",
  "regPC_PERFCOUNTER1_LO",
  "regPC_PERFCOUNTER1_LO_BASE_IDX",
  "regPC_PERFCOUNTER1_SELECT",
  "regPC_PERFCOUNTER1_SELECT1",
  "regPC_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regPC_PERFCOUNTER1_SELECT_BASE_IDX",
  "regPC_PERFCOUNTER2_HI",
  "regPC_PERFCOUNTER2_HI_BASE_IDX",
  "regPC_PERFCOUNTER2_LO",
  "regPC_PERFCOUNTER2_LO_BASE_IDX",
  "regPC_PERFCOUNTER2_SELECT",
  "regPC_PERFCOUNTER2_SELECT1",
  "regPC_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regPC_PERFCOUNTER2_SELECT_BASE_IDX",
  "regPC_PERFCOUNTER3_HI",
  "regPC_PERFCOUNTER3_HI_BASE_IDX",
  "regPC_PERFCOUNTER3_LO",
  "regPC_PERFCOUNTER3_LO_BASE_IDX",
  "regPC_PERFCOUNTER3_SELECT",
  "regPC_PERFCOUNTER3_SELECT1",
  "regPC_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regPC_PERFCOUNTER3_SELECT_BASE_IDX",
  "regPMM_CNTL",
  "regPMM_CNTL2",
  "regPMM_CNTL2_BASE_IDX",
  "regPMM_CNTL_BASE_IDX",
  "regPMM_STATUS",
  "regPMM_STATUS_BASE_IDX",
  "regPWRBRK_PERF_COUNTER",
  "regPWRBRK_PERF_COUNTER_BASE_IDX",
  "regPWRBRK_STALL_PATTERN_1_2",
  "regPWRBRK_STALL_PATTERN_1_2_BASE_IDX",
  "regPWRBRK_STALL_PATTERN_3_4",
  "regPWRBRK_STALL_PATTERN_3_4_BASE_IDX",
  "regPWRBRK_STALL_PATTERN_5_6",
  "regPWRBRK_STALL_PATTERN_5_6_BASE_IDX",
  "regPWRBRK_STALL_PATTERN_7",
  "regPWRBRK_STALL_PATTERN_7_BASE_IDX",
  "regPWRBRK_STALL_PATTERN_CTRL",
  "regPWRBRK_STALL_PATTERN_CTRL_BASE_IDX",
  "regRLC_AUTO_PG_CTRL",
  "regRLC_AUTO_PG_CTRL_BASE_IDX",
  "regRLC_BUSY_CLK_CNTL",
  "regRLC_BUSY_CLK_CNTL_BASE_IDX",
  "regRLC_CAC_MASK_CNTL",
  "regRLC_CAC_MASK_CNTL_BASE_IDX",
  "regRLC_CAPTURE_GPU_CLOCK_COUNT",
  "regRLC_CAPTURE_GPU_CLOCK_COUNT_1",
  "regRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX",
  "regRLC_CAPTURE_GPU_CLOCK_COUNT_2",
  "regRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX",
  "regRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX",
  "regRLC_CGCG_CGLS_CTRL",
  "regRLC_CGCG_CGLS_CTRL_3D",
  "regRLC_CGCG_CGLS_CTRL_3D_BASE_IDX",
  "regRLC_CGCG_CGLS_CTRL_BASE_IDX",
  "regRLC_CGCG_RAMP_CTRL",
  "regRLC_CGCG_RAMP_CTRL_3D",
  "regRLC_CGCG_RAMP_CTRL_3D_BASE_IDX",
  "regRLC_CGCG_RAMP_CTRL_BASE_IDX",
  "regRLC_CGTT_MGCG_OVERRIDE",
  "regRLC_CGTT_MGCG_OVERRIDE_BASE_IDX",
  "regRLC_CLK_CNTL",
  "regRLC_CLK_CNTL_BASE_IDX",
  "regRLC_CLK_COUNT_CTRL",
  "regRLC_CLK_COUNT_CTRL_BASE_IDX",
  "regRLC_CLK_COUNT_GFXCLK_LSB",
  "regRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX",
  "regRLC_CLK_COUNT_GFXCLK_MSB",
  "regRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX",
  "regRLC_CLK_COUNT_REFCLK_LSB",
  "regRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX",
  "regRLC_CLK_COUNT_REFCLK_MSB",
  "regRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX",
  "regRLC_CLK_COUNT_STAT",
  "regRLC_CLK_COUNT_STAT_BASE_IDX",
  "regRLC_CLK_RESIDENCY_CNTR_CTRL",
  "regRLC_CLK_RESIDENCY_CNTR_CTRL_BASE_IDX",
  "regRLC_CLK_RESIDENCY_EVENT_CNTR",
  "regRLC_CLK_RESIDENCY_EVENT_CNTR_BASE_IDX",
  "regRLC_CLK_RESIDENCY_REF_CNTR",
  "regRLC_CLK_RESIDENCY_REF_CNTR_BASE_IDX",
  "regRLC_CNTL",
  "regRLC_CNTL_BASE_IDX",
  "regRLC_CP_EOF_INT",
  "regRLC_CP_EOF_INT_BASE_IDX",
  "regRLC_CP_EOF_INT_CNT",
  "regRLC_CP_EOF_INT_CNT_BASE_IDX",
  "regRLC_CP_SCHEDULERS",
  "regRLC_CP_SCHEDULERS_BASE_IDX",
  "regRLC_CP_STAT_INVAL_CTRL",
  "regRLC_CP_STAT_INVAL_CTRL_BASE_IDX",
  "regRLC_CP_STAT_INVAL_STAT",
  "regRLC_CP_STAT_INVAL_STAT_BASE_IDX",
  "regRLC_CSIB_ADDR_HI",
  "regRLC_CSIB_ADDR_HI_BASE_IDX",
  "regRLC_CSIB_ADDR_LO",
  "regRLC_CSIB_ADDR_LO_BASE_IDX",
  "regRLC_CSIB_LENGTH",
  "regRLC_CSIB_LENGTH_BASE_IDX",
  "regRLC_DS_RESIDENCY_CNTR_CTRL",
  "regRLC_DS_RESIDENCY_CNTR_CTRL_BASE_IDX",
  "regRLC_DS_RESIDENCY_EVENT_CNTR",
  "regRLC_DS_RESIDENCY_EVENT_CNTR_BASE_IDX",
  "regRLC_DS_RESIDENCY_REF_CNTR",
  "regRLC_DS_RESIDENCY_REF_CNTR_BASE_IDX",
  "regRLC_DYN_PG_REQUEST",
  "regRLC_DYN_PG_REQUEST_BASE_IDX",
  "regRLC_DYN_PG_STATUS",
  "regRLC_DYN_PG_STATUS_BASE_IDX",
  "regRLC_F32_UCODE_VERSION",
  "regRLC_F32_UCODE_VERSION_BASE_IDX",
  "regRLC_FWL_FIRST_VIOL_ADDR",
  "regRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX",
  "regRLC_GENERAL_RESIDENCY_CNTR_CTRL",
  "regRLC_GENERAL_RESIDENCY_CNTR_CTRL_BASE_IDX",
  "regRLC_GENERAL_RESIDENCY_EVENT_CNTR",
  "regRLC_GENERAL_RESIDENCY_EVENT_CNTR_BASE_IDX",
  "regRLC_GENERAL_RESIDENCY_REF_CNTR",
  "regRLC_GENERAL_RESIDENCY_REF_CNTR_BASE_IDX",
  "regRLC_GFX_IH_ARBITER_STAT",
  "regRLC_GFX_IH_ARBITER_STAT_BASE_IDX",
  "regRLC_GFX_IH_CLIENT_CTRL",
  "regRLC_GFX_IH_CLIENT_CTRL_BASE_IDX",
  "regRLC_GFX_IH_CLIENT_OTHER_STAT",
  "regRLC_GFX_IH_CLIENT_OTHER_STAT_BASE_IDX",
  "regRLC_GFX_IH_CLIENT_SDMA_STAT",
  "regRLC_GFX_IH_CLIENT_SDMA_STAT_BASE_IDX",
  "regRLC_GFX_IH_CLIENT_SE_STAT_H",
  "regRLC_GFX_IH_CLIENT_SE_STAT_H_BASE_IDX",
  "regRLC_GFX_IH_CLIENT_SE_STAT_L",
  "regRLC_GFX_IH_CLIENT_SE_STAT_L_BASE_IDX",
  "regRLC_GFX_IMU_CMD",
  "regRLC_GFX_IMU_CMD_BASE_IDX",
  "regRLC_GFX_IMU_DATA_0",
  "regRLC_GFX_IMU_DATA_0_BASE_IDX",
  "regRLC_GPM_CP_DMA_COMPLETE_T0",
  "regRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX",
  "regRLC_GPM_CP_DMA_COMPLETE_T1",
  "regRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX",
  "regRLC_GPM_GENERAL_0",
  "regRLC_GPM_GENERAL_0_BASE_IDX",
  "regRLC_GPM_GENERAL_1",
  "regRLC_GPM_GENERAL_10",
  "regRLC_GPM_GENERAL_10_BASE_IDX",
  "regRLC_GPM_GENERAL_11",
  "regRLC_GPM_GENERAL_11_BASE_IDX",
  "regRLC_GPM_GENERAL_12",
  "regRLC_GPM_GENERAL_12_BASE_IDX",
  "regRLC_GPM_GENERAL_13",
  "regRLC_GPM_GENERAL_13_BASE_IDX",
  "regRLC_GPM_GENERAL_14",
  "regRLC_GPM_GENERAL_14_BASE_IDX",
  "regRLC_GPM_GENERAL_15",
  "regRLC_GPM_GENERAL_15_BASE_IDX",
  "regRLC_GPM_GENERAL_16",
  "regRLC_GPM_GENERAL_16_BASE_IDX",
  "regRLC_GPM_GENERAL_1_BASE_IDX",
  "regRLC_GPM_GENERAL_2",
  "regRLC_GPM_GENERAL_2_BASE_IDX",
  "regRLC_GPM_GENERAL_3",
  "regRLC_GPM_GENERAL_3_BASE_IDX",
  "regRLC_GPM_GENERAL_4",
  "regRLC_GPM_GENERAL_4_BASE_IDX",
  "regRLC_GPM_GENERAL_5",
  "regRLC_GPM_GENERAL_5_BASE_IDX",
  "regRLC_GPM_GENERAL_6",
  "regRLC_GPM_GENERAL_6_BASE_IDX",
  "regRLC_GPM_GENERAL_7",
  "regRLC_GPM_GENERAL_7_BASE_IDX",
  "regRLC_GPM_GENERAL_8",
  "regRLC_GPM_GENERAL_8_BASE_IDX",
  "regRLC_GPM_GENERAL_9",
  "regRLC_GPM_GENERAL_9_BASE_IDX",
  "regRLC_GPM_INT_DISABLE_TH0",
  "regRLC_GPM_INT_DISABLE_TH0_BASE_IDX",
  "regRLC_GPM_INT_FORCE_TH0",
  "regRLC_GPM_INT_FORCE_TH0_BASE_IDX",
  "regRLC_GPM_INT_STAT_TH0",
  "regRLC_GPM_INT_STAT_TH0_BASE_IDX",
  "regRLC_GPM_IRAM_ADDR",
  "regRLC_GPM_IRAM_ADDR_BASE_IDX",
  "regRLC_GPM_IRAM_DATA",
  "regRLC_GPM_IRAM_DATA_BASE_IDX",
  "regRLC_GPM_LEGACY_INT_CLEAR",
  "regRLC_GPM_LEGACY_INT_CLEAR_BASE_IDX",
  "regRLC_GPM_LEGACY_INT_DISABLE",
  "regRLC_GPM_LEGACY_INT_DISABLE_BASE_IDX",
  "regRLC_GPM_LEGACY_INT_STAT",
  "regRLC_GPM_LEGACY_INT_STAT_BASE_IDX",
  "regRLC_GPM_PERF_COUNT_0",
  "regRLC_GPM_PERF_COUNT_0_BASE_IDX",
  "regRLC_GPM_PERF_COUNT_1",
  "regRLC_GPM_PERF_COUNT_1_BASE_IDX",
  "regRLC_GPM_SCRATCH_ADDR",
  "regRLC_GPM_SCRATCH_ADDR_BASE_IDX",
  "regRLC_GPM_SCRATCH_DATA",
  "regRLC_GPM_SCRATCH_DATA_BASE_IDX",
  "regRLC_GPM_STAT",
  "regRLC_GPM_STAT_BASE_IDX",
  "regRLC_GPM_THREAD_ENABLE",
  "regRLC_GPM_THREAD_ENABLE_BASE_IDX",
  "regRLC_GPM_THREAD_INVALIDATE_CACHE",
  "regRLC_GPM_THREAD_INVALIDATE_CACHE_BASE_IDX",
  "regRLC_GPM_THREAD_PRIORITY",
  "regRLC_GPM_THREAD_PRIORITY_BASE_IDX",
  "regRLC_GPM_THREAD_RESET",
  "regRLC_GPM_THREAD_RESET_BASE_IDX",
  "regRLC_GPM_TIMER_CTRL",
  "regRLC_GPM_TIMER_CTRL_BASE_IDX",
  "regRLC_GPM_TIMER_INT_0",
  "regRLC_GPM_TIMER_INT_0_BASE_IDX",
  "regRLC_GPM_TIMER_INT_1",
  "regRLC_GPM_TIMER_INT_1_BASE_IDX",
  "regRLC_GPM_TIMER_INT_2",
  "regRLC_GPM_TIMER_INT_2_BASE_IDX",
  "regRLC_GPM_TIMER_INT_3",
  "regRLC_GPM_TIMER_INT_3_BASE_IDX",
  "regRLC_GPM_TIMER_INT_4",
  "regRLC_GPM_TIMER_INT_4_BASE_IDX",
  "regRLC_GPM_TIMER_STAT",
  "regRLC_GPM_TIMER_STAT_BASE_IDX",
  "regRLC_GPM_UCODE_ADDR",
  "regRLC_GPM_UCODE_ADDR_BASE_IDX",
  "regRLC_GPM_UCODE_DATA",
  "regRLC_GPM_UCODE_DATA_BASE_IDX",
  "regRLC_GPM_UTCL1_CNTL_0",
  "regRLC_GPM_UTCL1_CNTL_0_BASE_IDX",
  "regRLC_GPM_UTCL1_CNTL_1",
  "regRLC_GPM_UTCL1_CNTL_1_BASE_IDX",
  "regRLC_GPM_UTCL1_CNTL_2",
  "regRLC_GPM_UTCL1_CNTL_2_BASE_IDX",
  "regRLC_GPM_UTCL1_TH0_ERROR_1",
  "regRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX",
  "regRLC_GPM_UTCL1_TH0_ERROR_2",
  "regRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX",
  "regRLC_GPM_UTCL1_TH1_ERROR_1",
  "regRLC_GPM_UTCL1_TH1_ERROR_1_BASE_IDX",
  "regRLC_GPM_UTCL1_TH1_ERROR_2",
  "regRLC_GPM_UTCL1_TH1_ERROR_2_BASE_IDX",
  "regRLC_GPM_UTCL1_TH2_ERROR_1",
  "regRLC_GPM_UTCL1_TH2_ERROR_1_BASE_IDX",
  "regRLC_GPM_UTCL1_TH2_ERROR_2",
  "regRLC_GPM_UTCL1_TH2_ERROR_2_BASE_IDX",
  "regRLC_GPR_REG1",
  "regRLC_GPR_REG1_BASE_IDX",
  "regRLC_GPR_REG2",
  "regRLC_GPR_REG2_BASE_IDX",
  "regRLC_GPU_CLOCK_32",
  "regRLC_GPU_CLOCK_32_BASE_IDX",
  "regRLC_GPU_CLOCK_32_RES_SEL",
  "regRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_LSB",
  "regRLC_GPU_CLOCK_COUNT_LSB_1",
  "regRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_LSB_2",
  "regRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_MSB",
  "regRLC_GPU_CLOCK_COUNT_MSB_1",
  "regRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_MSB_2",
  "regRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_SPM_LSB",
  "regRLC_GPU_CLOCK_COUNT_SPM_LSB_BASE_IDX",
  "regRLC_GPU_CLOCK_COUNT_SPM_MSB",
  "regRLC_GPU_CLOCK_COUNT_SPM_MSB_BASE_IDX",
  "regRLC_GPU_IOV_CFG_REG1",
  "regRLC_GPU_IOV_CFG_REG1_BASE_IDX",
  "regRLC_GPU_IOV_CFG_REG2",
  "regRLC_GPU_IOV_CFG_REG2_BASE_IDX",
  "regRLC_GPU_IOV_CFG_REG6",
  "regRLC_GPU_IOV_CFG_REG6_BASE_IDX",
  "regRLC_GPU_IOV_CFG_REG8",
  "regRLC_GPU_IOV_CFG_REG8_BASE_IDX",
  "regRLC_GPU_IOV_F32_CNTL",
  "regRLC_GPU_IOV_F32_CNTL_BASE_IDX",
  "regRLC_GPU_IOV_F32_INVALIDATE_CACHE",
  "regRLC_GPU_IOV_F32_INVALIDATE_CACHE_BASE_IDX",
  "regRLC_GPU_IOV_F32_RESET",
  "regRLC_GPU_IOV_F32_RESET_BASE_IDX",
  "regRLC_GPU_IOV_INT_DISABLE",
  "regRLC_GPU_IOV_INT_DISABLE_BASE_IDX",
  "regRLC_GPU_IOV_INT_FORCE",
  "regRLC_GPU_IOV_INT_FORCE_BASE_IDX",
  "regRLC_GPU_IOV_INT_STAT",
  "regRLC_GPU_IOV_INT_STAT_BASE_IDX",
  "regRLC_GPU_IOV_PERF_CNT_CNTL",
  "regRLC_GPU_IOV_PERF_CNT_CNTL_BASE_IDX",
  "regRLC_GPU_IOV_PERF_CNT_RD_ADDR",
  "regRLC_GPU_IOV_PERF_CNT_RD_ADDR_BASE_IDX",
  "regRLC_GPU_IOV_PERF_CNT_RD_DATA",
  "regRLC_GPU_IOV_PERF_CNT_RD_DATA_BASE_IDX",
  "regRLC_GPU_IOV_PERF_CNT_WR_ADDR",
  "regRLC_GPU_IOV_PERF_CNT_WR_ADDR_BASE_IDX",
  "regRLC_GPU_IOV_PERF_CNT_WR_DATA",
  "regRLC_GPU_IOV_PERF_CNT_WR_DATA_BASE_IDX",
  "regRLC_GPU_IOV_RLC_RESPONSE",
  "regRLC_GPU_IOV_RLC_RESPONSE_BASE_IDX",
  "regRLC_GPU_IOV_SCH_0",
  "regRLC_GPU_IOV_SCH_0_BASE_IDX",
  "regRLC_GPU_IOV_SCH_1",
  "regRLC_GPU_IOV_SCH_1_BASE_IDX",
  "regRLC_GPU_IOV_SCH_2",
  "regRLC_GPU_IOV_SCH_2_BASE_IDX",
  "regRLC_GPU_IOV_SCH_3",
  "regRLC_GPU_IOV_SCH_3_BASE_IDX",
  "regRLC_GPU_IOV_SCH_BLOCK",
  "regRLC_GPU_IOV_SCH_BLOCK_BASE_IDX",
  "regRLC_GPU_IOV_SCRATCH_ADDR",
  "regRLC_GPU_IOV_SCRATCH_ADDR_BASE_IDX",
  "regRLC_GPU_IOV_SCRATCH_DATA",
  "regRLC_GPU_IOV_SCRATCH_DATA_BASE_IDX",
  "regRLC_GPU_IOV_SDMA0_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA0_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA0_STATUS",
  "regRLC_GPU_IOV_SDMA0_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA1_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA1_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA1_STATUS",
  "regRLC_GPU_IOV_SDMA1_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA2_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA2_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA2_STATUS",
  "regRLC_GPU_IOV_SDMA2_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA3_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA3_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA3_STATUS",
  "regRLC_GPU_IOV_SDMA3_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA4_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA4_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA4_STATUS",
  "regRLC_GPU_IOV_SDMA4_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA5_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA5_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA5_STATUS",
  "regRLC_GPU_IOV_SDMA5_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA6_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA6_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA6_STATUS",
  "regRLC_GPU_IOV_SDMA6_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA7_BUSY_STATUS",
  "regRLC_GPU_IOV_SDMA7_BUSY_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SDMA7_STATUS",
  "regRLC_GPU_IOV_SDMA7_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_SMU_RESPONSE",
  "regRLC_GPU_IOV_SMU_RESPONSE_BASE_IDX",
  "regRLC_GPU_IOV_UCODE_ADDR",
  "regRLC_GPU_IOV_UCODE_ADDR_BASE_IDX",
  "regRLC_GPU_IOV_UCODE_DATA",
  "regRLC_GPU_IOV_UCODE_DATA_BASE_IDX",
  "regRLC_GPU_IOV_VF_DOORBELL_STATUS",
  "regRLC_GPU_IOV_VF_DOORBELL_STATUS_BASE_IDX",
  "regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR",
  "regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_BASE_IDX",
  "regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET",
  "regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_BASE_IDX",
  "regRLC_GPU_IOV_VF_ENABLE",
  "regRLC_GPU_IOV_VF_ENABLE_BASE_IDX",
  "regRLC_GPU_IOV_VF_MASK",
  "regRLC_GPU_IOV_VF_MASK_BASE_IDX",
  "regRLC_GPU_IOV_VM_BUSY_STATUS",
  "regRLC_GPU_IOV_VM_BUSY_STATUS_BASE_IDX",
  "regRLC_GTS_OFFSET_LSB",
  "regRLC_GTS_OFFSET_LSB_BASE_IDX",
  "regRLC_GTS_OFFSET_MSB",
  "regRLC_GTS_OFFSET_MSB_BASE_IDX",
  "regRLC_HYP_RLCG_UCODE_CHKSUM",
  "regRLC_HYP_RLCG_UCODE_CHKSUM_BASE_IDX",
  "regRLC_HYP_RLCP_UCODE_CHKSUM",
  "regRLC_HYP_RLCP_UCODE_CHKSUM_BASE_IDX",
  "regRLC_HYP_RLCV_UCODE_CHKSUM",
  "regRLC_HYP_RLCV_UCODE_CHKSUM_BASE_IDX",
  "regRLC_HYP_SEMAPHORE_0",
  "regRLC_HYP_SEMAPHORE_0_BASE_IDX",
  "regRLC_HYP_SEMAPHORE_1",
  "regRLC_HYP_SEMAPHORE_1_BASE_IDX",
  "regRLC_HYP_SEMAPHORE_2",
  "regRLC_HYP_SEMAPHORE_2_BASE_IDX",
  "regRLC_HYP_SEMAPHORE_3",
  "regRLC_HYP_SEMAPHORE_3_BASE_IDX",
  "regRLC_IH_COOKIE",
  "regRLC_IH_COOKIE_BASE_IDX",
  "regRLC_IH_COOKIE_CNTL",
  "regRLC_IH_COOKIE_CNTL_BASE_IDX",
  "regRLC_IMU_BOOTLOAD_ADDR_HI",
  "regRLC_IMU_BOOTLOAD_ADDR_HI_BASE_IDX",
  "regRLC_IMU_BOOTLOAD_ADDR_LO",
  "regRLC_IMU_BOOTLOAD_ADDR_LO_BASE_IDX",
  "regRLC_IMU_BOOTLOAD_SIZE",
  "regRLC_IMU_BOOTLOAD_SIZE_BASE_IDX",
  "regRLC_IMU_MISC",
  "regRLC_IMU_MISC_BASE_IDX",
  "regRLC_IMU_RESET_VECTOR",
  "regRLC_IMU_RESET_VECTOR_BASE_IDX",
  "regRLC_INT_STAT",
  "regRLC_INT_STAT_BASE_IDX",
  "regRLC_JUMP_TABLE_RESTORE",
  "regRLC_JUMP_TABLE_RESTORE_BASE_IDX",
  "regRLC_LX6_CNTL",
  "regRLC_LX6_CNTL_BASE_IDX",
  "regRLC_LX6_DRAM_ADDR",
  "regRLC_LX6_DRAM_ADDR_BASE_IDX",
  "regRLC_LX6_DRAM_DATA",
  "regRLC_LX6_DRAM_DATA_BASE_IDX",
  "regRLC_LX6_IRAM_ADDR",
  "regRLC_LX6_IRAM_ADDR_BASE_IDX",
  "regRLC_LX6_IRAM_DATA",
  "regRLC_LX6_IRAM_DATA_BASE_IDX",
  "regRLC_MAX_PG_WGP",
  "regRLC_MAX_PG_WGP_BASE_IDX",
  "regRLC_MEM_SLP_CNTL",
  "regRLC_MEM_SLP_CNTL_BASE_IDX",
  "regRLC_MGCG_CTRL",
  "regRLC_MGCG_CTRL_BASE_IDX",
  "regRLC_PACE_INT_CLEAR",
  "regRLC_PACE_INT_CLEAR_BASE_IDX",
  "regRLC_PACE_INT_DISABLE",
  "regRLC_PACE_INT_DISABLE_BASE_IDX",
  "regRLC_PACE_INT_FORCE",
  "regRLC_PACE_INT_FORCE_BASE_IDX",
  "regRLC_PACE_INT_STAT",
  "regRLC_PACE_INT_STAT_BASE_IDX",
  "regRLC_PACE_SCRATCH_ADDR",
  "regRLC_PACE_SCRATCH_ADDR_BASE_IDX",
  "regRLC_PACE_SCRATCH_DATA",
  "regRLC_PACE_SCRATCH_DATA_BASE_IDX",
  "regRLC_PACE_SPARE_INT",
  "regRLC_PACE_SPARE_INT_1",
  "regRLC_PACE_SPARE_INT_1_BASE_IDX",
  "regRLC_PACE_SPARE_INT_BASE_IDX",
  "regRLC_PACE_TIMER_CTRL",
  "regRLC_PACE_TIMER_CTRL_BASE_IDX",
  "regRLC_PACE_TIMER_INT_0",
  "regRLC_PACE_TIMER_INT_0_BASE_IDX",
  "regRLC_PACE_TIMER_INT_1",
  "regRLC_PACE_TIMER_INT_1_BASE_IDX",
  "regRLC_PACE_TIMER_STAT",
  "regRLC_PACE_TIMER_STAT_BASE_IDX",
  "regRLC_PACE_UCODE_ADDR",
  "regRLC_PACE_UCODE_ADDR_BASE_IDX",
  "regRLC_PACE_UCODE_DATA",
  "regRLC_PACE_UCODE_DATA_BASE_IDX",
  "regRLC_PCC_RESIDENCY_CNTR_CTRL",
  "regRLC_PCC_RESIDENCY_CNTR_CTRL_BASE_IDX",
  "regRLC_PCC_RESIDENCY_EVENT_CNTR",
  "regRLC_PCC_RESIDENCY_EVENT_CNTR_BASE_IDX",
  "regRLC_PCC_RESIDENCY_REF_CNTR",
  "regRLC_PCC_RESIDENCY_REF_CNTR_BASE_IDX",
  "regRLC_PERFCOUNTER0_HI",
  "regRLC_PERFCOUNTER0_HI_BASE_IDX",
  "regRLC_PERFCOUNTER0_LO",
  "regRLC_PERFCOUNTER0_LO_BASE_IDX",
  "regRLC_PERFCOUNTER0_SELECT",
  "regRLC_PERFCOUNTER0_SELECT_BASE_IDX",
  "regRLC_PERFCOUNTER1_HI",
  "regRLC_PERFCOUNTER1_HI_BASE_IDX",
  "regRLC_PERFCOUNTER1_LO",
  "regRLC_PERFCOUNTER1_LO_BASE_IDX",
  "regRLC_PERFCOUNTER1_SELECT",
  "regRLC_PERFCOUNTER1_SELECT_BASE_IDX",
  "regRLC_PERFMON_CNTL",
  "regRLC_PERFMON_CNTL_BASE_IDX",
  "regRLC_PG_ALWAYS_ON_WGP_MASK",
  "regRLC_PG_ALWAYS_ON_WGP_MASK_BASE_IDX",
  "regRLC_PG_CNTL",
  "regRLC_PG_CNTL_BASE_IDX",
  "regRLC_PG_DELAY",
  "regRLC_PG_DELAY_2",
  "regRLC_PG_DELAY_2_BASE_IDX",
  "regRLC_PG_DELAY_3",
  "regRLC_PG_DELAY_3_BASE_IDX",
  "regRLC_PG_DELAY_BASE_IDX",
  "regRLC_POWER_RESIDENCY_CNTR_CTRL",
  "regRLC_POWER_RESIDENCY_CNTR_CTRL_BASE_IDX",
  "regRLC_POWER_RESIDENCY_EVENT_CNTR",
  "regRLC_POWER_RESIDENCY_EVENT_CNTR_BASE_IDX",
  "regRLC_POWER_RESIDENCY_REF_CNTR",
  "regRLC_POWER_RESIDENCY_REF_CNTR_BASE_IDX",
  "regRLC_R2I_CNTL_0",
  "regRLC_R2I_CNTL_0_BASE_IDX",
  "regRLC_R2I_CNTL_1",
  "regRLC_R2I_CNTL_1_BASE_IDX",
  "regRLC_R2I_CNTL_2",
  "regRLC_R2I_CNTL_2_BASE_IDX",
  "regRLC_R2I_CNTL_3",
  "regRLC_R2I_CNTL_3_BASE_IDX",
  "regRLC_REFCLOCK_TIMESTAMP_LSB",
  "regRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX",
  "regRLC_REFCLOCK_TIMESTAMP_MSB",
  "regRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX",
  "regRLC_RLCG_DOORBELL_0_DATA_HI",
  "regRLC_RLCG_DOORBELL_0_DATA_HI_BASE_IDX",
  "regRLC_RLCG_DOORBELL_0_DATA_LO",
  "regRLC_RLCG_DOORBELL_0_DATA_LO_BASE_IDX",
  "regRLC_RLCG_DOORBELL_1_DATA_HI",
  "regRLC_RLCG_DOORBELL_1_DATA_HI_BASE_IDX",
  "regRLC_RLCG_DOORBELL_1_DATA_LO",
  "regRLC_RLCG_DOORBELL_1_DATA_LO_BASE_IDX",
  "regRLC_RLCG_DOORBELL_2_DATA_HI",
  "regRLC_RLCG_DOORBELL_2_DATA_HI_BASE_IDX",
  "regRLC_RLCG_DOORBELL_2_DATA_LO",
  "regRLC_RLCG_DOORBELL_2_DATA_LO_BASE_IDX",
  "regRLC_RLCG_DOORBELL_3_DATA_HI",
  "regRLC_RLCG_DOORBELL_3_DATA_HI_BASE_IDX",
  "regRLC_RLCG_DOORBELL_3_DATA_LO",
  "regRLC_RLCG_DOORBELL_3_DATA_LO_BASE_IDX",
  "regRLC_RLCG_DOORBELL_CNTL",
  "regRLC_RLCG_DOORBELL_CNTL_BASE_IDX",
  "regRLC_RLCG_DOORBELL_RANGE",
  "regRLC_RLCG_DOORBELL_RANGE_BASE_IDX",
  "regRLC_RLCG_DOORBELL_STAT",
  "regRLC_RLCG_DOORBELL_STAT_BASE_IDX",
  "regRLC_RLCP_DOORBELL_0_DATA_HI",
  "regRLC_RLCP_DOORBELL_0_DATA_HI_BASE_IDX",
  "regRLC_RLCP_DOORBELL_0_DATA_LO",
  "regRLC_RLCP_DOORBELL_0_DATA_LO_BASE_IDX",
  "regRLC_RLCP_DOORBELL_1_DATA_HI",
  "regRLC_RLCP_DOORBELL_1_DATA_HI_BASE_IDX",
  "regRLC_RLCP_DOORBELL_1_DATA_LO",
  "regRLC_RLCP_DOORBELL_1_DATA_LO_BASE_IDX",
  "regRLC_RLCP_DOORBELL_2_DATA_HI",
  "regRLC_RLCP_DOORBELL_2_DATA_HI_BASE_IDX",
  "regRLC_RLCP_DOORBELL_2_DATA_LO",
  "regRLC_RLCP_DOORBELL_2_DATA_LO_BASE_IDX",
  "regRLC_RLCP_DOORBELL_3_DATA_HI",
  "regRLC_RLCP_DOORBELL_3_DATA_HI_BASE_IDX",
  "regRLC_RLCP_DOORBELL_3_DATA_LO",
  "regRLC_RLCP_DOORBELL_3_DATA_LO_BASE_IDX",
  "regRLC_RLCP_DOORBELL_CNTL",
  "regRLC_RLCP_DOORBELL_CNTL_BASE_IDX",
  "regRLC_RLCP_DOORBELL_RANGE",
  "regRLC_RLCP_DOORBELL_RANGE_BASE_IDX",
  "regRLC_RLCP_DOORBELL_STAT",
  "regRLC_RLCP_DOORBELL_STAT_BASE_IDX",
  "regRLC_RLCP_IRAM_ADDR",
  "regRLC_RLCP_IRAM_ADDR_BASE_IDX",
  "regRLC_RLCP_IRAM_DATA",
  "regRLC_RLCP_IRAM_DATA_BASE_IDX",
  "regRLC_RLCS_ABORTED_PD_SEQUENCE",
  "regRLC_RLCS_ABORTED_PD_SEQUENCE_BASE_IDX",
  "regRLC_RLCS_AUXILIARY_REG_1",
  "regRLC_RLCS_AUXILIARY_REG_1_BASE_IDX",
  "regRLC_RLCS_AUXILIARY_REG_2",
  "regRLC_RLCS_AUXILIARY_REG_2_BASE_IDX",
  "regRLC_RLCS_AUXILIARY_REG_3",
  "regRLC_RLCS_AUXILIARY_REG_3_BASE_IDX",
  "regRLC_RLCS_AUXILIARY_REG_4",
  "regRLC_RLCS_AUXILIARY_REG_4_BASE_IDX",
  "regRLC_RLCS_BOOTLOAD_ID_STATUS1",
  "regRLC_RLCS_BOOTLOAD_ID_STATUS1_BASE_IDX",
  "regRLC_RLCS_BOOTLOAD_ID_STATUS2",
  "regRLC_RLCS_BOOTLOAD_ID_STATUS2_BASE_IDX",
  "regRLC_RLCS_BOOTLOAD_STATUS",
  "regRLC_RLCS_BOOTLOAD_STATUS_BASE_IDX",
  "regRLC_RLCS_CGCG_REQUEST",
  "regRLC_RLCS_CGCG_REQUEST_BASE_IDX",
  "regRLC_RLCS_CGCG_STATUS",
  "regRLC_RLCS_CGCG_STATUS_BASE_IDX",
  "regRLC_RLCS_CMP_IDLE_CNTL",
  "regRLC_RLCS_CMP_IDLE_CNTL_BASE_IDX",
  "regRLC_RLCS_CP_DMA_SRCID_OVER",
  "regRLC_RLCS_CP_DMA_SRCID_OVER_BASE_IDX",
  "regRLC_RLCS_CP_INT_CTRL_1",
  "regRLC_RLCS_CP_INT_CTRL_1_BASE_IDX",
  "regRLC_RLCS_CP_INT_CTRL_2",
  "regRLC_RLCS_CP_INT_CTRL_2_BASE_IDX",
  "regRLC_RLCS_CP_INT_INFO_1",
  "regRLC_RLCS_CP_INT_INFO_1_BASE_IDX",
  "regRLC_RLCS_CP_INT_INFO_2",
  "regRLC_RLCS_CP_INT_INFO_2_BASE_IDX",
  "regRLC_RLCS_DEC_DUMP_ADDR",
  "regRLC_RLCS_DEC_DUMP_ADDR_BASE_IDX",
  "regRLC_RLCS_DEC_END",
  "regRLC_RLCS_DEC_END_BASE_IDX",
  "regRLC_RLCS_DEC_START",
  "regRLC_RLCS_DEC_START_BASE_IDX",
  "regRLC_RLCS_DIDT_FORCE_STALL",
  "regRLC_RLCS_DIDT_FORCE_STALL_BASE_IDX",
  "regRLC_RLCS_DSM_TRIG",
  "regRLC_RLCS_DSM_TRIG_BASE_IDX",
  "regRLC_RLCS_EDC_INT_CNTL",
  "regRLC_RLCS_EDC_INT_CNTL_BASE_IDX",
  "regRLC_RLCS_EXCEPTION_REG_1",
  "regRLC_RLCS_EXCEPTION_REG_1_BASE_IDX",
  "regRLC_RLCS_EXCEPTION_REG_2",
  "regRLC_RLCS_EXCEPTION_REG_2_BASE_IDX",
  "regRLC_RLCS_EXCEPTION_REG_3",
  "regRLC_RLCS_EXCEPTION_REG_3_BASE_IDX",
  "regRLC_RLCS_EXCEPTION_REG_4",
  "regRLC_RLCS_EXCEPTION_REG_4_BASE_IDX",
  "regRLC_RLCS_GCR_DATA_0",
  "regRLC_RLCS_GCR_DATA_0_BASE_IDX",
  "regRLC_RLCS_GCR_DATA_1",
  "regRLC_RLCS_GCR_DATA_1_BASE_IDX",
  "regRLC_RLCS_GCR_DATA_2",
  "regRLC_RLCS_GCR_DATA_2_BASE_IDX",
  "regRLC_RLCS_GCR_DATA_3",
  "regRLC_RLCS_GCR_DATA_3_BASE_IDX",
  "regRLC_RLCS_GCR_STATUS",
  "regRLC_RLCS_GCR_STATUS_BASE_IDX",
  "regRLC_RLCS_GENERAL_0",
  "regRLC_RLCS_GENERAL_0_BASE_IDX",
  "regRLC_RLCS_GENERAL_1",
  "regRLC_RLCS_GENERAL_10",
  "regRLC_RLCS_GENERAL_10_BASE_IDX",
  "regRLC_RLCS_GENERAL_11",
  "regRLC_RLCS_GENERAL_11_BASE_IDX",
  "regRLC_RLCS_GENERAL_12",
  "regRLC_RLCS_GENERAL_12_BASE_IDX",
  "regRLC_RLCS_GENERAL_13",
  "regRLC_RLCS_GENERAL_13_BASE_IDX",
  "regRLC_RLCS_GENERAL_14",
  "regRLC_RLCS_GENERAL_14_BASE_IDX",
  "regRLC_RLCS_GENERAL_15",
  "regRLC_RLCS_GENERAL_15_BASE_IDX",
  "regRLC_RLCS_GENERAL_16",
  "regRLC_RLCS_GENERAL_16_BASE_IDX",
  "regRLC_RLCS_GENERAL_1_BASE_IDX",
  "regRLC_RLCS_GENERAL_2",
  "regRLC_RLCS_GENERAL_2_BASE_IDX",
  "regRLC_RLCS_GENERAL_3",
  "regRLC_RLCS_GENERAL_3_BASE_IDX",
  "regRLC_RLCS_GENERAL_4",
  "regRLC_RLCS_GENERAL_4_BASE_IDX",
  "regRLC_RLCS_GENERAL_5",
  "regRLC_RLCS_GENERAL_5_BASE_IDX",
  "regRLC_RLCS_GENERAL_6",
  "regRLC_RLCS_GENERAL_6_BASE_IDX",
  "regRLC_RLCS_GENERAL_7",
  "regRLC_RLCS_GENERAL_7_BASE_IDX",
  "regRLC_RLCS_GENERAL_8",
  "regRLC_RLCS_GENERAL_8_BASE_IDX",
  "regRLC_RLCS_GENERAL_9",
  "regRLC_RLCS_GENERAL_9_BASE_IDX",
  "regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL",
  "regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL_BASE_IDX",
  "regRLC_RLCS_GFX_DS_CNTL",
  "regRLC_RLCS_GFX_DS_CNTL_BASE_IDX",
  "regRLC_RLCS_GFX_MEM_POWER_CTRL_LO",
  "regRLC_RLCS_GFX_MEM_POWER_CTRL_LO_BASE_IDX",
  "regRLC_RLCS_GFX_RM_CNTL",
  "regRLC_RLCS_GFX_RM_CNTL_BASE_IDX",
  "regRLC_RLCS_GPM_LEGACY_INT_DISABLE",
  "regRLC_RLCS_GPM_LEGACY_INT_DISABLE_BASE_IDX",
  "regRLC_RLCS_GPM_LEGACY_INT_STAT",
  "regRLC_RLCS_GPM_LEGACY_INT_STAT_BASE_IDX",
  "regRLC_RLCS_GPM_STAT",
  "regRLC_RLCS_GPM_STAT_2",
  "regRLC_RLCS_GPM_STAT_2_BASE_IDX",
  "regRLC_RLCS_GPM_STAT_BASE_IDX",
  "regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL",
  "regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL_BASE_IDX",
  "regRLC_RLCS_GRBM_IDLE_BUSY_STAT",
  "regRLC_RLCS_GRBM_IDLE_BUSY_STAT_BASE_IDX",
  "regRLC_RLCS_GRBM_SOFT_RESET",
  "regRLC_RLCS_GRBM_SOFT_RESET_BASE_IDX",
  "regRLC_RLCS_IH_COOKIE_SEMAPHORE",
  "regRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX",
  "regRLC_RLCS_IH_SEMAPHORE",
  "regRLC_RLCS_IH_SEMAPHORE_BASE_IDX",
  "regRLC_RLCS_IMU_GFX_DOORBELL_FENCE",
  "regRLC_RLCS_IMU_GFX_DOORBELL_FENCE_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_ADDR_0_LSB",
  "regRLC_RLCS_IMU_RAM_ADDR_0_LSB_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_ADDR_0_MSB",
  "regRLC_RLCS_IMU_RAM_ADDR_0_MSB_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_ADDR_1_LSB",
  "regRLC_RLCS_IMU_RAM_ADDR_1_LSB_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_ADDR_1_MSB",
  "regRLC_RLCS_IMU_RAM_ADDR_1_MSB_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_CNTL",
  "regRLC_RLCS_IMU_RAM_CNTL_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_DATA_0",
  "regRLC_RLCS_IMU_RAM_DATA_0_BASE_IDX",
  "regRLC_RLCS_IMU_RAM_DATA_1",
  "regRLC_RLCS_IMU_RAM_DATA_1_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_CNTL",
  "regRLC_RLCS_IMU_RLC_MSG_CNTL_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_CONTROL",
  "regRLC_RLCS_IMU_RLC_MSG_CONTROL_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_DATA0",
  "regRLC_RLCS_IMU_RLC_MSG_DATA0_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_DATA1",
  "regRLC_RLCS_IMU_RLC_MSG_DATA1_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_DATA2",
  "regRLC_RLCS_IMU_RLC_MSG_DATA2_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_DATA3",
  "regRLC_RLCS_IMU_RLC_MSG_DATA3_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MSG_DATA4",
  "regRLC_RLCS_IMU_RLC_MSG_DATA4_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_MUTEX_CNTL",
  "regRLC_RLCS_IMU_RLC_MUTEX_CNTL_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_STATUS",
  "regRLC_RLCS_IMU_RLC_STATUS_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0",
  "regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0_BASE_IDX",
  "regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1",
  "regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1_BASE_IDX",
  "regRLC_RLCS_IMU_VIDCHG_CNTL",
  "regRLC_RLCS_IMU_VIDCHG_CNTL_BASE_IDX",
  "regRLC_RLCS_IOV_CMD_STATUS",
  "regRLC_RLCS_IOV_CMD_STATUS_BASE_IDX",
  "regRLC_RLCS_IOV_CNTX_LOC_SIZE",
  "regRLC_RLCS_IOV_CNTX_LOC_SIZE_BASE_IDX",
  "regRLC_RLCS_IOV_SCH_BLOCK",
  "regRLC_RLCS_IOV_SCH_BLOCK_BASE_IDX",
  "regRLC_RLCS_IOV_VM_BUSY_STATUS",
  "regRLC_RLCS_IOV_VM_BUSY_STATUS_BASE_IDX",
  "regRLC_RLCS_KMD_LOG_CNTL1",
  "regRLC_RLCS_KMD_LOG_CNTL1_BASE_IDX",
  "regRLC_RLCS_KMD_LOG_CNTL2",
  "regRLC_RLCS_KMD_LOG_CNTL2_BASE_IDX",
  "regRLC_RLCS_PERFMON_CLK_CNTL_UCODE",
  "regRLC_RLCS_PERFMON_CLK_CNTL_UCODE_BASE_IDX",
  "regRLC_RLCS_PG_CHANGE_READ",
  "regRLC_RLCS_PG_CHANGE_READ_BASE_IDX",
  "regRLC_RLCS_PG_CHANGE_STATUS",
  "regRLC_RLCS_PG_CHANGE_STATUS_BASE_IDX",
  "regRLC_RLCS_PMM_CGCG_CNTL",
  "regRLC_RLCS_PMM_CGCG_CNTL_BASE_IDX",
  "regRLC_RLCS_POWER_BRAKE_CNTL",
  "regRLC_RLCS_POWER_BRAKE_CNTL_BASE_IDX",
  "regRLC_RLCS_POWER_BRAKE_CNTL_TH1",
  "regRLC_RLCS_POWER_BRAKE_CNTL_TH1_BASE_IDX",
  "regRLC_RLCS_RLC_IMU_MSG_CNTL",
  "regRLC_RLCS_RLC_IMU_MSG_CNTL_BASE_IDX",
  "regRLC_RLCS_RLC_IMU_MSG_CONTROL",
  "regRLC_RLCS_RLC_IMU_MSG_CONTROL_BASE_IDX",
  "regRLC_RLCS_RLC_IMU_MSG_DATA0",
  "regRLC_RLCS_RLC_IMU_MSG_DATA0_BASE_IDX",
  "regRLC_RLCS_RLC_IMU_STATUS",
  "regRLC_RLCS_RLC_IMU_STATUS_BASE_IDX",
  "regRLC_RLCS_SDMA_INT_CNTL_1",
  "regRLC_RLCS_SDMA_INT_CNTL_1_BASE_IDX",
  "regRLC_RLCS_SDMA_INT_CNTL_2",
  "regRLC_RLCS_SDMA_INT_CNTL_2_BASE_IDX",
  "regRLC_RLCS_SDMA_INT_INFO",
  "regRLC_RLCS_SDMA_INT_INFO_BASE_IDX",
  "regRLC_RLCS_SDMA_INT_STAT",
  "regRLC_RLCS_SDMA_INT_STAT_BASE_IDX",
  "regRLC_RLCS_SOC_DS_CNTL",
  "regRLC_RLCS_SOC_DS_CNTL_BASE_IDX",
  "regRLC_RLCS_SPM_INT_CTRL",
  "regRLC_RLCS_SPM_INT_CTRL_BASE_IDX",
  "regRLC_RLCS_SPM_INT_INFO_1",
  "regRLC_RLCS_SPM_INT_INFO_1_BASE_IDX",
  "regRLC_RLCS_SPM_INT_INFO_2",
  "regRLC_RLCS_SPM_INT_INFO_2_BASE_IDX",
  "regRLC_RLCS_SPM_SQTT_MODE",
  "regRLC_RLCS_SPM_SQTT_MODE_BASE_IDX",
  "regRLC_RLCS_SRM_SRCID_CNTL",
  "regRLC_RLCS_SRM_SRCID_CNTL_BASE_IDX",
  "regRLC_RLCS_UTCL2_CNTL",
  "regRLC_RLCS_UTCL2_CNTL_BASE_IDX",
  "regRLC_RLCS_WGP_READ",
  "regRLC_RLCS_WGP_READ_BASE_IDX",
  "regRLC_RLCS_WGP_STATUS",
  "regRLC_RLCS_WGP_STATUS_BASE_IDX",
  "regRLC_RLCV_COMMAND",
  "regRLC_RLCV_COMMAND_BASE_IDX",
  "regRLC_RLCV_DOORBELL_0_DATA_HI",
  "regRLC_RLCV_DOORBELL_0_DATA_HI_BASE_IDX",
  "regRLC_RLCV_DOORBELL_0_DATA_LO",
  "regRLC_RLCV_DOORBELL_0_DATA_LO_BASE_IDX",
  "regRLC_RLCV_DOORBELL_1_DATA_HI",
  "regRLC_RLCV_DOORBELL_1_DATA_HI_BASE_IDX",
  "regRLC_RLCV_DOORBELL_1_DATA_LO",
  "regRLC_RLCV_DOORBELL_1_DATA_LO_BASE_IDX",
  "regRLC_RLCV_DOORBELL_2_DATA_HI",
  "regRLC_RLCV_DOORBELL_2_DATA_HI_BASE_IDX",
  "regRLC_RLCV_DOORBELL_2_DATA_LO",
  "regRLC_RLCV_DOORBELL_2_DATA_LO_BASE_IDX",
  "regRLC_RLCV_DOORBELL_3_DATA_HI",
  "regRLC_RLCV_DOORBELL_3_DATA_HI_BASE_IDX",
  "regRLC_RLCV_DOORBELL_3_DATA_LO",
  "regRLC_RLCV_DOORBELL_3_DATA_LO_BASE_IDX",
  "regRLC_RLCV_DOORBELL_CNTL",
  "regRLC_RLCV_DOORBELL_CNTL_BASE_IDX",
  "regRLC_RLCV_DOORBELL_RANGE",
  "regRLC_RLCV_DOORBELL_RANGE_BASE_IDX",
  "regRLC_RLCV_DOORBELL_STAT",
  "regRLC_RLCV_DOORBELL_STAT_BASE_IDX",
  "regRLC_RLCV_IRAM_ADDR",
  "regRLC_RLCV_IRAM_ADDR_BASE_IDX",
  "regRLC_RLCV_IRAM_DATA",
  "regRLC_RLCV_IRAM_DATA_BASE_IDX",
  "regRLC_RLCV_SAFE_MODE",
  "regRLC_RLCV_SAFE_MODE_BASE_IDX",
  "regRLC_RLCV_SPARE_INT",
  "regRLC_RLCV_SPARE_INT_1",
  "regRLC_RLCV_SPARE_INT_1_BASE_IDX",
  "regRLC_RLCV_SPARE_INT_BASE_IDX",
  "regRLC_RLCV_TIMER_CTRL",
  "regRLC_RLCV_TIMER_CTRL_BASE_IDX",
  "regRLC_RLCV_TIMER_INT_0",
  "regRLC_RLCV_TIMER_INT_0_BASE_IDX",
  "regRLC_RLCV_TIMER_INT_1",
  "regRLC_RLCV_TIMER_INT_1_BASE_IDX",
  "regRLC_RLCV_TIMER_STAT",
  "regRLC_RLCV_TIMER_STAT_BASE_IDX",
  "regRLC_SAFE_MODE",
  "regRLC_SAFE_MODE_BASE_IDX",
  "regRLC_SDMA0_BUSY_STATUS",
  "regRLC_SDMA0_BUSY_STATUS_BASE_IDX",
  "regRLC_SDMA0_STATUS",
  "regRLC_SDMA0_STATUS_BASE_IDX",
  "regRLC_SDMA1_BUSY_STATUS",
  "regRLC_SDMA1_BUSY_STATUS_BASE_IDX",
  "regRLC_SDMA1_STATUS",
  "regRLC_SDMA1_STATUS_BASE_IDX",
  "regRLC_SDMA2_BUSY_STATUS",
  "regRLC_SDMA2_BUSY_STATUS_BASE_IDX",
  "regRLC_SDMA2_STATUS",
  "regRLC_SDMA2_STATUS_BASE_IDX",
  "regRLC_SDMA3_BUSY_STATUS",
  "regRLC_SDMA3_BUSY_STATUS_BASE_IDX",
  "regRLC_SDMA3_STATUS",
  "regRLC_SDMA3_STATUS_BASE_IDX",
  "regRLC_SEMAPHORE_0",
  "regRLC_SEMAPHORE_0_BASE_IDX",
  "regRLC_SEMAPHORE_1",
  "regRLC_SEMAPHORE_1_BASE_IDX",
  "regRLC_SEMAPHORE_2",
  "regRLC_SEMAPHORE_2_BASE_IDX",
  "regRLC_SEMAPHORE_3",
  "regRLC_SEMAPHORE_3_BASE_IDX",
  "regRLC_SERDES_BUSY",
  "regRLC_SERDES_BUSY_BASE_IDX",
  "regRLC_SERDES_CTRL",
  "regRLC_SERDES_CTRL_BASE_IDX",
  "regRLC_SERDES_DATA",
  "regRLC_SERDES_DATA_BASE_IDX",
  "regRLC_SERDES_MASK",
  "regRLC_SERDES_MASK_BASE_IDX",
  "regRLC_SERDES_RD_DATA_0",
  "regRLC_SERDES_RD_DATA_0_BASE_IDX",
  "regRLC_SERDES_RD_DATA_1",
  "regRLC_SERDES_RD_DATA_1_BASE_IDX",
  "regRLC_SERDES_RD_DATA_2",
  "regRLC_SERDES_RD_DATA_2_BASE_IDX",
  "regRLC_SERDES_RD_DATA_3",
  "regRLC_SERDES_RD_DATA_3_BASE_IDX",
  "regRLC_SERDES_RD_INDEX",
  "regRLC_SERDES_RD_INDEX_BASE_IDX",
  "regRLC_SMU_ARGUMENT_1",
  "regRLC_SMU_ARGUMENT_1_BASE_IDX",
  "regRLC_SMU_ARGUMENT_2",
  "regRLC_SMU_ARGUMENT_2_BASE_IDX",
  "regRLC_SMU_ARGUMENT_3",
  "regRLC_SMU_ARGUMENT_3_BASE_IDX",
  "regRLC_SMU_ARGUMENT_4",
  "regRLC_SMU_ARGUMENT_4_BASE_IDX",
  "regRLC_SMU_ARGUMENT_5",
  "regRLC_SMU_ARGUMENT_5_BASE_IDX",
  "regRLC_SMU_CLK_REQ",
  "regRLC_SMU_CLK_REQ_BASE_IDX",
  "regRLC_SMU_COMMAND",
  "regRLC_SMU_COMMAND_BASE_IDX",
  "regRLC_SMU_MESSAGE",
  "regRLC_SMU_MESSAGE_1",
  "regRLC_SMU_MESSAGE_1_BASE_IDX",
  "regRLC_SMU_MESSAGE_2",
  "regRLC_SMU_MESSAGE_2_BASE_IDX",
  "regRLC_SMU_MESSAGE_BASE_IDX",
  "regRLC_SMU_SAFE_MODE",
  "regRLC_SMU_SAFE_MODE_BASE_IDX",
  "regRLC_SPARE",
  "regRLC_SPARE_BASE_IDX",
  "regRLC_SPARE_INT_0",
  "regRLC_SPARE_INT_0_BASE_IDX",
  "regRLC_SPARE_INT_1",
  "regRLC_SPARE_INT_1_BASE_IDX",
  "regRLC_SPARE_INT_2",
  "regRLC_SPARE_INT_2_BASE_IDX",
  "regRLC_SPM_ACCUM_CTRL",
  "regRLC_SPM_ACCUM_CTRLRAM_ADDR",
  "regRLC_SPM_ACCUM_CTRLRAM_ADDR_BASE_IDX",
  "regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET",
  "regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET_BASE_IDX",
  "regRLC_SPM_ACCUM_CTRLRAM_DATA",
  "regRLC_SPM_ACCUM_CTRLRAM_DATA_BASE_IDX",
  "regRLC_SPM_ACCUM_CTRL_BASE_IDX",
  "regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS",
  "regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS_BASE_IDX",
  "regRLC_SPM_ACCUM_DATARAM_ADDR",
  "regRLC_SPM_ACCUM_DATARAM_ADDR_BASE_IDX",
  "regRLC_SPM_ACCUM_DATARAM_DATA",
  "regRLC_SPM_ACCUM_DATARAM_DATA_BASE_IDX",
  "regRLC_SPM_ACCUM_DATARAM_WRCOUNT",
  "regRLC_SPM_ACCUM_DATARAM_WRCOUNT_BASE_IDX",
  "regRLC_SPM_ACCUM_MODE",
  "regRLC_SPM_ACCUM_MODE_BASE_IDX",
  "regRLC_SPM_ACCUM_SAMPLES_REQUESTED",
  "regRLC_SPM_ACCUM_SAMPLES_REQUESTED_BASE_IDX",
  "regRLC_SPM_ACCUM_STATUS",
  "regRLC_SPM_ACCUM_STATUS_BASE_IDX",
  "regRLC_SPM_ACCUM_SWA_DATARAM_ADDR",
  "regRLC_SPM_ACCUM_SWA_DATARAM_ADDR_BASE_IDX",
  "regRLC_SPM_ACCUM_SWA_DATARAM_DATA",
  "regRLC_SPM_ACCUM_SWA_DATARAM_DATA_BASE_IDX",
  "regRLC_SPM_ACCUM_THRESHOLD",
  "regRLC_SPM_ACCUM_THRESHOLD_BASE_IDX",
  "regRLC_SPM_GFXCLOCK_HIGHCOUNT",
  "regRLC_SPM_GFXCLOCK_HIGHCOUNT_BASE_IDX",
  "regRLC_SPM_GFXCLOCK_LOWCOUNT",
  "regRLC_SPM_GFXCLOCK_LOWCOUNT_BASE_IDX",
  "regRLC_SPM_GLOBAL_DELAY_IND_ADDR",
  "regRLC_SPM_GLOBAL_DELAY_IND_ADDR_BASE_IDX",
  "regRLC_SPM_GLOBAL_DELAY_IND_DATA",
  "regRLC_SPM_GLOBAL_DELAY_IND_DATA_BASE_IDX",
  "regRLC_SPM_GLOBAL_MUXSEL_ADDR",
  "regRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX",
  "regRLC_SPM_GLOBAL_MUXSEL_DATA",
  "regRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX",
  "regRLC_SPM_INT_CNTL",
  "regRLC_SPM_INT_CNTL_BASE_IDX",
  "regRLC_SPM_INT_INFO_1",
  "regRLC_SPM_INT_INFO_1_BASE_IDX",
  "regRLC_SPM_INT_INFO_2",
  "regRLC_SPM_INT_INFO_2_BASE_IDX",
  "regRLC_SPM_INT_STATUS",
  "regRLC_SPM_INT_STATUS_BASE_IDX",
  "regRLC_SPM_MC_CNTL",
  "regRLC_SPM_MC_CNTL_BASE_IDX",
  "regRLC_SPM_MODE",
  "regRLC_SPM_MODE_BASE_IDX",
  "regRLC_SPM_PAUSE",
  "regRLC_SPM_PAUSE_BASE_IDX",
  "regRLC_SPM_PERFMON_CNTL",
  "regRLC_SPM_PERFMON_CNTL_BASE_IDX",
  "regRLC_SPM_PERFMON_RING_BASE_HI",
  "regRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX",
  "regRLC_SPM_PERFMON_RING_BASE_LO",
  "regRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX",
  "regRLC_SPM_PERFMON_RING_SIZE",
  "regRLC_SPM_PERFMON_RING_SIZE_BASE_IDX",
  "regRLC_SPM_PERFMON_SEGMENT_SIZE",
  "regRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX",
  "regRLC_SPM_RING_RDPTR",
  "regRLC_SPM_RING_RDPTR_BASE_IDX",
  "regRLC_SPM_RING_WRPTR",
  "regRLC_SPM_RING_WRPTR_BASE_IDX",
  "regRLC_SPM_RSPM_CMD",
  "regRLC_SPM_RSPM_CMD_ACK",
  "regRLC_SPM_RSPM_CMD_ACK_BASE_IDX",
  "regRLC_SPM_RSPM_CMD_BASE_IDX",
  "regRLC_SPM_RSPM_REQ_DATA_HI",
  "regRLC_SPM_RSPM_REQ_DATA_HI_BASE_IDX",
  "regRLC_SPM_RSPM_REQ_DATA_LO",
  "regRLC_SPM_RSPM_REQ_DATA_LO_BASE_IDX",
  "regRLC_SPM_RSPM_REQ_OP",
  "regRLC_SPM_RSPM_REQ_OP_BASE_IDX",
  "regRLC_SPM_RSPM_RET_DATA",
  "regRLC_SPM_RSPM_RET_DATA_BASE_IDX",
  "regRLC_SPM_RSPM_RET_OP",
  "regRLC_SPM_RSPM_RET_OP_BASE_IDX",
  "regRLC_SPM_SAMPLE_CNT",
  "regRLC_SPM_SAMPLE_CNT_BASE_IDX",
  "regRLC_SPM_SEGMENT_THRESHOLD",
  "regRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX",
  "regRLC_SPM_SE_DELAY_IND_ADDR",
  "regRLC_SPM_SE_DELAY_IND_ADDR_BASE_IDX",
  "regRLC_SPM_SE_DELAY_IND_DATA",
  "regRLC_SPM_SE_DELAY_IND_DATA_BASE_IDX",
  "regRLC_SPM_SE_MUXSEL_ADDR",
  "regRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX",
  "regRLC_SPM_SE_MUXSEL_DATA",
  "regRLC_SPM_SE_MUXSEL_DATA_BASE_IDX",
  "regRLC_SPM_SE_RSPM_REQ_DATA_HI",
  "regRLC_SPM_SE_RSPM_REQ_DATA_HI_BASE_IDX",
  "regRLC_SPM_SE_RSPM_REQ_DATA_LO",
  "regRLC_SPM_SE_RSPM_REQ_DATA_LO_BASE_IDX",
  "regRLC_SPM_SE_RSPM_REQ_OP",
  "regRLC_SPM_SE_RSPM_REQ_OP_BASE_IDX",
  "regRLC_SPM_SE_RSPM_RET_DATA",
  "regRLC_SPM_SE_RSPM_RET_DATA_BASE_IDX",
  "regRLC_SPM_SE_RSPM_RET_OP",
  "regRLC_SPM_SE_RSPM_RET_OP_BASE_IDX",
  "regRLC_SPM_SPARE",
  "regRLC_SPM_SPARE_BASE_IDX",
  "regRLC_SPM_STATUS",
  "regRLC_SPM_STATUS_BASE_IDX",
  "regRLC_SPM_THREAD_TRACE_CTRL",
  "regRLC_SPM_THREAD_TRACE_CTRL_BASE_IDX",
  "regRLC_SPM_UTCL1_CNTL",
  "regRLC_SPM_UTCL1_CNTL_BASE_IDX",
  "regRLC_SPM_UTCL1_ERROR_1",
  "regRLC_SPM_UTCL1_ERROR_1_BASE_IDX",
  "regRLC_SPM_UTCL1_ERROR_2",
  "regRLC_SPM_UTCL1_ERROR_2_BASE_IDX",
  "regRLC_SPP_CAM_ADDR",
  "regRLC_SPP_CAM_ADDR_BASE_IDX",
  "regRLC_SPP_CAM_DATA",
  "regRLC_SPP_CAM_DATA_BASE_IDX",
  "regRLC_SPP_CAM_EXT_ADDR",
  "regRLC_SPP_CAM_EXT_ADDR_BASE_IDX",
  "regRLC_SPP_CAM_EXT_DATA",
  "regRLC_SPP_CAM_EXT_DATA_BASE_IDX",
  "regRLC_SPP_CTRL",
  "regRLC_SPP_CTRL_BASE_IDX",
  "regRLC_SPP_GLOBAL_SH_ID",
  "regRLC_SPP_GLOBAL_SH_ID_BASE_IDX",
  "regRLC_SPP_GLOBAL_SH_ID_VALID",
  "regRLC_SPP_GLOBAL_SH_ID_VALID_BASE_IDX",
  "regRLC_SPP_INFLIGHT_RD_ADDR",
  "regRLC_SPP_INFLIGHT_RD_ADDR_BASE_IDX",
  "regRLC_SPP_INFLIGHT_RD_DATA",
  "regRLC_SPP_INFLIGHT_RD_DATA_BASE_IDX",
  "regRLC_SPP_PBB_INFO",
  "regRLC_SPP_PBB_INFO_BASE_IDX",
  "regRLC_SPP_PROF_INFO_1",
  "regRLC_SPP_PROF_INFO_1_BASE_IDX",
  "regRLC_SPP_PROF_INFO_2",
  "regRLC_SPP_PROF_INFO_2_BASE_IDX",
  "regRLC_SPP_PVT_LEVEL_MAX",
  "regRLC_SPP_PVT_LEVEL_MAX_BASE_IDX",
  "regRLC_SPP_PVT_STAT_0",
  "regRLC_SPP_PVT_STAT_0_BASE_IDX",
  "regRLC_SPP_PVT_STAT_1",
  "regRLC_SPP_PVT_STAT_1_BASE_IDX",
  "regRLC_SPP_PVT_STAT_2",
  "regRLC_SPP_PVT_STAT_2_BASE_IDX",
  "regRLC_SPP_PVT_STAT_3",
  "regRLC_SPP_PVT_STAT_3_BASE_IDX",
  "regRLC_SPP_RESET",
  "regRLC_SPP_RESET_BASE_IDX",
  "regRLC_SPP_SHADER_PROFILE_EN",
  "regRLC_SPP_SHADER_PROFILE_EN_BASE_IDX",
  "regRLC_SPP_SSF_CAPTURE_EN",
  "regRLC_SPP_SSF_CAPTURE_EN_BASE_IDX",
  "regRLC_SPP_SSF_THRESHOLD_0",
  "regRLC_SPP_SSF_THRESHOLD_0_BASE_IDX",
  "regRLC_SPP_SSF_THRESHOLD_1",
  "regRLC_SPP_SSF_THRESHOLD_1_BASE_IDX",
  "regRLC_SPP_SSF_THRESHOLD_2",
  "regRLC_SPP_SSF_THRESHOLD_2_BASE_IDX",
  "regRLC_SPP_STALL_STATE_UPDATE",
  "regRLC_SPP_STALL_STATE_UPDATE_BASE_IDX",
  "regRLC_SPP_STATUS",
  "regRLC_SPP_STATUS_BASE_IDX",
  "regRLC_SRM_ARAM_ADDR",
  "regRLC_SRM_ARAM_ADDR_BASE_IDX",
  "regRLC_SRM_ARAM_DATA",
  "regRLC_SRM_ARAM_DATA_BASE_IDX",
  "regRLC_SRM_CNTL",
  "regRLC_SRM_CNTL_BASE_IDX",
  "regRLC_SRM_DRAM_ADDR",
  "regRLC_SRM_DRAM_ADDR_BASE_IDX",
  "regRLC_SRM_DRAM_DATA",
  "regRLC_SRM_DRAM_DATA_BASE_IDX",
  "regRLC_SRM_GPM_ABORT",
  "regRLC_SRM_GPM_ABORT_BASE_IDX",
  "regRLC_SRM_GPM_COMMAND",
  "regRLC_SRM_GPM_COMMAND_BASE_IDX",
  "regRLC_SRM_GPM_COMMAND_STATUS",
  "regRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_0",
  "regRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_1",
  "regRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_2",
  "regRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_3",
  "regRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_4",
  "regRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_5",
  "regRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_6",
  "regRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_ADDR_7",
  "regRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_0",
  "regRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_1",
  "regRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_2",
  "regRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_3",
  "regRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_4",
  "regRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_5",
  "regRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_6",
  "regRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX",
  "regRLC_SRM_INDEX_CNTL_DATA_7",
  "regRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX",
  "regRLC_SRM_STAT",
  "regRLC_SRM_STAT_BASE_IDX",
  "regRLC_STAT",
  "regRLC_STATIC_PG_STATUS",
  "regRLC_STATIC_PG_STATUS_BASE_IDX",
  "regRLC_STAT_BASE_IDX",
  "regRLC_UCODE_CNTL",
  "regRLC_UCODE_CNTL_BASE_IDX",
  "regRLC_ULV_RESIDENCY_CNTR_CTRL",
  "regRLC_ULV_RESIDENCY_CNTR_CTRL_BASE_IDX",
  "regRLC_ULV_RESIDENCY_EVENT_CNTR",
  "regRLC_ULV_RESIDENCY_EVENT_CNTR_BASE_IDX",
  "regRLC_ULV_RESIDENCY_REF_CNTR",
  "regRLC_ULV_RESIDENCY_REF_CNTR_BASE_IDX",
  "regRLC_UTCL1_STATUS",
  "regRLC_UTCL1_STATUS_2",
  "regRLC_UTCL1_STATUS_2_BASE_IDX",
  "regRLC_UTCL1_STATUS_BASE_IDX",
  "regRLC_WGP_STATUS",
  "regRLC_WGP_STATUS_BASE_IDX",
  "regRLC_XT_CORE_ALT_RESET_VEC",
  "regRLC_XT_CORE_ALT_RESET_VEC_BASE_IDX",
  "regRLC_XT_CORE_FAULT_INFO",
  "regRLC_XT_CORE_FAULT_INFO_BASE_IDX",
  "regRLC_XT_CORE_INTERRUPT",
  "regRLC_XT_CORE_INTERRUPT_BASE_IDX",
  "regRLC_XT_CORE_RESERVED",
  "regRLC_XT_CORE_RESERVED_BASE_IDX",
  "regRLC_XT_CORE_STATUS",
  "regRLC_XT_CORE_STATUS_BASE_IDX",
  "regRLC_XT_DOORBELL_0_DATA_HI",
  "regRLC_XT_DOORBELL_0_DATA_HI_BASE_IDX",
  "regRLC_XT_DOORBELL_0_DATA_LO",
  "regRLC_XT_DOORBELL_0_DATA_LO_BASE_IDX",
  "regRLC_XT_DOORBELL_1_DATA_HI",
  "regRLC_XT_DOORBELL_1_DATA_HI_BASE_IDX",
  "regRLC_XT_DOORBELL_1_DATA_LO",
  "regRLC_XT_DOORBELL_1_DATA_LO_BASE_IDX",
  "regRLC_XT_DOORBELL_2_DATA_HI",
  "regRLC_XT_DOORBELL_2_DATA_HI_BASE_IDX",
  "regRLC_XT_DOORBELL_2_DATA_LO",
  "regRLC_XT_DOORBELL_2_DATA_LO_BASE_IDX",
  "regRLC_XT_DOORBELL_3_DATA_HI",
  "regRLC_XT_DOORBELL_3_DATA_HI_BASE_IDX",
  "regRLC_XT_DOORBELL_3_DATA_LO",
  "regRLC_XT_DOORBELL_3_DATA_LO_BASE_IDX",
  "regRLC_XT_DOORBELL_CNTL",
  "regRLC_XT_DOORBELL_CNTL_BASE_IDX",
  "regRLC_XT_DOORBELL_RANGE",
  "regRLC_XT_DOORBELL_RANGE_BASE_IDX",
  "regRLC_XT_DOORBELL_STAT",
  "regRLC_XT_DOORBELL_STAT_BASE_IDX",
  "regRLC_XT_INT_VEC_CLEAR",
  "regRLC_XT_INT_VEC_CLEAR_BASE_IDX",
  "regRLC_XT_INT_VEC_FORCE",
  "regRLC_XT_INT_VEC_FORCE_BASE_IDX",
  "regRLC_XT_INT_VEC_MUX_INT_SEL",
  "regRLC_XT_INT_VEC_MUX_INT_SEL_BASE_IDX",
  "regRLC_XT_INT_VEC_MUX_SEL",
  "regRLC_XT_INT_VEC_MUX_SEL_BASE_IDX",
  "regRMI_CLOCK_CNTRL",
  "regRMI_CLOCK_CNTRL_BASE_IDX",
  "regRMI_DEMUX_CNTL",
  "regRMI_DEMUX_CNTL_BASE_IDX",
  "regRMI_GENERAL_CNTL",
  "regRMI_GENERAL_CNTL1",
  "regRMI_GENERAL_CNTL1_BASE_IDX",
  "regRMI_GENERAL_CNTL_BASE_IDX",
  "regRMI_GENERAL_STATUS",
  "regRMI_GENERAL_STATUS_BASE_IDX",
  "regRMI_PERFCOUNTER0_HI",
  "regRMI_PERFCOUNTER0_HI_BASE_IDX",
  "regRMI_PERFCOUNTER0_LO",
  "regRMI_PERFCOUNTER0_LO_BASE_IDX",
  "regRMI_PERFCOUNTER0_SELECT",
  "regRMI_PERFCOUNTER0_SELECT1",
  "regRMI_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regRMI_PERFCOUNTER0_SELECT_BASE_IDX",
  "regRMI_PERFCOUNTER1_HI",
  "regRMI_PERFCOUNTER1_HI_BASE_IDX",
  "regRMI_PERFCOUNTER1_LO",
  "regRMI_PERFCOUNTER1_LO_BASE_IDX",
  "regRMI_PERFCOUNTER1_SELECT",
  "regRMI_PERFCOUNTER1_SELECT_BASE_IDX",
  "regRMI_PERFCOUNTER2_HI",
  "regRMI_PERFCOUNTER2_HI_BASE_IDX",
  "regRMI_PERFCOUNTER2_LO",
  "regRMI_PERFCOUNTER2_LO_BASE_IDX",
  "regRMI_PERFCOUNTER2_SELECT",
  "regRMI_PERFCOUNTER2_SELECT1",
  "regRMI_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regRMI_PERFCOUNTER2_SELECT_BASE_IDX",
  "regRMI_PERFCOUNTER3_HI",
  "regRMI_PERFCOUNTER3_HI_BASE_IDX",
  "regRMI_PERFCOUNTER3_LO",
  "regRMI_PERFCOUNTER3_LO_BASE_IDX",
  "regRMI_PERFCOUNTER3_SELECT",
  "regRMI_PERFCOUNTER3_SELECT_BASE_IDX",
  "regRMI_PERF_COUNTER_CNTL",
  "regRMI_PERF_COUNTER_CNTL_BASE_IDX",
  "regRMI_PROBE_POP_LOGIC_CNTL",
  "regRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX",
  "regRMI_RB_GLX_CID_MAP",
  "regRMI_RB_GLX_CID_MAP_BASE_IDX",
  "regRMI_SCOREBOARD_CNTL",
  "regRMI_SCOREBOARD_CNTL_BASE_IDX",
  "regRMI_SCOREBOARD_STATUS0",
  "regRMI_SCOREBOARD_STATUS0_BASE_IDX",
  "regRMI_SCOREBOARD_STATUS1",
  "regRMI_SCOREBOARD_STATUS1_BASE_IDX",
  "regRMI_SCOREBOARD_STATUS2",
  "regRMI_SCOREBOARD_STATUS2_BASE_IDX",
  "regRMI_SPARE",
  "regRMI_SPARE_1",
  "regRMI_SPARE_1_BASE_IDX",
  "regRMI_SPARE_2",
  "regRMI_SPARE_2_BASE_IDX",
  "regRMI_SPARE_BASE_IDX",
  "regRMI_SUBBLOCK_STATUS0",
  "regRMI_SUBBLOCK_STATUS0_BASE_IDX",
  "regRMI_SUBBLOCK_STATUS1",
  "regRMI_SUBBLOCK_STATUS1_BASE_IDX",
  "regRMI_SUBBLOCK_STATUS2",
  "regRMI_SUBBLOCK_STATUS2_BASE_IDX",
  "regRMI_SUBBLOCK_STATUS3",
  "regRMI_SUBBLOCK_STATUS3_BASE_IDX",
  "regRMI_TCIW_FORMATTER0_CNTL",
  "regRMI_TCIW_FORMATTER0_CNTL_BASE_IDX",
  "regRMI_TCIW_FORMATTER1_CNTL",
  "regRMI_TCIW_FORMATTER1_CNTL_BASE_IDX",
  "regRMI_UTCL1_CNTL1",
  "regRMI_UTCL1_CNTL1_BASE_IDX",
  "regRMI_UTCL1_CNTL2",
  "regRMI_UTCL1_CNTL2_BASE_IDX",
  "regRMI_UTCL1_STATUS",
  "regRMI_UTCL1_STATUS_BASE_IDX",
  "regRMI_UTC_UNIT_CONFIG",
  "regRMI_UTC_UNIT_CONFIG_BASE_IDX",
  "regRMI_UTC_XNACK_N_MISC_CNTL",
  "regRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX",
  "regRMI_XBAR_ARBITER_CONFIG",
  "regRMI_XBAR_ARBITER_CONFIG_1",
  "regRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX",
  "regRMI_XBAR_ARBITER_CONFIG_BASE_IDX",
  "regRMI_XBAR_CONFIG",
  "regRMI_XBAR_CONFIG_BASE_IDX",
  "regRTAVFS_RTAVFS_REG_ADDR",
  "regRTAVFS_RTAVFS_REG_ADDR_BASE_IDX",
  "regRTAVFS_RTAVFS_WR_DATA",
  "regRTAVFS_RTAVFS_WR_DATA_BASE_IDX",
  "regSCRATCH_REG0",
  "regSCRATCH_REG0_BASE_IDX",
  "regSCRATCH_REG1",
  "regSCRATCH_REG1_BASE_IDX",
  "regSCRATCH_REG2",
  "regSCRATCH_REG2_BASE_IDX",
  "regSCRATCH_REG3",
  "regSCRATCH_REG3_BASE_IDX",
  "regSCRATCH_REG4",
  "regSCRATCH_REG4_BASE_IDX",
  "regSCRATCH_REG5",
  "regSCRATCH_REG5_BASE_IDX",
  "regSCRATCH_REG6",
  "regSCRATCH_REG6_BASE_IDX",
  "regSCRATCH_REG7",
  "regSCRATCH_REG7_BASE_IDX",
  "regSCRATCH_REG_ATOMIC",
  "regSCRATCH_REG_ATOMIC_BASE_IDX",
  "regSCRATCH_REG_CMPSWAP_ATOMIC",
  "regSCRATCH_REG_CMPSWAP_ATOMIC_BASE_IDX",
  "regSDMA0_AQL_STATUS",
  "regSDMA0_AQL_STATUS_BASE_IDX",
  "regSDMA0_ATOMIC_CNTL",
  "regSDMA0_ATOMIC_CNTL_BASE_IDX",
  "regSDMA0_ATOMIC_PREOP_HI",
  "regSDMA0_ATOMIC_PREOP_HI_BASE_IDX",
  "regSDMA0_ATOMIC_PREOP_LO",
  "regSDMA0_ATOMIC_PREOP_LO_BASE_IDX",
  "regSDMA0_BA_THRESHOLD",
  "regSDMA0_BA_THRESHOLD_BASE_IDX",
  "regSDMA0_BROADCAST_UCODE_ADDR",
  "regSDMA0_BROADCAST_UCODE_ADDR_BASE_IDX",
  "regSDMA0_BROADCAST_UCODE_DATA",
  "regSDMA0_BROADCAST_UCODE_DATA_BASE_IDX",
  "regSDMA0_CE_CTRL",
  "regSDMA0_CE_CTRL_BASE_IDX",
  "regSDMA0_CHICKEN_BITS",
  "regSDMA0_CHICKEN_BITS_2",
  "regSDMA0_CHICKEN_BITS_2_BASE_IDX",
  "regSDMA0_CHICKEN_BITS_BASE_IDX",
  "regSDMA0_CLOCK_GATING_STATUS",
  "regSDMA0_CLOCK_GATING_STATUS_BASE_IDX",
  "regSDMA0_CNTL",
  "regSDMA0_CNTL1",
  "regSDMA0_CNTL1_BASE_IDX",
  "regSDMA0_CNTL_BASE_IDX",
  "regSDMA0_CRD_CNTL",
  "regSDMA0_CRD_CNTL_BASE_IDX",
  "regSDMA0_DEC_START",
  "regSDMA0_DEC_START_BASE_IDX",
  "regSDMA0_EA_DBIT_ADDR_DATA",
  "regSDMA0_EA_DBIT_ADDR_DATA_BASE_IDX",
  "regSDMA0_EA_DBIT_ADDR_INDEX",
  "regSDMA0_EA_DBIT_ADDR_INDEX_BASE_IDX",
  "regSDMA0_EDC_CONFIG",
  "regSDMA0_EDC_CONFIG_BASE_IDX",
  "regSDMA0_EDC_COUNTER",
  "regSDMA0_EDC_COUNTER_BASE_IDX",
  "regSDMA0_EDC_COUNTER_CLEAR",
  "regSDMA0_EDC_COUNTER_CLEAR_BASE_IDX",
  "regSDMA0_ERROR_LOG",
  "regSDMA0_ERROR_LOG_BASE_IDX",
  "regSDMA0_F32_CNTL",
  "regSDMA0_F32_CNTL_BASE_IDX",
  "regSDMA0_F32_COUNTER",
  "regSDMA0_F32_COUNTER_BASE_IDX",
  "regSDMA0_F32_MISC_CNTL",
  "regSDMA0_F32_MISC_CNTL_BASE_IDX",
  "regSDMA0_FED_STATUS",
  "regSDMA0_FED_STATUS_BASE_IDX",
  "regSDMA0_FREEZE",
  "regSDMA0_FREEZE_BASE_IDX",
  "regSDMA0_GB_ADDR_CONFIG",
  "regSDMA0_GB_ADDR_CONFIG_BASE_IDX",
  "regSDMA0_GB_ADDR_CONFIG_READ",
  "regSDMA0_GB_ADDR_CONFIG_READ_BASE_IDX",
  "regSDMA0_GLOBAL_QUANTUM",
  "regSDMA0_GLOBAL_QUANTUM_BASE_IDX",
  "regSDMA0_GLOBAL_TIMESTAMP_HI",
  "regSDMA0_GLOBAL_TIMESTAMP_HI_BASE_IDX",
  "regSDMA0_GLOBAL_TIMESTAMP_LO",
  "regSDMA0_GLOBAL_TIMESTAMP_LO_BASE_IDX",
  "regSDMA0_HBM_PAGE_CONFIG",
  "regSDMA0_HBM_PAGE_CONFIG_BASE_IDX",
  "regSDMA0_HOLE_ADDR_HI",
  "regSDMA0_HOLE_ADDR_HI_BASE_IDX",
  "regSDMA0_HOLE_ADDR_LO",
  "regSDMA0_HOLE_ADDR_LO_BASE_IDX",
  "regSDMA0_IB_OFFSET_FETCH",
  "regSDMA0_IB_OFFSET_FETCH_BASE_IDX",
  "regSDMA0_ID",
  "regSDMA0_ID_BASE_IDX",
  "regSDMA0_INT_STATUS",
  "regSDMA0_INT_STATUS_BASE_IDX",
  "regSDMA0_PERFCNT_MISC_CNTL",
  "regSDMA0_PERFCNT_MISC_CNTL_BASE_IDX",
  "regSDMA0_PERFCNT_PERFCOUNTER0_CFG",
  "regSDMA0_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX",
  "regSDMA0_PERFCNT_PERFCOUNTER1_CFG",
  "regSDMA0_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX",
  "regSDMA0_PERFCNT_PERFCOUNTER_HI",
  "regSDMA0_PERFCNT_PERFCOUNTER_HI_BASE_IDX",
  "regSDMA0_PERFCNT_PERFCOUNTER_LO",
  "regSDMA0_PERFCNT_PERFCOUNTER_LO_BASE_IDX",
  "regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL",
  "regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX",
  "regSDMA0_PERFCOUNTER0_HI",
  "regSDMA0_PERFCOUNTER0_HI_BASE_IDX",
  "regSDMA0_PERFCOUNTER0_LO",
  "regSDMA0_PERFCOUNTER0_LO_BASE_IDX",
  "regSDMA0_PERFCOUNTER0_SELECT",
  "regSDMA0_PERFCOUNTER0_SELECT1",
  "regSDMA0_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regSDMA0_PERFCOUNTER0_SELECT_BASE_IDX",
  "regSDMA0_PERFCOUNTER1_HI",
  "regSDMA0_PERFCOUNTER1_HI_BASE_IDX",
  "regSDMA0_PERFCOUNTER1_LO",
  "regSDMA0_PERFCOUNTER1_LO_BASE_IDX",
  "regSDMA0_PERFCOUNTER1_SELECT",
  "regSDMA0_PERFCOUNTER1_SELECT1",
  "regSDMA0_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regSDMA0_PERFCOUNTER1_SELECT_BASE_IDX",
  "regSDMA0_PHYSICAL_ADDR_HI",
  "regSDMA0_PHYSICAL_ADDR_HI_BASE_IDX",
  "regSDMA0_PHYSICAL_ADDR_LO",
  "regSDMA0_PHYSICAL_ADDR_LO_BASE_IDX",
  "regSDMA0_POWER_CNTL",
  "regSDMA0_POWER_CNTL_BASE_IDX",
  "regSDMA0_PROCESS_QUANTUM0",
  "regSDMA0_PROCESS_QUANTUM0_BASE_IDX",
  "regSDMA0_PROCESS_QUANTUM1",
  "regSDMA0_PROCESS_QUANTUM1_BASE_IDX",
  "regSDMA0_PROGRAM",
  "regSDMA0_PROGRAM_BASE_IDX",
  "regSDMA0_PUB_DUMMY_REG0",
  "regSDMA0_PUB_DUMMY_REG0_BASE_IDX",
  "regSDMA0_PUB_DUMMY_REG1",
  "regSDMA0_PUB_DUMMY_REG1_BASE_IDX",
  "regSDMA0_PUB_DUMMY_REG2",
  "regSDMA0_PUB_DUMMY_REG2_BASE_IDX",
  "regSDMA0_PUB_DUMMY_REG3",
  "regSDMA0_PUB_DUMMY_REG3_BASE_IDX",
  "regSDMA0_QUEUE0_CONTEXT_STATUS",
  "regSDMA0_QUEUE0_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE0_CSA_ADDR_HI",
  "regSDMA0_QUEUE0_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE0_CSA_ADDR_LO",
  "regSDMA0_QUEUE0_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE0_DOORBELL",
  "regSDMA0_QUEUE0_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE0_DOORBELL_LOG",
  "regSDMA0_QUEUE0_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE0_DOORBELL_OFFSET",
  "regSDMA0_QUEUE0_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE0_DUMMY_REG",
  "regSDMA0_QUEUE0_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE0_IB_BASE_HI",
  "regSDMA0_QUEUE0_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE0_IB_BASE_LO",
  "regSDMA0_QUEUE0_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE0_IB_CNTL",
  "regSDMA0_QUEUE0_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE0_IB_OFFSET",
  "regSDMA0_QUEUE0_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE0_IB_RPTR",
  "regSDMA0_QUEUE0_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE0_IB_SIZE",
  "regSDMA0_QUEUE0_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE0_IB_SUB_REMAIN",
  "regSDMA0_QUEUE0_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_CNTL",
  "regSDMA0_QUEUE0_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA0",
  "regSDMA0_QUEUE0_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA1",
  "regSDMA0_QUEUE0_MIDCMD_DATA10",
  "regSDMA0_QUEUE0_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA2",
  "regSDMA0_QUEUE0_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA3",
  "regSDMA0_QUEUE0_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA4",
  "regSDMA0_QUEUE0_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA5",
  "regSDMA0_QUEUE0_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA6",
  "regSDMA0_QUEUE0_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA7",
  "regSDMA0_QUEUE0_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA8",
  "regSDMA0_QUEUE0_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE0_MIDCMD_DATA9",
  "regSDMA0_QUEUE0_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE0_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE0_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE0_PREEMPT",
  "regSDMA0_QUEUE0_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE0_RB_AQL_CNTL",
  "regSDMA0_QUEUE0_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE0_RB_BASE",
  "regSDMA0_QUEUE0_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE0_RB_BASE_HI",
  "regSDMA0_QUEUE0_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE0_RB_CNTL",
  "regSDMA0_QUEUE0_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE0_RB_PREEMPT",
  "regSDMA0_QUEUE0_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE0_RB_RPTR",
  "regSDMA0_QUEUE0_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE0_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE0_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE0_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE0_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE0_RB_RPTR_HI",
  "regSDMA0_QUEUE0_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE0_RB_WPTR",
  "regSDMA0_QUEUE0_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE0_RB_WPTR_HI",
  "regSDMA0_QUEUE0_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE0_SCHEDULE_CNTL",
  "regSDMA0_QUEUE0_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE0_SKIP_CNTL",
  "regSDMA0_QUEUE0_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE1_CONTEXT_STATUS",
  "regSDMA0_QUEUE1_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE1_CSA_ADDR_HI",
  "regSDMA0_QUEUE1_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE1_CSA_ADDR_LO",
  "regSDMA0_QUEUE1_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE1_DOORBELL",
  "regSDMA0_QUEUE1_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE1_DOORBELL_LOG",
  "regSDMA0_QUEUE1_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE1_DOORBELL_OFFSET",
  "regSDMA0_QUEUE1_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE1_DUMMY_REG",
  "regSDMA0_QUEUE1_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE1_IB_BASE_HI",
  "regSDMA0_QUEUE1_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE1_IB_BASE_LO",
  "regSDMA0_QUEUE1_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE1_IB_CNTL",
  "regSDMA0_QUEUE1_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE1_IB_OFFSET",
  "regSDMA0_QUEUE1_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE1_IB_RPTR",
  "regSDMA0_QUEUE1_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE1_IB_SIZE",
  "regSDMA0_QUEUE1_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE1_IB_SUB_REMAIN",
  "regSDMA0_QUEUE1_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_CNTL",
  "regSDMA0_QUEUE1_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA0",
  "regSDMA0_QUEUE1_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA1",
  "regSDMA0_QUEUE1_MIDCMD_DATA10",
  "regSDMA0_QUEUE1_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA2",
  "regSDMA0_QUEUE1_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA3",
  "regSDMA0_QUEUE1_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA4",
  "regSDMA0_QUEUE1_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA5",
  "regSDMA0_QUEUE1_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA6",
  "regSDMA0_QUEUE1_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA7",
  "regSDMA0_QUEUE1_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA8",
  "regSDMA0_QUEUE1_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE1_MIDCMD_DATA9",
  "regSDMA0_QUEUE1_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE1_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE1_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE1_PREEMPT",
  "regSDMA0_QUEUE1_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE1_RB_AQL_CNTL",
  "regSDMA0_QUEUE1_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE1_RB_BASE",
  "regSDMA0_QUEUE1_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE1_RB_BASE_HI",
  "regSDMA0_QUEUE1_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE1_RB_CNTL",
  "regSDMA0_QUEUE1_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE1_RB_PREEMPT",
  "regSDMA0_QUEUE1_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE1_RB_RPTR",
  "regSDMA0_QUEUE1_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE1_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE1_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE1_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE1_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE1_RB_RPTR_HI",
  "regSDMA0_QUEUE1_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE1_RB_WPTR",
  "regSDMA0_QUEUE1_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE1_RB_WPTR_HI",
  "regSDMA0_QUEUE1_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE1_SCHEDULE_CNTL",
  "regSDMA0_QUEUE1_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE1_SKIP_CNTL",
  "regSDMA0_QUEUE1_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE2_CONTEXT_STATUS",
  "regSDMA0_QUEUE2_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE2_CSA_ADDR_HI",
  "regSDMA0_QUEUE2_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE2_CSA_ADDR_LO",
  "regSDMA0_QUEUE2_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE2_DOORBELL",
  "regSDMA0_QUEUE2_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE2_DOORBELL_LOG",
  "regSDMA0_QUEUE2_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE2_DOORBELL_OFFSET",
  "regSDMA0_QUEUE2_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE2_DUMMY_REG",
  "regSDMA0_QUEUE2_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE2_IB_BASE_HI",
  "regSDMA0_QUEUE2_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE2_IB_BASE_LO",
  "regSDMA0_QUEUE2_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE2_IB_CNTL",
  "regSDMA0_QUEUE2_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE2_IB_OFFSET",
  "regSDMA0_QUEUE2_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE2_IB_RPTR",
  "regSDMA0_QUEUE2_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE2_IB_SIZE",
  "regSDMA0_QUEUE2_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE2_IB_SUB_REMAIN",
  "regSDMA0_QUEUE2_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_CNTL",
  "regSDMA0_QUEUE2_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA0",
  "regSDMA0_QUEUE2_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA1",
  "regSDMA0_QUEUE2_MIDCMD_DATA10",
  "regSDMA0_QUEUE2_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA2",
  "regSDMA0_QUEUE2_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA3",
  "regSDMA0_QUEUE2_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA4",
  "regSDMA0_QUEUE2_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA5",
  "regSDMA0_QUEUE2_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA6",
  "regSDMA0_QUEUE2_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA7",
  "regSDMA0_QUEUE2_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA8",
  "regSDMA0_QUEUE2_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE2_MIDCMD_DATA9",
  "regSDMA0_QUEUE2_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE2_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE2_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE2_PREEMPT",
  "regSDMA0_QUEUE2_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE2_RB_AQL_CNTL",
  "regSDMA0_QUEUE2_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE2_RB_BASE",
  "regSDMA0_QUEUE2_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE2_RB_BASE_HI",
  "regSDMA0_QUEUE2_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE2_RB_CNTL",
  "regSDMA0_QUEUE2_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE2_RB_PREEMPT",
  "regSDMA0_QUEUE2_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE2_RB_RPTR",
  "regSDMA0_QUEUE2_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE2_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE2_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE2_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE2_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE2_RB_RPTR_HI",
  "regSDMA0_QUEUE2_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE2_RB_WPTR",
  "regSDMA0_QUEUE2_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE2_RB_WPTR_HI",
  "regSDMA0_QUEUE2_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE2_SCHEDULE_CNTL",
  "regSDMA0_QUEUE2_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE2_SKIP_CNTL",
  "regSDMA0_QUEUE2_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE3_CONTEXT_STATUS",
  "regSDMA0_QUEUE3_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE3_CSA_ADDR_HI",
  "regSDMA0_QUEUE3_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE3_CSA_ADDR_LO",
  "regSDMA0_QUEUE3_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE3_DOORBELL",
  "regSDMA0_QUEUE3_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE3_DOORBELL_LOG",
  "regSDMA0_QUEUE3_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE3_DOORBELL_OFFSET",
  "regSDMA0_QUEUE3_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE3_DUMMY_REG",
  "regSDMA0_QUEUE3_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE3_IB_BASE_HI",
  "regSDMA0_QUEUE3_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE3_IB_BASE_LO",
  "regSDMA0_QUEUE3_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE3_IB_CNTL",
  "regSDMA0_QUEUE3_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE3_IB_OFFSET",
  "regSDMA0_QUEUE3_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE3_IB_RPTR",
  "regSDMA0_QUEUE3_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE3_IB_SIZE",
  "regSDMA0_QUEUE3_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE3_IB_SUB_REMAIN",
  "regSDMA0_QUEUE3_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_CNTL",
  "regSDMA0_QUEUE3_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA0",
  "regSDMA0_QUEUE3_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA1",
  "regSDMA0_QUEUE3_MIDCMD_DATA10",
  "regSDMA0_QUEUE3_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA2",
  "regSDMA0_QUEUE3_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA3",
  "regSDMA0_QUEUE3_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA4",
  "regSDMA0_QUEUE3_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA5",
  "regSDMA0_QUEUE3_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA6",
  "regSDMA0_QUEUE3_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA7",
  "regSDMA0_QUEUE3_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA8",
  "regSDMA0_QUEUE3_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE3_MIDCMD_DATA9",
  "regSDMA0_QUEUE3_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE3_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE3_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE3_PREEMPT",
  "regSDMA0_QUEUE3_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE3_RB_AQL_CNTL",
  "regSDMA0_QUEUE3_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE3_RB_BASE",
  "regSDMA0_QUEUE3_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE3_RB_BASE_HI",
  "regSDMA0_QUEUE3_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE3_RB_CNTL",
  "regSDMA0_QUEUE3_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE3_RB_PREEMPT",
  "regSDMA0_QUEUE3_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE3_RB_RPTR",
  "regSDMA0_QUEUE3_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE3_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE3_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE3_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE3_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE3_RB_RPTR_HI",
  "regSDMA0_QUEUE3_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE3_RB_WPTR",
  "regSDMA0_QUEUE3_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE3_RB_WPTR_HI",
  "regSDMA0_QUEUE3_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE3_SCHEDULE_CNTL",
  "regSDMA0_QUEUE3_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE3_SKIP_CNTL",
  "regSDMA0_QUEUE3_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE4_CONTEXT_STATUS",
  "regSDMA0_QUEUE4_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE4_CSA_ADDR_HI",
  "regSDMA0_QUEUE4_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE4_CSA_ADDR_LO",
  "regSDMA0_QUEUE4_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE4_DOORBELL",
  "regSDMA0_QUEUE4_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE4_DOORBELL_LOG",
  "regSDMA0_QUEUE4_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE4_DOORBELL_OFFSET",
  "regSDMA0_QUEUE4_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE4_DUMMY_REG",
  "regSDMA0_QUEUE4_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE4_IB_BASE_HI",
  "regSDMA0_QUEUE4_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE4_IB_BASE_LO",
  "regSDMA0_QUEUE4_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE4_IB_CNTL",
  "regSDMA0_QUEUE4_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE4_IB_OFFSET",
  "regSDMA0_QUEUE4_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE4_IB_RPTR",
  "regSDMA0_QUEUE4_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE4_IB_SIZE",
  "regSDMA0_QUEUE4_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE4_IB_SUB_REMAIN",
  "regSDMA0_QUEUE4_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_CNTL",
  "regSDMA0_QUEUE4_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA0",
  "regSDMA0_QUEUE4_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA1",
  "regSDMA0_QUEUE4_MIDCMD_DATA10",
  "regSDMA0_QUEUE4_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA2",
  "regSDMA0_QUEUE4_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA3",
  "regSDMA0_QUEUE4_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA4",
  "regSDMA0_QUEUE4_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA5",
  "regSDMA0_QUEUE4_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA6",
  "regSDMA0_QUEUE4_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA7",
  "regSDMA0_QUEUE4_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA8",
  "regSDMA0_QUEUE4_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE4_MIDCMD_DATA9",
  "regSDMA0_QUEUE4_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE4_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE4_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE4_PREEMPT",
  "regSDMA0_QUEUE4_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE4_RB_AQL_CNTL",
  "regSDMA0_QUEUE4_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE4_RB_BASE",
  "regSDMA0_QUEUE4_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE4_RB_BASE_HI",
  "regSDMA0_QUEUE4_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE4_RB_CNTL",
  "regSDMA0_QUEUE4_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE4_RB_PREEMPT",
  "regSDMA0_QUEUE4_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE4_RB_RPTR",
  "regSDMA0_QUEUE4_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE4_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE4_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE4_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE4_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE4_RB_RPTR_HI",
  "regSDMA0_QUEUE4_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE4_RB_WPTR",
  "regSDMA0_QUEUE4_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE4_RB_WPTR_HI",
  "regSDMA0_QUEUE4_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE4_SCHEDULE_CNTL",
  "regSDMA0_QUEUE4_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE4_SKIP_CNTL",
  "regSDMA0_QUEUE4_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE5_CONTEXT_STATUS",
  "regSDMA0_QUEUE5_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE5_CSA_ADDR_HI",
  "regSDMA0_QUEUE5_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE5_CSA_ADDR_LO",
  "regSDMA0_QUEUE5_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE5_DOORBELL",
  "regSDMA0_QUEUE5_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE5_DOORBELL_LOG",
  "regSDMA0_QUEUE5_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE5_DOORBELL_OFFSET",
  "regSDMA0_QUEUE5_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE5_DUMMY_REG",
  "regSDMA0_QUEUE5_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE5_IB_BASE_HI",
  "regSDMA0_QUEUE5_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE5_IB_BASE_LO",
  "regSDMA0_QUEUE5_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE5_IB_CNTL",
  "regSDMA0_QUEUE5_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE5_IB_OFFSET",
  "regSDMA0_QUEUE5_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE5_IB_RPTR",
  "regSDMA0_QUEUE5_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE5_IB_SIZE",
  "regSDMA0_QUEUE5_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE5_IB_SUB_REMAIN",
  "regSDMA0_QUEUE5_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_CNTL",
  "regSDMA0_QUEUE5_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA0",
  "regSDMA0_QUEUE5_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA1",
  "regSDMA0_QUEUE5_MIDCMD_DATA10",
  "regSDMA0_QUEUE5_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA2",
  "regSDMA0_QUEUE5_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA3",
  "regSDMA0_QUEUE5_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA4",
  "regSDMA0_QUEUE5_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA5",
  "regSDMA0_QUEUE5_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA6",
  "regSDMA0_QUEUE5_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA7",
  "regSDMA0_QUEUE5_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA8",
  "regSDMA0_QUEUE5_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE5_MIDCMD_DATA9",
  "regSDMA0_QUEUE5_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE5_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE5_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE5_PREEMPT",
  "regSDMA0_QUEUE5_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE5_RB_AQL_CNTL",
  "regSDMA0_QUEUE5_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE5_RB_BASE",
  "regSDMA0_QUEUE5_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE5_RB_BASE_HI",
  "regSDMA0_QUEUE5_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE5_RB_CNTL",
  "regSDMA0_QUEUE5_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE5_RB_PREEMPT",
  "regSDMA0_QUEUE5_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE5_RB_RPTR",
  "regSDMA0_QUEUE5_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE5_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE5_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE5_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE5_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE5_RB_RPTR_HI",
  "regSDMA0_QUEUE5_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE5_RB_WPTR",
  "regSDMA0_QUEUE5_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE5_RB_WPTR_HI",
  "regSDMA0_QUEUE5_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE5_SCHEDULE_CNTL",
  "regSDMA0_QUEUE5_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE5_SKIP_CNTL",
  "regSDMA0_QUEUE5_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE6_CONTEXT_STATUS",
  "regSDMA0_QUEUE6_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE6_CSA_ADDR_HI",
  "regSDMA0_QUEUE6_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE6_CSA_ADDR_LO",
  "regSDMA0_QUEUE6_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE6_DOORBELL",
  "regSDMA0_QUEUE6_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE6_DOORBELL_LOG",
  "regSDMA0_QUEUE6_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE6_DOORBELL_OFFSET",
  "regSDMA0_QUEUE6_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE6_DUMMY_REG",
  "regSDMA0_QUEUE6_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE6_IB_BASE_HI",
  "regSDMA0_QUEUE6_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE6_IB_BASE_LO",
  "regSDMA0_QUEUE6_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE6_IB_CNTL",
  "regSDMA0_QUEUE6_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE6_IB_OFFSET",
  "regSDMA0_QUEUE6_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE6_IB_RPTR",
  "regSDMA0_QUEUE6_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE6_IB_SIZE",
  "regSDMA0_QUEUE6_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE6_IB_SUB_REMAIN",
  "regSDMA0_QUEUE6_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_CNTL",
  "regSDMA0_QUEUE6_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA0",
  "regSDMA0_QUEUE6_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA1",
  "regSDMA0_QUEUE6_MIDCMD_DATA10",
  "regSDMA0_QUEUE6_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA2",
  "regSDMA0_QUEUE6_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA3",
  "regSDMA0_QUEUE6_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA4",
  "regSDMA0_QUEUE6_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA5",
  "regSDMA0_QUEUE6_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA6",
  "regSDMA0_QUEUE6_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA7",
  "regSDMA0_QUEUE6_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA8",
  "regSDMA0_QUEUE6_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE6_MIDCMD_DATA9",
  "regSDMA0_QUEUE6_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE6_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE6_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE6_PREEMPT",
  "regSDMA0_QUEUE6_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE6_RB_AQL_CNTL",
  "regSDMA0_QUEUE6_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE6_RB_BASE",
  "regSDMA0_QUEUE6_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE6_RB_BASE_HI",
  "regSDMA0_QUEUE6_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE6_RB_CNTL",
  "regSDMA0_QUEUE6_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE6_RB_PREEMPT",
  "regSDMA0_QUEUE6_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE6_RB_RPTR",
  "regSDMA0_QUEUE6_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE6_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE6_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE6_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE6_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE6_RB_RPTR_HI",
  "regSDMA0_QUEUE6_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE6_RB_WPTR",
  "regSDMA0_QUEUE6_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE6_RB_WPTR_HI",
  "regSDMA0_QUEUE6_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE6_SCHEDULE_CNTL",
  "regSDMA0_QUEUE6_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE6_SKIP_CNTL",
  "regSDMA0_QUEUE6_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE7_CONTEXT_STATUS",
  "regSDMA0_QUEUE7_CONTEXT_STATUS_BASE_IDX",
  "regSDMA0_QUEUE7_CSA_ADDR_HI",
  "regSDMA0_QUEUE7_CSA_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE7_CSA_ADDR_LO",
  "regSDMA0_QUEUE7_CSA_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE7_DOORBELL",
  "regSDMA0_QUEUE7_DOORBELL_BASE_IDX",
  "regSDMA0_QUEUE7_DOORBELL_LOG",
  "regSDMA0_QUEUE7_DOORBELL_LOG_BASE_IDX",
  "regSDMA0_QUEUE7_DOORBELL_OFFSET",
  "regSDMA0_QUEUE7_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE7_DUMMY_REG",
  "regSDMA0_QUEUE7_DUMMY_REG_BASE_IDX",
  "regSDMA0_QUEUE7_IB_BASE_HI",
  "regSDMA0_QUEUE7_IB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE7_IB_BASE_LO",
  "regSDMA0_QUEUE7_IB_BASE_LO_BASE_IDX",
  "regSDMA0_QUEUE7_IB_CNTL",
  "regSDMA0_QUEUE7_IB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE7_IB_OFFSET",
  "regSDMA0_QUEUE7_IB_OFFSET_BASE_IDX",
  "regSDMA0_QUEUE7_IB_RPTR",
  "regSDMA0_QUEUE7_IB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE7_IB_SIZE",
  "regSDMA0_QUEUE7_IB_SIZE_BASE_IDX",
  "regSDMA0_QUEUE7_IB_SUB_REMAIN",
  "regSDMA0_QUEUE7_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_CNTL",
  "regSDMA0_QUEUE7_MIDCMD_CNTL_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA0",
  "regSDMA0_QUEUE7_MIDCMD_DATA0_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA1",
  "regSDMA0_QUEUE7_MIDCMD_DATA10",
  "regSDMA0_QUEUE7_MIDCMD_DATA10_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA1_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA2",
  "regSDMA0_QUEUE7_MIDCMD_DATA2_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA3",
  "regSDMA0_QUEUE7_MIDCMD_DATA3_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA4",
  "regSDMA0_QUEUE7_MIDCMD_DATA4_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA5",
  "regSDMA0_QUEUE7_MIDCMD_DATA5_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA6",
  "regSDMA0_QUEUE7_MIDCMD_DATA6_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA7",
  "regSDMA0_QUEUE7_MIDCMD_DATA7_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA8",
  "regSDMA0_QUEUE7_MIDCMD_DATA8_BASE_IDX",
  "regSDMA0_QUEUE7_MIDCMD_DATA9",
  "regSDMA0_QUEUE7_MIDCMD_DATA9_BASE_IDX",
  "regSDMA0_QUEUE7_MINOR_PTR_UPDATE",
  "regSDMA0_QUEUE7_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA0_QUEUE7_PREEMPT",
  "regSDMA0_QUEUE7_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE7_RB_AQL_CNTL",
  "regSDMA0_QUEUE7_RB_AQL_CNTL_BASE_IDX",
  "regSDMA0_QUEUE7_RB_BASE",
  "regSDMA0_QUEUE7_RB_BASE_BASE_IDX",
  "regSDMA0_QUEUE7_RB_BASE_HI",
  "regSDMA0_QUEUE7_RB_BASE_HI_BASE_IDX",
  "regSDMA0_QUEUE7_RB_CNTL",
  "regSDMA0_QUEUE7_RB_CNTL_BASE_IDX",
  "regSDMA0_QUEUE7_RB_PREEMPT",
  "regSDMA0_QUEUE7_RB_PREEMPT_BASE_IDX",
  "regSDMA0_QUEUE7_RB_RPTR",
  "regSDMA0_QUEUE7_RB_RPTR_ADDR_HI",
  "regSDMA0_QUEUE7_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE7_RB_RPTR_ADDR_LO",
  "regSDMA0_QUEUE7_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE7_RB_RPTR_BASE_IDX",
  "regSDMA0_QUEUE7_RB_RPTR_HI",
  "regSDMA0_QUEUE7_RB_RPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE7_RB_WPTR",
  "regSDMA0_QUEUE7_RB_WPTR_BASE_IDX",
  "regSDMA0_QUEUE7_RB_WPTR_HI",
  "regSDMA0_QUEUE7_RB_WPTR_HI_BASE_IDX",
  "regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI",
  "regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO",
  "regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA0_QUEUE7_SCHEDULE_CNTL",
  "regSDMA0_QUEUE7_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA0_QUEUE7_SKIP_CNTL",
  "regSDMA0_QUEUE7_SKIP_CNTL_BASE_IDX",
  "regSDMA0_QUEUE_RESET_REQ",
  "regSDMA0_QUEUE_RESET_REQ_BASE_IDX",
  "regSDMA0_QUEUE_STATUS0",
  "regSDMA0_QUEUE_STATUS0_BASE_IDX",
  "regSDMA0_RB_RPTR_FETCH",
  "regSDMA0_RB_RPTR_FETCH_BASE_IDX",
  "regSDMA0_RB_RPTR_FETCH_HI",
  "regSDMA0_RB_RPTR_FETCH_HI_BASE_IDX",
  "regSDMA0_RELAX_ORDERING_LUT",
  "regSDMA0_RELAX_ORDERING_LUT_BASE_IDX",
  "regSDMA0_RLC_CGCG_CTRL",
  "regSDMA0_RLC_CGCG_CTRL_BASE_IDX",
  "regSDMA0_SCRATCH_RAM_ADDR",
  "regSDMA0_SCRATCH_RAM_ADDR_BASE_IDX",
  "regSDMA0_SCRATCH_RAM_DATA",
  "regSDMA0_SCRATCH_RAM_DATA_BASE_IDX",
  "regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL",
  "regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX",
  "regSDMA0_STATUS1_REG",
  "regSDMA0_STATUS1_REG_BASE_IDX",
  "regSDMA0_STATUS2_REG",
  "regSDMA0_STATUS2_REG_BASE_IDX",
  "regSDMA0_STATUS3_REG",
  "regSDMA0_STATUS3_REG_BASE_IDX",
  "regSDMA0_STATUS4_REG",
  "regSDMA0_STATUS4_REG_BASE_IDX",
  "regSDMA0_STATUS5_REG",
  "regSDMA0_STATUS5_REG_BASE_IDX",
  "regSDMA0_STATUS6_REG",
  "regSDMA0_STATUS6_REG_BASE_IDX",
  "regSDMA0_STATUS_REG",
  "regSDMA0_STATUS_REG_BASE_IDX",
  "regSDMA0_TILING_CONFIG",
  "regSDMA0_TILING_CONFIG_BASE_IDX",
  "regSDMA0_TIMESTAMP_CNTL",
  "regSDMA0_TIMESTAMP_CNTL_BASE_IDX",
  "regSDMA0_TLBI_GCR_CNTL",
  "regSDMA0_TLBI_GCR_CNTL_BASE_IDX",
  "regSDMA0_UCODE1_CHECKSUM",
  "regSDMA0_UCODE1_CHECKSUM_BASE_IDX",
  "regSDMA0_UCODE_ADDR",
  "regSDMA0_UCODE_ADDR_BASE_IDX",
  "regSDMA0_UCODE_CHECKSUM",
  "regSDMA0_UCODE_CHECKSUM_BASE_IDX",
  "regSDMA0_UCODE_DATA",
  "regSDMA0_UCODE_DATA_BASE_IDX",
  "regSDMA0_UCODE_SELFLOAD_CONTROL",
  "regSDMA0_UCODE_SELFLOAD_CONTROL_BASE_IDX",
  "regSDMA0_UTCL1_CNTL",
  "regSDMA0_UTCL1_CNTL_BASE_IDX",
  "regSDMA0_UTCL1_INV0",
  "regSDMA0_UTCL1_INV0_BASE_IDX",
  "regSDMA0_UTCL1_INV1",
  "regSDMA0_UTCL1_INV1_BASE_IDX",
  "regSDMA0_UTCL1_INV2",
  "regSDMA0_UTCL1_INV2_BASE_IDX",
  "regSDMA0_UTCL1_PAGE",
  "regSDMA0_UTCL1_PAGE_BASE_IDX",
  "regSDMA0_UTCL1_RD_STATUS",
  "regSDMA0_UTCL1_RD_STATUS_BASE_IDX",
  "regSDMA0_UTCL1_RD_XNACK0",
  "regSDMA0_UTCL1_RD_XNACK0_BASE_IDX",
  "regSDMA0_UTCL1_RD_XNACK1",
  "regSDMA0_UTCL1_RD_XNACK1_BASE_IDX",
  "regSDMA0_UTCL1_TIMEOUT",
  "regSDMA0_UTCL1_TIMEOUT_BASE_IDX",
  "regSDMA0_UTCL1_WATERMK",
  "regSDMA0_UTCL1_WATERMK_BASE_IDX",
  "regSDMA0_UTCL1_WR_STATUS",
  "regSDMA0_UTCL1_WR_STATUS_BASE_IDX",
  "regSDMA0_UTCL1_WR_XNACK0",
  "regSDMA0_UTCL1_WR_XNACK0_BASE_IDX",
  "regSDMA0_UTCL1_WR_XNACK1",
  "regSDMA0_UTCL1_WR_XNACK1_BASE_IDX",
  "regSDMA0_VERSION",
  "regSDMA0_VERSION_BASE_IDX",
  "regSDMA0_WATCHDOG_CNTL",
  "regSDMA0_WATCHDOG_CNTL_BASE_IDX",
  "regSDMA1_AQL_STATUS",
  "regSDMA1_AQL_STATUS_BASE_IDX",
  "regSDMA1_ATOMIC_CNTL",
  "regSDMA1_ATOMIC_CNTL_BASE_IDX",
  "regSDMA1_ATOMIC_PREOP_HI",
  "regSDMA1_ATOMIC_PREOP_HI_BASE_IDX",
  "regSDMA1_ATOMIC_PREOP_LO",
  "regSDMA1_ATOMIC_PREOP_LO_BASE_IDX",
  "regSDMA1_BA_THRESHOLD",
  "regSDMA1_BA_THRESHOLD_BASE_IDX",
  "regSDMA1_BROADCAST_UCODE_ADDR",
  "regSDMA1_BROADCAST_UCODE_ADDR_BASE_IDX",
  "regSDMA1_BROADCAST_UCODE_DATA",
  "regSDMA1_BROADCAST_UCODE_DATA_BASE_IDX",
  "regSDMA1_CE_CTRL",
  "regSDMA1_CE_CTRL_BASE_IDX",
  "regSDMA1_CHICKEN_BITS",
  "regSDMA1_CHICKEN_BITS_2",
  "regSDMA1_CHICKEN_BITS_2_BASE_IDX",
  "regSDMA1_CHICKEN_BITS_BASE_IDX",
  "regSDMA1_CLOCK_GATING_STATUS",
  "regSDMA1_CLOCK_GATING_STATUS_BASE_IDX",
  "regSDMA1_CNTL",
  "regSDMA1_CNTL1",
  "regSDMA1_CNTL1_BASE_IDX",
  "regSDMA1_CNTL_BASE_IDX",
  "regSDMA1_CRD_CNTL",
  "regSDMA1_CRD_CNTL_BASE_IDX",
  "regSDMA1_DEC_START",
  "regSDMA1_DEC_START_BASE_IDX",
  "regSDMA1_EA_DBIT_ADDR_DATA",
  "regSDMA1_EA_DBIT_ADDR_DATA_BASE_IDX",
  "regSDMA1_EA_DBIT_ADDR_INDEX",
  "regSDMA1_EA_DBIT_ADDR_INDEX_BASE_IDX",
  "regSDMA1_EDC_CONFIG",
  "regSDMA1_EDC_CONFIG_BASE_IDX",
  "regSDMA1_EDC_COUNTER",
  "regSDMA1_EDC_COUNTER_BASE_IDX",
  "regSDMA1_EDC_COUNTER_CLEAR",
  "regSDMA1_EDC_COUNTER_CLEAR_BASE_IDX",
  "regSDMA1_ERROR_LOG",
  "regSDMA1_ERROR_LOG_BASE_IDX",
  "regSDMA1_F32_CNTL",
  "regSDMA1_F32_CNTL_BASE_IDX",
  "regSDMA1_F32_COUNTER",
  "regSDMA1_F32_COUNTER_BASE_IDX",
  "regSDMA1_F32_MISC_CNTL",
  "regSDMA1_F32_MISC_CNTL_BASE_IDX",
  "regSDMA1_FED_STATUS",
  "regSDMA1_FED_STATUS_BASE_IDX",
  "regSDMA1_FREEZE",
  "regSDMA1_FREEZE_BASE_IDX",
  "regSDMA1_GB_ADDR_CONFIG",
  "regSDMA1_GB_ADDR_CONFIG_BASE_IDX",
  "regSDMA1_GB_ADDR_CONFIG_READ",
  "regSDMA1_GB_ADDR_CONFIG_READ_BASE_IDX",
  "regSDMA1_GLOBAL_QUANTUM",
  "regSDMA1_GLOBAL_QUANTUM_BASE_IDX",
  "regSDMA1_GLOBAL_TIMESTAMP_HI",
  "regSDMA1_GLOBAL_TIMESTAMP_HI_BASE_IDX",
  "regSDMA1_GLOBAL_TIMESTAMP_LO",
  "regSDMA1_GLOBAL_TIMESTAMP_LO_BASE_IDX",
  "regSDMA1_HBM_PAGE_CONFIG",
  "regSDMA1_HBM_PAGE_CONFIG_BASE_IDX",
  "regSDMA1_HOLE_ADDR_HI",
  "regSDMA1_HOLE_ADDR_HI_BASE_IDX",
  "regSDMA1_HOLE_ADDR_LO",
  "regSDMA1_HOLE_ADDR_LO_BASE_IDX",
  "regSDMA1_IB_OFFSET_FETCH",
  "regSDMA1_IB_OFFSET_FETCH_BASE_IDX",
  "regSDMA1_ID",
  "regSDMA1_ID_BASE_IDX",
  "regSDMA1_INT_STATUS",
  "regSDMA1_INT_STATUS_BASE_IDX",
  "regSDMA1_PERFCNT_MISC_CNTL",
  "regSDMA1_PERFCNT_MISC_CNTL_BASE_IDX",
  "regSDMA1_PERFCNT_PERFCOUNTER0_CFG",
  "regSDMA1_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX",
  "regSDMA1_PERFCNT_PERFCOUNTER1_CFG",
  "regSDMA1_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX",
  "regSDMA1_PERFCNT_PERFCOUNTER_HI",
  "regSDMA1_PERFCNT_PERFCOUNTER_HI_BASE_IDX",
  "regSDMA1_PERFCNT_PERFCOUNTER_LO",
  "regSDMA1_PERFCNT_PERFCOUNTER_LO_BASE_IDX",
  "regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL",
  "regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX",
  "regSDMA1_PERFCOUNTER0_HI",
  "regSDMA1_PERFCOUNTER0_HI_BASE_IDX",
  "regSDMA1_PERFCOUNTER0_LO",
  "regSDMA1_PERFCOUNTER0_LO_BASE_IDX",
  "regSDMA1_PERFCOUNTER0_SELECT",
  "regSDMA1_PERFCOUNTER0_SELECT1",
  "regSDMA1_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regSDMA1_PERFCOUNTER0_SELECT_BASE_IDX",
  "regSDMA1_PERFCOUNTER1_HI",
  "regSDMA1_PERFCOUNTER1_HI_BASE_IDX",
  "regSDMA1_PERFCOUNTER1_LO",
  "regSDMA1_PERFCOUNTER1_LO_BASE_IDX",
  "regSDMA1_PERFCOUNTER1_SELECT",
  "regSDMA1_PERFCOUNTER1_SELECT1",
  "regSDMA1_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regSDMA1_PERFCOUNTER1_SELECT_BASE_IDX",
  "regSDMA1_PHYSICAL_ADDR_HI",
  "regSDMA1_PHYSICAL_ADDR_HI_BASE_IDX",
  "regSDMA1_PHYSICAL_ADDR_LO",
  "regSDMA1_PHYSICAL_ADDR_LO_BASE_IDX",
  "regSDMA1_POWER_CNTL",
  "regSDMA1_POWER_CNTL_BASE_IDX",
  "regSDMA1_PROCESS_QUANTUM0",
  "regSDMA1_PROCESS_QUANTUM0_BASE_IDX",
  "regSDMA1_PROCESS_QUANTUM1",
  "regSDMA1_PROCESS_QUANTUM1_BASE_IDX",
  "regSDMA1_PROGRAM",
  "regSDMA1_PROGRAM_BASE_IDX",
  "regSDMA1_PUB_DUMMY_REG0",
  "regSDMA1_PUB_DUMMY_REG0_BASE_IDX",
  "regSDMA1_PUB_DUMMY_REG1",
  "regSDMA1_PUB_DUMMY_REG1_BASE_IDX",
  "regSDMA1_PUB_DUMMY_REG2",
  "regSDMA1_PUB_DUMMY_REG2_BASE_IDX",
  "regSDMA1_PUB_DUMMY_REG3",
  "regSDMA1_PUB_DUMMY_REG3_BASE_IDX",
  "regSDMA1_QUEUE0_CONTEXT_STATUS",
  "regSDMA1_QUEUE0_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE0_CSA_ADDR_HI",
  "regSDMA1_QUEUE0_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE0_CSA_ADDR_LO",
  "regSDMA1_QUEUE0_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE0_DOORBELL",
  "regSDMA1_QUEUE0_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE0_DOORBELL_LOG",
  "regSDMA1_QUEUE0_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE0_DOORBELL_OFFSET",
  "regSDMA1_QUEUE0_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE0_DUMMY_REG",
  "regSDMA1_QUEUE0_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE0_IB_BASE_HI",
  "regSDMA1_QUEUE0_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE0_IB_BASE_LO",
  "regSDMA1_QUEUE0_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE0_IB_CNTL",
  "regSDMA1_QUEUE0_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE0_IB_OFFSET",
  "regSDMA1_QUEUE0_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE0_IB_RPTR",
  "regSDMA1_QUEUE0_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE0_IB_SIZE",
  "regSDMA1_QUEUE0_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE0_IB_SUB_REMAIN",
  "regSDMA1_QUEUE0_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_CNTL",
  "regSDMA1_QUEUE0_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA0",
  "regSDMA1_QUEUE0_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA1",
  "regSDMA1_QUEUE0_MIDCMD_DATA10",
  "regSDMA1_QUEUE0_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA2",
  "regSDMA1_QUEUE0_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA3",
  "regSDMA1_QUEUE0_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA4",
  "regSDMA1_QUEUE0_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA5",
  "regSDMA1_QUEUE0_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA6",
  "regSDMA1_QUEUE0_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA7",
  "regSDMA1_QUEUE0_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA8",
  "regSDMA1_QUEUE0_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE0_MIDCMD_DATA9",
  "regSDMA1_QUEUE0_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE0_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE0_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE0_PREEMPT",
  "regSDMA1_QUEUE0_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE0_RB_AQL_CNTL",
  "regSDMA1_QUEUE0_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE0_RB_BASE",
  "regSDMA1_QUEUE0_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE0_RB_BASE_HI",
  "regSDMA1_QUEUE0_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE0_RB_CNTL",
  "regSDMA1_QUEUE0_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE0_RB_PREEMPT",
  "regSDMA1_QUEUE0_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE0_RB_RPTR",
  "regSDMA1_QUEUE0_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE0_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE0_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE0_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE0_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE0_RB_RPTR_HI",
  "regSDMA1_QUEUE0_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE0_RB_WPTR",
  "regSDMA1_QUEUE0_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE0_RB_WPTR_HI",
  "regSDMA1_QUEUE0_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE0_SCHEDULE_CNTL",
  "regSDMA1_QUEUE0_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE0_SKIP_CNTL",
  "regSDMA1_QUEUE0_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE1_CONTEXT_STATUS",
  "regSDMA1_QUEUE1_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE1_CSA_ADDR_HI",
  "regSDMA1_QUEUE1_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE1_CSA_ADDR_LO",
  "regSDMA1_QUEUE1_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE1_DOORBELL",
  "regSDMA1_QUEUE1_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE1_DOORBELL_LOG",
  "regSDMA1_QUEUE1_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE1_DOORBELL_OFFSET",
  "regSDMA1_QUEUE1_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE1_DUMMY_REG",
  "regSDMA1_QUEUE1_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE1_IB_BASE_HI",
  "regSDMA1_QUEUE1_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE1_IB_BASE_LO",
  "regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE1_IB_CNTL",
  "regSDMA1_QUEUE1_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE1_IB_OFFSET",
  "regSDMA1_QUEUE1_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE1_IB_RPTR",
  "regSDMA1_QUEUE1_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE1_IB_SIZE",
  "regSDMA1_QUEUE1_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE1_IB_SUB_REMAIN",
  "regSDMA1_QUEUE1_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_CNTL",
  "regSDMA1_QUEUE1_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA0",
  "regSDMA1_QUEUE1_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA1",
  "regSDMA1_QUEUE1_MIDCMD_DATA10",
  "regSDMA1_QUEUE1_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA2",
  "regSDMA1_QUEUE1_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA3",
  "regSDMA1_QUEUE1_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA4",
  "regSDMA1_QUEUE1_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA5",
  "regSDMA1_QUEUE1_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA6",
  "regSDMA1_QUEUE1_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA7",
  "regSDMA1_QUEUE1_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA8",
  "regSDMA1_QUEUE1_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE1_MIDCMD_DATA9",
  "regSDMA1_QUEUE1_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE1_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE1_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE1_PREEMPT",
  "regSDMA1_QUEUE1_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE1_RB_AQL_CNTL",
  "regSDMA1_QUEUE1_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE1_RB_BASE",
  "regSDMA1_QUEUE1_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE1_RB_BASE_HI",
  "regSDMA1_QUEUE1_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE1_RB_CNTL",
  "regSDMA1_QUEUE1_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE1_RB_PREEMPT",
  "regSDMA1_QUEUE1_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE1_RB_RPTR",
  "regSDMA1_QUEUE1_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE1_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE1_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE1_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE1_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE1_RB_RPTR_HI",
  "regSDMA1_QUEUE1_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE1_RB_WPTR",
  "regSDMA1_QUEUE1_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE1_RB_WPTR_HI",
  "regSDMA1_QUEUE1_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE1_SCHEDULE_CNTL",
  "regSDMA1_QUEUE1_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE1_SKIP_CNTL",
  "regSDMA1_QUEUE1_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE2_CONTEXT_STATUS",
  "regSDMA1_QUEUE2_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE2_CSA_ADDR_HI",
  "regSDMA1_QUEUE2_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE2_CSA_ADDR_LO",
  "regSDMA1_QUEUE2_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE2_DOORBELL",
  "regSDMA1_QUEUE2_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE2_DOORBELL_LOG",
  "regSDMA1_QUEUE2_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE2_DOORBELL_OFFSET",
  "regSDMA1_QUEUE2_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE2_DUMMY_REG",
  "regSDMA1_QUEUE2_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE2_IB_BASE_HI",
  "regSDMA1_QUEUE2_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE2_IB_BASE_LO",
  "regSDMA1_QUEUE2_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE2_IB_CNTL",
  "regSDMA1_QUEUE2_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE2_IB_OFFSET",
  "regSDMA1_QUEUE2_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE2_IB_RPTR",
  "regSDMA1_QUEUE2_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE2_IB_SIZE",
  "regSDMA1_QUEUE2_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE2_IB_SUB_REMAIN",
  "regSDMA1_QUEUE2_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_CNTL",
  "regSDMA1_QUEUE2_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA0",
  "regSDMA1_QUEUE2_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA1",
  "regSDMA1_QUEUE2_MIDCMD_DATA10",
  "regSDMA1_QUEUE2_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA2",
  "regSDMA1_QUEUE2_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA3",
  "regSDMA1_QUEUE2_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA4",
  "regSDMA1_QUEUE2_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA5",
  "regSDMA1_QUEUE2_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA6",
  "regSDMA1_QUEUE2_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA7",
  "regSDMA1_QUEUE2_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA8",
  "regSDMA1_QUEUE2_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE2_MIDCMD_DATA9",
  "regSDMA1_QUEUE2_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE2_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE2_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE2_PREEMPT",
  "regSDMA1_QUEUE2_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE2_RB_AQL_CNTL",
  "regSDMA1_QUEUE2_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE2_RB_BASE",
  "regSDMA1_QUEUE2_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE2_RB_BASE_HI",
  "regSDMA1_QUEUE2_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE2_RB_CNTL",
  "regSDMA1_QUEUE2_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE2_RB_PREEMPT",
  "regSDMA1_QUEUE2_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE2_RB_RPTR",
  "regSDMA1_QUEUE2_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE2_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE2_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE2_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE2_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE2_RB_RPTR_HI",
  "regSDMA1_QUEUE2_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE2_RB_WPTR",
  "regSDMA1_QUEUE2_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE2_RB_WPTR_HI",
  "regSDMA1_QUEUE2_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE2_SCHEDULE_CNTL",
  "regSDMA1_QUEUE2_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE2_SKIP_CNTL",
  "regSDMA1_QUEUE2_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE3_CONTEXT_STATUS",
  "regSDMA1_QUEUE3_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE3_CSA_ADDR_HI",
  "regSDMA1_QUEUE3_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE3_CSA_ADDR_LO",
  "regSDMA1_QUEUE3_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE3_DOORBELL",
  "regSDMA1_QUEUE3_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE3_DOORBELL_LOG",
  "regSDMA1_QUEUE3_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE3_DOORBELL_OFFSET",
  "regSDMA1_QUEUE3_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE3_DUMMY_REG",
  "regSDMA1_QUEUE3_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE3_IB_BASE_HI",
  "regSDMA1_QUEUE3_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE3_IB_BASE_LO",
  "regSDMA1_QUEUE3_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE3_IB_CNTL",
  "regSDMA1_QUEUE3_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE3_IB_OFFSET",
  "regSDMA1_QUEUE3_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE3_IB_RPTR",
  "regSDMA1_QUEUE3_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE3_IB_SIZE",
  "regSDMA1_QUEUE3_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE3_IB_SUB_REMAIN",
  "regSDMA1_QUEUE3_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_CNTL",
  "regSDMA1_QUEUE3_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA0",
  "regSDMA1_QUEUE3_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA1",
  "regSDMA1_QUEUE3_MIDCMD_DATA10",
  "regSDMA1_QUEUE3_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA2",
  "regSDMA1_QUEUE3_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA3",
  "regSDMA1_QUEUE3_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA4",
  "regSDMA1_QUEUE3_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA5",
  "regSDMA1_QUEUE3_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA6",
  "regSDMA1_QUEUE3_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA7",
  "regSDMA1_QUEUE3_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA8",
  "regSDMA1_QUEUE3_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE3_MIDCMD_DATA9",
  "regSDMA1_QUEUE3_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE3_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE3_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE3_PREEMPT",
  "regSDMA1_QUEUE3_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE3_RB_AQL_CNTL",
  "regSDMA1_QUEUE3_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE3_RB_BASE",
  "regSDMA1_QUEUE3_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE3_RB_BASE_HI",
  "regSDMA1_QUEUE3_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE3_RB_CNTL",
  "regSDMA1_QUEUE3_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE3_RB_PREEMPT",
  "regSDMA1_QUEUE3_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE3_RB_RPTR",
  "regSDMA1_QUEUE3_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE3_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE3_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE3_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE3_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE3_RB_RPTR_HI",
  "regSDMA1_QUEUE3_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE3_RB_WPTR",
  "regSDMA1_QUEUE3_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE3_RB_WPTR_HI",
  "regSDMA1_QUEUE3_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE3_SCHEDULE_CNTL",
  "regSDMA1_QUEUE3_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE3_SKIP_CNTL",
  "regSDMA1_QUEUE3_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE4_CONTEXT_STATUS",
  "regSDMA1_QUEUE4_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE4_CSA_ADDR_HI",
  "regSDMA1_QUEUE4_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE4_CSA_ADDR_LO",
  "regSDMA1_QUEUE4_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE4_DOORBELL",
  "regSDMA1_QUEUE4_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE4_DOORBELL_LOG",
  "regSDMA1_QUEUE4_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE4_DOORBELL_OFFSET",
  "regSDMA1_QUEUE4_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE4_DUMMY_REG",
  "regSDMA1_QUEUE4_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE4_IB_BASE_HI",
  "regSDMA1_QUEUE4_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE4_IB_BASE_LO",
  "regSDMA1_QUEUE4_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE4_IB_CNTL",
  "regSDMA1_QUEUE4_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE4_IB_OFFSET",
  "regSDMA1_QUEUE4_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE4_IB_RPTR",
  "regSDMA1_QUEUE4_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE4_IB_SIZE",
  "regSDMA1_QUEUE4_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE4_IB_SUB_REMAIN",
  "regSDMA1_QUEUE4_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_CNTL",
  "regSDMA1_QUEUE4_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA0",
  "regSDMA1_QUEUE4_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA1",
  "regSDMA1_QUEUE4_MIDCMD_DATA10",
  "regSDMA1_QUEUE4_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA2",
  "regSDMA1_QUEUE4_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA3",
  "regSDMA1_QUEUE4_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA4",
  "regSDMA1_QUEUE4_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA5",
  "regSDMA1_QUEUE4_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA6",
  "regSDMA1_QUEUE4_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA7",
  "regSDMA1_QUEUE4_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA8",
  "regSDMA1_QUEUE4_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE4_MIDCMD_DATA9",
  "regSDMA1_QUEUE4_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE4_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE4_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE4_PREEMPT",
  "regSDMA1_QUEUE4_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE4_RB_AQL_CNTL",
  "regSDMA1_QUEUE4_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE4_RB_BASE",
  "regSDMA1_QUEUE4_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE4_RB_BASE_HI",
  "regSDMA1_QUEUE4_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE4_RB_CNTL",
  "regSDMA1_QUEUE4_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE4_RB_PREEMPT",
  "regSDMA1_QUEUE4_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE4_RB_RPTR",
  "regSDMA1_QUEUE4_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE4_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE4_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE4_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE4_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE4_RB_RPTR_HI",
  "regSDMA1_QUEUE4_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE4_RB_WPTR",
  "regSDMA1_QUEUE4_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE4_RB_WPTR_HI",
  "regSDMA1_QUEUE4_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE4_SCHEDULE_CNTL",
  "regSDMA1_QUEUE4_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE4_SKIP_CNTL",
  "regSDMA1_QUEUE4_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE5_CONTEXT_STATUS",
  "regSDMA1_QUEUE5_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE5_CSA_ADDR_HI",
  "regSDMA1_QUEUE5_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE5_CSA_ADDR_LO",
  "regSDMA1_QUEUE5_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE5_DOORBELL",
  "regSDMA1_QUEUE5_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE5_DOORBELL_LOG",
  "regSDMA1_QUEUE5_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE5_DOORBELL_OFFSET",
  "regSDMA1_QUEUE5_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE5_DUMMY_REG",
  "regSDMA1_QUEUE5_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE5_IB_BASE_HI",
  "regSDMA1_QUEUE5_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE5_IB_BASE_LO",
  "regSDMA1_QUEUE5_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE5_IB_CNTL",
  "regSDMA1_QUEUE5_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE5_IB_OFFSET",
  "regSDMA1_QUEUE5_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE5_IB_RPTR",
  "regSDMA1_QUEUE5_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE5_IB_SIZE",
  "regSDMA1_QUEUE5_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE5_IB_SUB_REMAIN",
  "regSDMA1_QUEUE5_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_CNTL",
  "regSDMA1_QUEUE5_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA0",
  "regSDMA1_QUEUE5_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA1",
  "regSDMA1_QUEUE5_MIDCMD_DATA10",
  "regSDMA1_QUEUE5_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA2",
  "regSDMA1_QUEUE5_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA3",
  "regSDMA1_QUEUE5_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA4",
  "regSDMA1_QUEUE5_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA5",
  "regSDMA1_QUEUE5_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA6",
  "regSDMA1_QUEUE5_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA7",
  "regSDMA1_QUEUE5_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA8",
  "regSDMA1_QUEUE5_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE5_MIDCMD_DATA9",
  "regSDMA1_QUEUE5_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE5_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE5_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE5_PREEMPT",
  "regSDMA1_QUEUE5_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE5_RB_AQL_CNTL",
  "regSDMA1_QUEUE5_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE5_RB_BASE",
  "regSDMA1_QUEUE5_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE5_RB_BASE_HI",
  "regSDMA1_QUEUE5_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE5_RB_CNTL",
  "regSDMA1_QUEUE5_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE5_RB_PREEMPT",
  "regSDMA1_QUEUE5_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE5_RB_RPTR",
  "regSDMA1_QUEUE5_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE5_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE5_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE5_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE5_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE5_RB_RPTR_HI",
  "regSDMA1_QUEUE5_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE5_RB_WPTR",
  "regSDMA1_QUEUE5_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE5_RB_WPTR_HI",
  "regSDMA1_QUEUE5_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE5_SCHEDULE_CNTL",
  "regSDMA1_QUEUE5_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE5_SKIP_CNTL",
  "regSDMA1_QUEUE5_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE6_CONTEXT_STATUS",
  "regSDMA1_QUEUE6_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE6_CSA_ADDR_HI",
  "regSDMA1_QUEUE6_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE6_CSA_ADDR_LO",
  "regSDMA1_QUEUE6_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE6_DOORBELL",
  "regSDMA1_QUEUE6_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE6_DOORBELL_LOG",
  "regSDMA1_QUEUE6_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE6_DOORBELL_OFFSET",
  "regSDMA1_QUEUE6_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE6_DUMMY_REG",
  "regSDMA1_QUEUE6_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE6_IB_BASE_HI",
  "regSDMA1_QUEUE6_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE6_IB_BASE_LO",
  "regSDMA1_QUEUE6_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE6_IB_CNTL",
  "regSDMA1_QUEUE6_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE6_IB_OFFSET",
  "regSDMA1_QUEUE6_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE6_IB_RPTR",
  "regSDMA1_QUEUE6_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE6_IB_SIZE",
  "regSDMA1_QUEUE6_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE6_IB_SUB_REMAIN",
  "regSDMA1_QUEUE6_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_CNTL",
  "regSDMA1_QUEUE6_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA0",
  "regSDMA1_QUEUE6_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA1",
  "regSDMA1_QUEUE6_MIDCMD_DATA10",
  "regSDMA1_QUEUE6_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA2",
  "regSDMA1_QUEUE6_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA3",
  "regSDMA1_QUEUE6_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA4",
  "regSDMA1_QUEUE6_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA5",
  "regSDMA1_QUEUE6_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA6",
  "regSDMA1_QUEUE6_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA7",
  "regSDMA1_QUEUE6_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA8",
  "regSDMA1_QUEUE6_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE6_MIDCMD_DATA9",
  "regSDMA1_QUEUE6_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE6_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE6_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE6_PREEMPT",
  "regSDMA1_QUEUE6_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE6_RB_AQL_CNTL",
  "regSDMA1_QUEUE6_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE6_RB_BASE",
  "regSDMA1_QUEUE6_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE6_RB_BASE_HI",
  "regSDMA1_QUEUE6_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE6_RB_CNTL",
  "regSDMA1_QUEUE6_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE6_RB_PREEMPT",
  "regSDMA1_QUEUE6_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE6_RB_RPTR",
  "regSDMA1_QUEUE6_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE6_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE6_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE6_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE6_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE6_RB_RPTR_HI",
  "regSDMA1_QUEUE6_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE6_RB_WPTR",
  "regSDMA1_QUEUE6_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE6_RB_WPTR_HI",
  "regSDMA1_QUEUE6_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE6_SCHEDULE_CNTL",
  "regSDMA1_QUEUE6_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE6_SKIP_CNTL",
  "regSDMA1_QUEUE6_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE7_CONTEXT_STATUS",
  "regSDMA1_QUEUE7_CONTEXT_STATUS_BASE_IDX",
  "regSDMA1_QUEUE7_CSA_ADDR_HI",
  "regSDMA1_QUEUE7_CSA_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE7_CSA_ADDR_LO",
  "regSDMA1_QUEUE7_CSA_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE7_DOORBELL",
  "regSDMA1_QUEUE7_DOORBELL_BASE_IDX",
  "regSDMA1_QUEUE7_DOORBELL_LOG",
  "regSDMA1_QUEUE7_DOORBELL_LOG_BASE_IDX",
  "regSDMA1_QUEUE7_DOORBELL_OFFSET",
  "regSDMA1_QUEUE7_DOORBELL_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE7_DUMMY_REG",
  "regSDMA1_QUEUE7_DUMMY_REG_BASE_IDX",
  "regSDMA1_QUEUE7_IB_BASE_HI",
  "regSDMA1_QUEUE7_IB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE7_IB_BASE_LO",
  "regSDMA1_QUEUE7_IB_BASE_LO_BASE_IDX",
  "regSDMA1_QUEUE7_IB_CNTL",
  "regSDMA1_QUEUE7_IB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE7_IB_OFFSET",
  "regSDMA1_QUEUE7_IB_OFFSET_BASE_IDX",
  "regSDMA1_QUEUE7_IB_RPTR",
  "regSDMA1_QUEUE7_IB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE7_IB_SIZE",
  "regSDMA1_QUEUE7_IB_SIZE_BASE_IDX",
  "regSDMA1_QUEUE7_IB_SUB_REMAIN",
  "regSDMA1_QUEUE7_IB_SUB_REMAIN_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_CNTL",
  "regSDMA1_QUEUE7_MIDCMD_CNTL_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA0",
  "regSDMA1_QUEUE7_MIDCMD_DATA0_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA1",
  "regSDMA1_QUEUE7_MIDCMD_DATA10",
  "regSDMA1_QUEUE7_MIDCMD_DATA10_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA1_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA2",
  "regSDMA1_QUEUE7_MIDCMD_DATA2_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA3",
  "regSDMA1_QUEUE7_MIDCMD_DATA3_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA4",
  "regSDMA1_QUEUE7_MIDCMD_DATA4_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA5",
  "regSDMA1_QUEUE7_MIDCMD_DATA5_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA6",
  "regSDMA1_QUEUE7_MIDCMD_DATA6_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA7",
  "regSDMA1_QUEUE7_MIDCMD_DATA7_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA8",
  "regSDMA1_QUEUE7_MIDCMD_DATA8_BASE_IDX",
  "regSDMA1_QUEUE7_MIDCMD_DATA9",
  "regSDMA1_QUEUE7_MIDCMD_DATA9_BASE_IDX",
  "regSDMA1_QUEUE7_MINOR_PTR_UPDATE",
  "regSDMA1_QUEUE7_MINOR_PTR_UPDATE_BASE_IDX",
  "regSDMA1_QUEUE7_PREEMPT",
  "regSDMA1_QUEUE7_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE7_RB_AQL_CNTL",
  "regSDMA1_QUEUE7_RB_AQL_CNTL_BASE_IDX",
  "regSDMA1_QUEUE7_RB_BASE",
  "regSDMA1_QUEUE7_RB_BASE_BASE_IDX",
  "regSDMA1_QUEUE7_RB_BASE_HI",
  "regSDMA1_QUEUE7_RB_BASE_HI_BASE_IDX",
  "regSDMA1_QUEUE7_RB_CNTL",
  "regSDMA1_QUEUE7_RB_CNTL_BASE_IDX",
  "regSDMA1_QUEUE7_RB_PREEMPT",
  "regSDMA1_QUEUE7_RB_PREEMPT_BASE_IDX",
  "regSDMA1_QUEUE7_RB_RPTR",
  "regSDMA1_QUEUE7_RB_RPTR_ADDR_HI",
  "regSDMA1_QUEUE7_RB_RPTR_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE7_RB_RPTR_ADDR_LO",
  "regSDMA1_QUEUE7_RB_RPTR_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE7_RB_RPTR_BASE_IDX",
  "regSDMA1_QUEUE7_RB_RPTR_HI",
  "regSDMA1_QUEUE7_RB_RPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE7_RB_WPTR",
  "regSDMA1_QUEUE7_RB_WPTR_BASE_IDX",
  "regSDMA1_QUEUE7_RB_WPTR_HI",
  "regSDMA1_QUEUE7_RB_WPTR_HI_BASE_IDX",
  "regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI",
  "regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI_BASE_IDX",
  "regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO",
  "regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO_BASE_IDX",
  "regSDMA1_QUEUE7_SCHEDULE_CNTL",
  "regSDMA1_QUEUE7_SCHEDULE_CNTL_BASE_IDX",
  "regSDMA1_QUEUE7_SKIP_CNTL",
  "regSDMA1_QUEUE7_SKIP_CNTL_BASE_IDX",
  "regSDMA1_QUEUE_RESET_REQ",
  "regSDMA1_QUEUE_RESET_REQ_BASE_IDX",
  "regSDMA1_QUEUE_STATUS0",
  "regSDMA1_QUEUE_STATUS0_BASE_IDX",
  "regSDMA1_RB_RPTR_FETCH",
  "regSDMA1_RB_RPTR_FETCH_BASE_IDX",
  "regSDMA1_RB_RPTR_FETCH_HI",
  "regSDMA1_RB_RPTR_FETCH_HI_BASE_IDX",
  "regSDMA1_RELAX_ORDERING_LUT",
  "regSDMA1_RELAX_ORDERING_LUT_BASE_IDX",
  "regSDMA1_RLC_CGCG_CTRL",
  "regSDMA1_RLC_CGCG_CTRL_BASE_IDX",
  "regSDMA1_SCRATCH_RAM_ADDR",
  "regSDMA1_SCRATCH_RAM_ADDR_BASE_IDX",
  "regSDMA1_SCRATCH_RAM_DATA",
  "regSDMA1_SCRATCH_RAM_DATA_BASE_IDX",
  "regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL",
  "regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX",
  "regSDMA1_STATUS1_REG",
  "regSDMA1_STATUS1_REG_BASE_IDX",
  "regSDMA1_STATUS2_REG",
  "regSDMA1_STATUS2_REG_BASE_IDX",
  "regSDMA1_STATUS3_REG",
  "regSDMA1_STATUS3_REG_BASE_IDX",
  "regSDMA1_STATUS4_REG",
  "regSDMA1_STATUS4_REG_BASE_IDX",
  "regSDMA1_STATUS5_REG",
  "regSDMA1_STATUS5_REG_BASE_IDX",
  "regSDMA1_STATUS6_REG",
  "regSDMA1_STATUS6_REG_BASE_IDX",
  "regSDMA1_STATUS_REG",
  "regSDMA1_STATUS_REG_BASE_IDX",
  "regSDMA1_TILING_CONFIG",
  "regSDMA1_TILING_CONFIG_BASE_IDX",
  "regSDMA1_TIMESTAMP_CNTL",
  "regSDMA1_TIMESTAMP_CNTL_BASE_IDX",
  "regSDMA1_TLBI_GCR_CNTL",
  "regSDMA1_TLBI_GCR_CNTL_BASE_IDX",
  "regSDMA1_UCODE1_CHECKSUM",
  "regSDMA1_UCODE1_CHECKSUM_BASE_IDX",
  "regSDMA1_UCODE_ADDR",
  "regSDMA1_UCODE_ADDR_BASE_IDX",
  "regSDMA1_UCODE_CHECKSUM",
  "regSDMA1_UCODE_CHECKSUM_BASE_IDX",
  "regSDMA1_UCODE_DATA",
  "regSDMA1_UCODE_DATA_BASE_IDX",
  "regSDMA1_UCODE_SELFLOAD_CONTROL",
  "regSDMA1_UCODE_SELFLOAD_CONTROL_BASE_IDX",
  "regSDMA1_UTCL1_CNTL",
  "regSDMA1_UTCL1_CNTL_BASE_IDX",
  "regSDMA1_UTCL1_INV0",
  "regSDMA1_UTCL1_INV0_BASE_IDX",
  "regSDMA1_UTCL1_INV1",
  "regSDMA1_UTCL1_INV1_BASE_IDX",
  "regSDMA1_UTCL1_INV2",
  "regSDMA1_UTCL1_INV2_BASE_IDX",
  "regSDMA1_UTCL1_PAGE",
  "regSDMA1_UTCL1_PAGE_BASE_IDX",
  "regSDMA1_UTCL1_RD_STATUS",
  "regSDMA1_UTCL1_RD_STATUS_BASE_IDX",
  "regSDMA1_UTCL1_RD_XNACK0",
  "regSDMA1_UTCL1_RD_XNACK0_BASE_IDX",
  "regSDMA1_UTCL1_RD_XNACK1",
  "regSDMA1_UTCL1_RD_XNACK1_BASE_IDX",
  "regSDMA1_UTCL1_TIMEOUT",
  "regSDMA1_UTCL1_TIMEOUT_BASE_IDX",
  "regSDMA1_UTCL1_WATERMK",
  "regSDMA1_UTCL1_WATERMK_BASE_IDX",
  "regSDMA1_UTCL1_WR_STATUS",
  "regSDMA1_UTCL1_WR_STATUS_BASE_IDX",
  "regSDMA1_UTCL1_WR_XNACK0",
  "regSDMA1_UTCL1_WR_XNACK0_BASE_IDX",
  "regSDMA1_UTCL1_WR_XNACK1",
  "regSDMA1_UTCL1_WR_XNACK1_BASE_IDX",
  "regSDMA1_VERSION",
  "regSDMA1_VERSION_BASE_IDX",
  "regSDMA1_WATCHDOG_CNTL",
  "regSDMA1_WATCHDOG_CNTL_BASE_IDX",
  "regSE0_CAC_AGGR_GFXCLK_CYCLE",
  "regSE0_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regSE0_CAC_AGGR_LOWER",
  "regSE0_CAC_AGGR_LOWER_BASE_IDX",
  "regSE0_CAC_AGGR_UPPER",
  "regSE0_CAC_AGGR_UPPER_BASE_IDX",
  "regSE1_CAC_AGGR_GFXCLK_CYCLE",
  "regSE1_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regSE1_CAC_AGGR_LOWER",
  "regSE1_CAC_AGGR_LOWER_BASE_IDX",
  "regSE1_CAC_AGGR_UPPER",
  "regSE1_CAC_AGGR_UPPER_BASE_IDX",
  "regSE2_CAC_AGGR_GFXCLK_CYCLE",
  "regSE2_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regSE2_CAC_AGGR_LOWER",
  "regSE2_CAC_AGGR_LOWER_BASE_IDX",
  "regSE2_CAC_AGGR_UPPER",
  "regSE2_CAC_AGGR_UPPER_BASE_IDX",
  "regSE3_CAC_AGGR_GFXCLK_CYCLE",
  "regSE3_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regSE3_CAC_AGGR_LOWER",
  "regSE3_CAC_AGGR_LOWER_BASE_IDX",
  "regSE3_CAC_AGGR_UPPER",
  "regSE3_CAC_AGGR_UPPER_BASE_IDX",
  "regSE4_CAC_AGGR_GFXCLK_CYCLE",
  "regSE4_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regSE4_CAC_AGGR_LOWER",
  "regSE4_CAC_AGGR_LOWER_BASE_IDX",
  "regSE4_CAC_AGGR_UPPER",
  "regSE4_CAC_AGGR_UPPER_BASE_IDX",
  "regSE5_CAC_AGGR_GFXCLK_CYCLE",
  "regSE5_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX",
  "regSE5_CAC_AGGR_LOWER",
  "regSE5_CAC_AGGR_LOWER_BASE_IDX",
  "regSE5_CAC_AGGR_UPPER",
  "regSE5_CAC_AGGR_UPPER_BASE_IDX",
  "regSEDC_GL1_GL2_OVERRIDES",
  "regSEDC_GL1_GL2_OVERRIDES_BASE_IDX",
  "regSE_CAC_CTRL_1",
  "regSE_CAC_CTRL_1_BASE_IDX",
  "regSE_CAC_CTRL_2",
  "regSE_CAC_CTRL_2_BASE_IDX",
  "regSE_CAC_IND_DATA",
  "regSE_CAC_IND_DATA_BASE_IDX",
  "regSE_CAC_IND_INDEX",
  "regSE_CAC_IND_INDEX_BASE_IDX",
  "regSE_CAC_WEIGHT_BCI_0",
  "regSE_CAC_WEIGHT_BCI_0_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_0",
  "regSE_CAC_WEIGHT_CB_0_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_1",
  "regSE_CAC_WEIGHT_CB_10",
  "regSE_CAC_WEIGHT_CB_10_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_11",
  "regSE_CAC_WEIGHT_CB_11_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_1_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_2",
  "regSE_CAC_WEIGHT_CB_2_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_3",
  "regSE_CAC_WEIGHT_CB_3_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_4",
  "regSE_CAC_WEIGHT_CB_4_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_5",
  "regSE_CAC_WEIGHT_CB_5_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_6",
  "regSE_CAC_WEIGHT_CB_6_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_7",
  "regSE_CAC_WEIGHT_CB_7_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_8",
  "regSE_CAC_WEIGHT_CB_8_BASE_IDX",
  "regSE_CAC_WEIGHT_CB_9",
  "regSE_CAC_WEIGHT_CB_9_BASE_IDX",
  "regSE_CAC_WEIGHT_CU_0",
  "regSE_CAC_WEIGHT_CU_0_BASE_IDX",
  "regSE_CAC_WEIGHT_DB_0",
  "regSE_CAC_WEIGHT_DB_0_BASE_IDX",
  "regSE_CAC_WEIGHT_DB_1",
  "regSE_CAC_WEIGHT_DB_1_BASE_IDX",
  "regSE_CAC_WEIGHT_DB_2",
  "regSE_CAC_WEIGHT_DB_2_BASE_IDX",
  "regSE_CAC_WEIGHT_DB_3",
  "regSE_CAC_WEIGHT_DB_3_BASE_IDX",
  "regSE_CAC_WEIGHT_DB_4",
  "regSE_CAC_WEIGHT_DB_4_BASE_IDX",
  "regSE_CAC_WEIGHT_GL1C_0",
  "regSE_CAC_WEIGHT_GL1C_0_BASE_IDX",
  "regSE_CAC_WEIGHT_GL1C_1",
  "regSE_CAC_WEIGHT_GL1C_1_BASE_IDX",
  "regSE_CAC_WEIGHT_GL1C_2",
  "regSE_CAC_WEIGHT_GL1C_2_BASE_IDX",
  "regSE_CAC_WEIGHT_LDS_0",
  "regSE_CAC_WEIGHT_LDS_0_BASE_IDX",
  "regSE_CAC_WEIGHT_LDS_1",
  "regSE_CAC_WEIGHT_LDS_1_BASE_IDX",
  "regSE_CAC_WEIGHT_LDS_2",
  "regSE_CAC_WEIGHT_LDS_2_BASE_IDX",
  "regSE_CAC_WEIGHT_LDS_3",
  "regSE_CAC_WEIGHT_LDS_3_BASE_IDX",
  "regSE_CAC_WEIGHT_PA_0",
  "regSE_CAC_WEIGHT_PA_0_BASE_IDX",
  "regSE_CAC_WEIGHT_PA_1",
  "regSE_CAC_WEIGHT_PA_1_BASE_IDX",
  "regSE_CAC_WEIGHT_PA_2",
  "regSE_CAC_WEIGHT_PA_2_BASE_IDX",
  "regSE_CAC_WEIGHT_PA_3",
  "regSE_CAC_WEIGHT_PA_3_BASE_IDX",
  "regSE_CAC_WEIGHT_PC_0",
  "regSE_CAC_WEIGHT_PC_0_BASE_IDX",
  "regSE_CAC_WEIGHT_RMI_0",
  "regSE_CAC_WEIGHT_RMI_0_BASE_IDX",
  "regSE_CAC_WEIGHT_RMI_1",
  "regSE_CAC_WEIGHT_RMI_1_BASE_IDX",
  "regSE_CAC_WEIGHT_SC_0",
  "regSE_CAC_WEIGHT_SC_0_BASE_IDX",
  "regSE_CAC_WEIGHT_SC_1",
  "regSE_CAC_WEIGHT_SC_1_BASE_IDX",
  "regSE_CAC_WEIGHT_SC_2",
  "regSE_CAC_WEIGHT_SC_2_BASE_IDX",
  "regSE_CAC_WEIGHT_SC_3",
  "regSE_CAC_WEIGHT_SC_3_BASE_IDX",
  "regSE_CAC_WEIGHT_SPI_0",
  "regSE_CAC_WEIGHT_SPI_0_BASE_IDX",
  "regSE_CAC_WEIGHT_SPI_1",
  "regSE_CAC_WEIGHT_SPI_1_BASE_IDX",
  "regSE_CAC_WEIGHT_SPI_2",
  "regSE_CAC_WEIGHT_SPI_2_BASE_IDX",
  "regSE_CAC_WEIGHT_SP_0",
  "regSE_CAC_WEIGHT_SP_0_BASE_IDX",
  "regSE_CAC_WEIGHT_SP_1",
  "regSE_CAC_WEIGHT_SP_1_BASE_IDX",
  "regSE_CAC_WEIGHT_SQC_0",
  "regSE_CAC_WEIGHT_SQC_0_BASE_IDX",
  "regSE_CAC_WEIGHT_SQC_1",
  "regSE_CAC_WEIGHT_SQC_1_BASE_IDX",
  "regSE_CAC_WEIGHT_SQ_0",
  "regSE_CAC_WEIGHT_SQ_0_BASE_IDX",
  "regSE_CAC_WEIGHT_SQ_1",
  "regSE_CAC_WEIGHT_SQ_1_BASE_IDX",
  "regSE_CAC_WEIGHT_SQ_2",
  "regSE_CAC_WEIGHT_SQ_2_BASE_IDX",
  "regSE_CAC_WEIGHT_SXRB_0",
  "regSE_CAC_WEIGHT_SXRB_0_BASE_IDX",
  "regSE_CAC_WEIGHT_SX_0",
  "regSE_CAC_WEIGHT_SX_0_BASE_IDX",
  "regSE_CAC_WEIGHT_TA_0",
  "regSE_CAC_WEIGHT_TA_0_BASE_IDX",
  "regSE_CAC_WEIGHT_TCP_0",
  "regSE_CAC_WEIGHT_TCP_0_BASE_IDX",
  "regSE_CAC_WEIGHT_TCP_1",
  "regSE_CAC_WEIGHT_TCP_1_BASE_IDX",
  "regSE_CAC_WEIGHT_TCP_2",
  "regSE_CAC_WEIGHT_TCP_2_BASE_IDX",
  "regSE_CAC_WEIGHT_TCP_3",
  "regSE_CAC_WEIGHT_TCP_3_BASE_IDX",
  "regSE_CAC_WEIGHT_TD_0",
  "regSE_CAC_WEIGHT_TD_0_BASE_IDX",
  "regSE_CAC_WEIGHT_TD_1",
  "regSE_CAC_WEIGHT_TD_1_BASE_IDX",
  "regSE_CAC_WEIGHT_TD_2",
  "regSE_CAC_WEIGHT_TD_2_BASE_IDX",
  "regSE_CAC_WEIGHT_TD_3",
  "regSE_CAC_WEIGHT_TD_3_BASE_IDX",
  "regSE_CAC_WEIGHT_TD_4",
  "regSE_CAC_WEIGHT_TD_4_BASE_IDX",
  "regSE_CAC_WEIGHT_TD_5",
  "regSE_CAC_WEIGHT_TD_5_BASE_IDX",
  "regSE_CAC_WEIGHT_UTCL1_0",
  "regSE_CAC_WEIGHT_UTCL1_0_BASE_IDX",
  "regSE_CAC_WINDOW_AGGR_VALUE",
  "regSE_CAC_WINDOW_AGGR_VALUE_BASE_IDX",
  "regSE_CAC_WINDOW_GFXCLK_CYCLE",
  "regSE_CAC_WINDOW_GFXCLK_CYCLE_BASE_IDX",
  "regSH_MEM_BASES",
  "regSH_MEM_BASES_BASE_IDX",
  "regSH_MEM_CONFIG",
  "regSH_MEM_CONFIG_BASE_IDX",
  "regSH_RESERVED_REG0",
  "regSH_RESERVED_REG0_BASE_IDX",
  "regSH_RESERVED_REG1",
  "regSH_RESERVED_REG1_BASE_IDX",
  "regSMU_RLC_RESPONSE",
  "regSMU_RLC_RESPONSE_BASE_IDX",
  "regSPI_ARB_CNTL_0",
  "regSPI_ARB_CNTL_0_BASE_IDX",
  "regSPI_ARB_CYCLES_0",
  "regSPI_ARB_CYCLES_0_BASE_IDX",
  "regSPI_ARB_CYCLES_1",
  "regSPI_ARB_CYCLES_1_BASE_IDX",
  "regSPI_ARB_PRIORITY",
  "regSPI_ARB_PRIORITY_BASE_IDX",
  "regSPI_ATTRIBUTE_RING_BASE",
  "regSPI_ATTRIBUTE_RING_BASE_BASE_IDX",
  "regSPI_ATTRIBUTE_RING_SIZE",
  "regSPI_ATTRIBUTE_RING_SIZE_BASE_IDX",
  "regSPI_BARYC_CNTL",
  "regSPI_BARYC_CNTL_BASE_IDX",
  "regSPI_COMPUTE_QUEUE_RESET",
  "regSPI_COMPUTE_QUEUE_RESET_BASE_IDX",
  "regSPI_COMPUTE_WF_CTX_SAVE",
  "regSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX",
  "regSPI_COMPUTE_WF_CTX_SAVE_STATUS",
  "regSPI_COMPUTE_WF_CTX_SAVE_STATUS_BASE_IDX",
  "regSPI_CONFIG_CNTL",
  "regSPI_CONFIG_CNTL_1",
  "regSPI_CONFIG_CNTL_1_BASE_IDX",
  "regSPI_CONFIG_CNTL_2",
  "regSPI_CONFIG_CNTL_2_BASE_IDX",
  "regSPI_CONFIG_CNTL_BASE_IDX",
  "regSPI_CONFIG_PS_CU_EN",
  "regSPI_CONFIG_PS_CU_EN_BASE_IDX",
  "regSPI_CSQ_WF_ACTIVE_COUNT_0",
  "regSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX",
  "regSPI_CSQ_WF_ACTIVE_COUNT_1",
  "regSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX",
  "regSPI_CSQ_WF_ACTIVE_COUNT_2",
  "regSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX",
  "regSPI_CSQ_WF_ACTIVE_COUNT_3",
  "regSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX",
  "regSPI_CSQ_WF_ACTIVE_STATUS",
  "regSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX",
  "regSPI_DSM_CNTL",
  "regSPI_DSM_CNTL2",
  "regSPI_DSM_CNTL2_BASE_IDX",
  "regSPI_DSM_CNTL_BASE_IDX",
  "regSPI_EDC_CNT",
  "regSPI_EDC_CNT_BASE_IDX",
  "regSPI_EXP_THROTTLE_CTRL",
  "regSPI_EXP_THROTTLE_CTRL_BASE_IDX",
  "regSPI_FEATURE_CTRL",
  "regSPI_FEATURE_CTRL_BASE_IDX",
  "regSPI_GDBG_PER_VMID_CNTL",
  "regSPI_GDBG_PER_VMID_CNTL_BASE_IDX",
  "regSPI_GDBG_TRAP_CONFIG",
  "regSPI_GDBG_TRAP_CONFIG_BASE_IDX",
  "regSPI_GDBG_WAVE_CNTL",
  "regSPI_GDBG_WAVE_CNTL3",
  "regSPI_GDBG_WAVE_CNTL3_BASE_IDX",
  "regSPI_GDBG_WAVE_CNTL_BASE_IDX",
  "regSPI_GDS_CREDITS",
  "regSPI_GDS_CREDITS_BASE_IDX",
  "regSPI_GFX_CNTL",
  "regSPI_GFX_CNTL_BASE_IDX",
  "regSPI_GFX_SCRATCH_BASE_HI",
  "regSPI_GFX_SCRATCH_BASE_HI_BASE_IDX",
  "regSPI_GFX_SCRATCH_BASE_LO",
  "regSPI_GFX_SCRATCH_BASE_LO_BASE_IDX",
  "regSPI_GS_THROTTLE_CNTL1",
  "regSPI_GS_THROTTLE_CNTL1_BASE_IDX",
  "regSPI_GS_THROTTLE_CNTL2",
  "regSPI_GS_THROTTLE_CNTL2_BASE_IDX",
  "regSPI_INTERP_CONTROL_0",
  "regSPI_INTERP_CONTROL_0_BASE_IDX",
  "regSPI_LB_CTR_CTRL",
  "regSPI_LB_CTR_CTRL_BASE_IDX",
  "regSPI_LB_DATA_REG",
  "regSPI_LB_DATA_REG_BASE_IDX",
  "regSPI_LB_DATA_WAVES",
  "regSPI_LB_DATA_WAVES_BASE_IDX",
  "regSPI_LB_WGP_MASK",
  "regSPI_LB_WGP_MASK_BASE_IDX",
  "regSPI_P0_TRAP_SCREEN_GPR_MIN",
  "regSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX",
  "regSPI_P0_TRAP_SCREEN_PSBA_HI",
  "regSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX",
  "regSPI_P0_TRAP_SCREEN_PSBA_LO",
  "regSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX",
  "regSPI_P0_TRAP_SCREEN_PSMA_HI",
  "regSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX",
  "regSPI_P0_TRAP_SCREEN_PSMA_LO",
  "regSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX",
  "regSPI_P1_TRAP_SCREEN_GPR_MIN",
  "regSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX",
  "regSPI_P1_TRAP_SCREEN_PSBA_HI",
  "regSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX",
  "regSPI_P1_TRAP_SCREEN_PSBA_LO",
  "regSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX",
  "regSPI_P1_TRAP_SCREEN_PSMA_HI",
  "regSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX",
  "regSPI_P1_TRAP_SCREEN_PSMA_LO",
  "regSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX",
  "regSPI_PERFCOUNTER0_HI",
  "regSPI_PERFCOUNTER0_HI_BASE_IDX",
  "regSPI_PERFCOUNTER0_LO",
  "regSPI_PERFCOUNTER0_LO_BASE_IDX",
  "regSPI_PERFCOUNTER0_SELECT",
  "regSPI_PERFCOUNTER0_SELECT1",
  "regSPI_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regSPI_PERFCOUNTER0_SELECT_BASE_IDX",
  "regSPI_PERFCOUNTER1_HI",
  "regSPI_PERFCOUNTER1_HI_BASE_IDX",
  "regSPI_PERFCOUNTER1_LO",
  "regSPI_PERFCOUNTER1_LO_BASE_IDX",
  "regSPI_PERFCOUNTER1_SELECT",
  "regSPI_PERFCOUNTER1_SELECT1",
  "regSPI_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regSPI_PERFCOUNTER1_SELECT_BASE_IDX",
  "regSPI_PERFCOUNTER2_HI",
  "regSPI_PERFCOUNTER2_HI_BASE_IDX",
  "regSPI_PERFCOUNTER2_LO",
  "regSPI_PERFCOUNTER2_LO_BASE_IDX",
  "regSPI_PERFCOUNTER2_SELECT",
  "regSPI_PERFCOUNTER2_SELECT1",
  "regSPI_PERFCOUNTER2_SELECT1_BASE_IDX",
  "regSPI_PERFCOUNTER2_SELECT_BASE_IDX",
  "regSPI_PERFCOUNTER3_HI",
  "regSPI_PERFCOUNTER3_HI_BASE_IDX",
  "regSPI_PERFCOUNTER3_LO",
  "regSPI_PERFCOUNTER3_LO_BASE_IDX",
  "regSPI_PERFCOUNTER3_SELECT",
  "regSPI_PERFCOUNTER3_SELECT1",
  "regSPI_PERFCOUNTER3_SELECT1_BASE_IDX",
  "regSPI_PERFCOUNTER3_SELECT_BASE_IDX",
  "regSPI_PERFCOUNTER4_HI",
  "regSPI_PERFCOUNTER4_HI_BASE_IDX",
  "regSPI_PERFCOUNTER4_LO",
  "regSPI_PERFCOUNTER4_LO_BASE_IDX",
  "regSPI_PERFCOUNTER4_SELECT",
  "regSPI_PERFCOUNTER4_SELECT_BASE_IDX",
  "regSPI_PERFCOUNTER5_HI",
  "regSPI_PERFCOUNTER5_HI_BASE_IDX",
  "regSPI_PERFCOUNTER5_LO",
  "regSPI_PERFCOUNTER5_LO_BASE_IDX",
  "regSPI_PERFCOUNTER5_SELECT",
  "regSPI_PERFCOUNTER5_SELECT_BASE_IDX",
  "regSPI_PERFCOUNTER_BINS",
  "regSPI_PERFCOUNTER_BINS_BASE_IDX",
  "regSPI_PG_ENABLE_STATIC_WGP_MASK",
  "regSPI_PG_ENABLE_STATIC_WGP_MASK_BASE_IDX",
  "regSPI_PQEV_CTRL",
  "regSPI_PQEV_CTRL_BASE_IDX",
  "regSPI_PS_INPUT_ADDR",
  "regSPI_PS_INPUT_ADDR_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_0",
  "regSPI_PS_INPUT_CNTL_0_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_1",
  "regSPI_PS_INPUT_CNTL_10",
  "regSPI_PS_INPUT_CNTL_10_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_11",
  "regSPI_PS_INPUT_CNTL_11_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_12",
  "regSPI_PS_INPUT_CNTL_12_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_13",
  "regSPI_PS_INPUT_CNTL_13_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_14",
  "regSPI_PS_INPUT_CNTL_14_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_15",
  "regSPI_PS_INPUT_CNTL_15_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_16",
  "regSPI_PS_INPUT_CNTL_16_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_17",
  "regSPI_PS_INPUT_CNTL_17_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_18",
  "regSPI_PS_INPUT_CNTL_18_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_19",
  "regSPI_PS_INPUT_CNTL_19_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_1_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_2",
  "regSPI_PS_INPUT_CNTL_20",
  "regSPI_PS_INPUT_CNTL_20_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_21",
  "regSPI_PS_INPUT_CNTL_21_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_22",
  "regSPI_PS_INPUT_CNTL_22_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_23",
  "regSPI_PS_INPUT_CNTL_23_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_24",
  "regSPI_PS_INPUT_CNTL_24_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_25",
  "regSPI_PS_INPUT_CNTL_25_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_26",
  "regSPI_PS_INPUT_CNTL_26_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_27",
  "regSPI_PS_INPUT_CNTL_27_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_28",
  "regSPI_PS_INPUT_CNTL_28_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_29",
  "regSPI_PS_INPUT_CNTL_29_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_2_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_3",
  "regSPI_PS_INPUT_CNTL_30",
  "regSPI_PS_INPUT_CNTL_30_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_31",
  "regSPI_PS_INPUT_CNTL_31_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_3_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_4",
  "regSPI_PS_INPUT_CNTL_4_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_5",
  "regSPI_PS_INPUT_CNTL_5_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_6",
  "regSPI_PS_INPUT_CNTL_6_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_7",
  "regSPI_PS_INPUT_CNTL_7_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_8",
  "regSPI_PS_INPUT_CNTL_8_BASE_IDX",
  "regSPI_PS_INPUT_CNTL_9",
  "regSPI_PS_INPUT_CNTL_9_BASE_IDX",
  "regSPI_PS_INPUT_ENA",
  "regSPI_PS_INPUT_ENA_BASE_IDX",
  "regSPI_PS_IN_CONTROL",
  "regSPI_PS_IN_CONTROL_BASE_IDX",
  "regSPI_PS_MAX_WAVE_ID",
  "regSPI_PS_MAX_WAVE_ID_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_0",
  "regSPI_RESOURCE_RESERVE_CU_0_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_1",
  "regSPI_RESOURCE_RESERVE_CU_10",
  "regSPI_RESOURCE_RESERVE_CU_10_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_11",
  "regSPI_RESOURCE_RESERVE_CU_11_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_12",
  "regSPI_RESOURCE_RESERVE_CU_12_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_13",
  "regSPI_RESOURCE_RESERVE_CU_13_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_14",
  "regSPI_RESOURCE_RESERVE_CU_14_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_15",
  "regSPI_RESOURCE_RESERVE_CU_15_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_1_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_2",
  "regSPI_RESOURCE_RESERVE_CU_2_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_3",
  "regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_4",
  "regSPI_RESOURCE_RESERVE_CU_4_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_5",
  "regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_6",
  "regSPI_RESOURCE_RESERVE_CU_6_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_7",
  "regSPI_RESOURCE_RESERVE_CU_7_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_8",
  "regSPI_RESOURCE_RESERVE_CU_8_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_CU_9",
  "regSPI_RESOURCE_RESERVE_CU_9_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_0",
  "regSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_1",
  "regSPI_RESOURCE_RESERVE_EN_CU_10",
  "regSPI_RESOURCE_RESERVE_EN_CU_10_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_11",
  "regSPI_RESOURCE_RESERVE_EN_CU_11_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_12",
  "regSPI_RESOURCE_RESERVE_EN_CU_12_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_13",
  "regSPI_RESOURCE_RESERVE_EN_CU_13_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_14",
  "regSPI_RESOURCE_RESERVE_EN_CU_14_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_15",
  "regSPI_RESOURCE_RESERVE_EN_CU_15_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_2",
  "regSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_3",
  "regSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_4",
  "regSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_5",
  "regSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_6",
  "regSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_7",
  "regSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_8",
  "regSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX",
  "regSPI_RESOURCE_RESERVE_EN_CU_9",
  "regSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX",
  "regSPI_SHADER_COL_FORMAT",
  "regSPI_SHADER_COL_FORMAT_BASE_IDX",
  "regSPI_SHADER_GS_MESHLET_DIM",
  "regSPI_SHADER_GS_MESHLET_DIM_BASE_IDX",
  "regSPI_SHADER_GS_MESHLET_EXP_ALLOC",
  "regSPI_SHADER_GS_MESHLET_EXP_ALLOC_BASE_IDX",
  "regSPI_SHADER_IDX_FORMAT",
  "regSPI_SHADER_IDX_FORMAT_BASE_IDX",
  "regSPI_SHADER_PGM_CHKSUM_GS",
  "regSPI_SHADER_PGM_CHKSUM_GS_BASE_IDX",
  "regSPI_SHADER_PGM_CHKSUM_HS",
  "regSPI_SHADER_PGM_CHKSUM_HS_BASE_IDX",
  "regSPI_SHADER_PGM_CHKSUM_PS",
  "regSPI_SHADER_PGM_CHKSUM_PS_BASE_IDX",
  "regSPI_SHADER_PGM_HI_ES",
  "regSPI_SHADER_PGM_HI_ES_BASE_IDX",
  "regSPI_SHADER_PGM_HI_ES_GS",
  "regSPI_SHADER_PGM_HI_ES_GS_BASE_IDX",
  "regSPI_SHADER_PGM_HI_GS",
  "regSPI_SHADER_PGM_HI_GS_BASE_IDX",
  "regSPI_SHADER_PGM_HI_HS",
  "regSPI_SHADER_PGM_HI_HS_BASE_IDX",
  "regSPI_SHADER_PGM_HI_LS",
  "regSPI_SHADER_PGM_HI_LS_BASE_IDX",
  "regSPI_SHADER_PGM_HI_LS_HS",
  "regSPI_SHADER_PGM_HI_LS_HS_BASE_IDX",
  "regSPI_SHADER_PGM_HI_PS",
  "regSPI_SHADER_PGM_HI_PS_BASE_IDX",
  "regSPI_SHADER_PGM_LO_ES",
  "regSPI_SHADER_PGM_LO_ES_BASE_IDX",
  "regSPI_SHADER_PGM_LO_ES_GS",
  "regSPI_SHADER_PGM_LO_ES_GS_BASE_IDX",
  "regSPI_SHADER_PGM_LO_GS",
  "regSPI_SHADER_PGM_LO_GS_BASE_IDX",
  "regSPI_SHADER_PGM_LO_HS",
  "regSPI_SHADER_PGM_LO_HS_BASE_IDX",
  "regSPI_SHADER_PGM_LO_LS",
  "regSPI_SHADER_PGM_LO_LS_BASE_IDX",
  "regSPI_SHADER_PGM_LO_LS_HS",
  "regSPI_SHADER_PGM_LO_LS_HS_BASE_IDX",
  "regSPI_SHADER_PGM_LO_PS",
  "regSPI_SHADER_PGM_LO_PS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC1_GS",
  "regSPI_SHADER_PGM_RSRC1_GS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC1_HS",
  "regSPI_SHADER_PGM_RSRC1_HS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC1_PS",
  "regSPI_SHADER_PGM_RSRC1_PS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC2_GS",
  "regSPI_SHADER_PGM_RSRC2_GS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC2_HS",
  "regSPI_SHADER_PGM_RSRC2_HS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC2_PS",
  "regSPI_SHADER_PGM_RSRC2_PS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC3_GS",
  "regSPI_SHADER_PGM_RSRC3_GS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC3_HS",
  "regSPI_SHADER_PGM_RSRC3_HS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC3_PS",
  "regSPI_SHADER_PGM_RSRC3_PS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC4_GS",
  "regSPI_SHADER_PGM_RSRC4_GS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC4_HS",
  "regSPI_SHADER_PGM_RSRC4_HS_BASE_IDX",
  "regSPI_SHADER_PGM_RSRC4_PS",
  "regSPI_SHADER_PGM_RSRC4_PS_BASE_IDX",
  "regSPI_SHADER_POS_FORMAT",
  "regSPI_SHADER_POS_FORMAT_BASE_IDX",
  "regSPI_SHADER_REQ_CTRL_ESGS",
  "regSPI_SHADER_REQ_CTRL_ESGS_BASE_IDX",
  "regSPI_SHADER_REQ_CTRL_LSHS",
  "regSPI_SHADER_REQ_CTRL_LSHS_BASE_IDX",
  "regSPI_SHADER_REQ_CTRL_PS",
  "regSPI_SHADER_REQ_CTRL_PS_BASE_IDX",
  "regSPI_SHADER_RSRC_LIMIT_CTRL",
  "regSPI_SHADER_RSRC_LIMIT_CTRL_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_ESGS_0",
  "regSPI_SHADER_USER_ACCUM_ESGS_0_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_ESGS_1",
  "regSPI_SHADER_USER_ACCUM_ESGS_1_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_ESGS_2",
  "regSPI_SHADER_USER_ACCUM_ESGS_2_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_ESGS_3",
  "regSPI_SHADER_USER_ACCUM_ESGS_3_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_LSHS_0",
  "regSPI_SHADER_USER_ACCUM_LSHS_0_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_LSHS_1",
  "regSPI_SHADER_USER_ACCUM_LSHS_1_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_LSHS_2",
  "regSPI_SHADER_USER_ACCUM_LSHS_2_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_LSHS_3",
  "regSPI_SHADER_USER_ACCUM_LSHS_3_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_PS_0",
  "regSPI_SHADER_USER_ACCUM_PS_0_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_PS_1",
  "regSPI_SHADER_USER_ACCUM_PS_1_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_PS_2",
  "regSPI_SHADER_USER_ACCUM_PS_2_BASE_IDX",
  "regSPI_SHADER_USER_ACCUM_PS_3",
  "regSPI_SHADER_USER_ACCUM_PS_3_BASE_IDX",
  "regSPI_SHADER_USER_DATA_ADDR_HI_GS",
  "regSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX",
  "regSPI_SHADER_USER_DATA_ADDR_HI_HS",
  "regSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX",
  "regSPI_SHADER_USER_DATA_ADDR_LO_GS",
  "regSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX",
  "regSPI_SHADER_USER_DATA_ADDR_LO_HS",
  "regSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_0",
  "regSPI_SHADER_USER_DATA_GS_0_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_1",
  "regSPI_SHADER_USER_DATA_GS_10",
  "regSPI_SHADER_USER_DATA_GS_10_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_11",
  "regSPI_SHADER_USER_DATA_GS_11_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_12",
  "regSPI_SHADER_USER_DATA_GS_12_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_13",
  "regSPI_SHADER_USER_DATA_GS_13_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_14",
  "regSPI_SHADER_USER_DATA_GS_14_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_15",
  "regSPI_SHADER_USER_DATA_GS_15_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_16",
  "regSPI_SHADER_USER_DATA_GS_16_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_17",
  "regSPI_SHADER_USER_DATA_GS_17_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_18",
  "regSPI_SHADER_USER_DATA_GS_18_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_19",
  "regSPI_SHADER_USER_DATA_GS_19_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_1_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_2",
  "regSPI_SHADER_USER_DATA_GS_20",
  "regSPI_SHADER_USER_DATA_GS_20_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_21",
  "regSPI_SHADER_USER_DATA_GS_21_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_22",
  "regSPI_SHADER_USER_DATA_GS_22_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_23",
  "regSPI_SHADER_USER_DATA_GS_23_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_24",
  "regSPI_SHADER_USER_DATA_GS_24_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_25",
  "regSPI_SHADER_USER_DATA_GS_25_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_26",
  "regSPI_SHADER_USER_DATA_GS_26_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_27",
  "regSPI_SHADER_USER_DATA_GS_27_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_28",
  "regSPI_SHADER_USER_DATA_GS_28_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_29",
  "regSPI_SHADER_USER_DATA_GS_29_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_2_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_3",
  "regSPI_SHADER_USER_DATA_GS_30",
  "regSPI_SHADER_USER_DATA_GS_30_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_31",
  "regSPI_SHADER_USER_DATA_GS_31_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_3_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_4",
  "regSPI_SHADER_USER_DATA_GS_4_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_5",
  "regSPI_SHADER_USER_DATA_GS_5_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_6",
  "regSPI_SHADER_USER_DATA_GS_6_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_7",
  "regSPI_SHADER_USER_DATA_GS_7_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_8",
  "regSPI_SHADER_USER_DATA_GS_8_BASE_IDX",
  "regSPI_SHADER_USER_DATA_GS_9",
  "regSPI_SHADER_USER_DATA_GS_9_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_0",
  "regSPI_SHADER_USER_DATA_HS_0_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_1",
  "regSPI_SHADER_USER_DATA_HS_10",
  "regSPI_SHADER_USER_DATA_HS_10_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_11",
  "regSPI_SHADER_USER_DATA_HS_11_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_12",
  "regSPI_SHADER_USER_DATA_HS_12_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_13",
  "regSPI_SHADER_USER_DATA_HS_13_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_14",
  "regSPI_SHADER_USER_DATA_HS_14_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_15",
  "regSPI_SHADER_USER_DATA_HS_15_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_16",
  "regSPI_SHADER_USER_DATA_HS_16_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_17",
  "regSPI_SHADER_USER_DATA_HS_17_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_18",
  "regSPI_SHADER_USER_DATA_HS_18_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_19",
  "regSPI_SHADER_USER_DATA_HS_19_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_1_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_2",
  "regSPI_SHADER_USER_DATA_HS_20",
  "regSPI_SHADER_USER_DATA_HS_20_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_21",
  "regSPI_SHADER_USER_DATA_HS_21_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_22",
  "regSPI_SHADER_USER_DATA_HS_22_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_23",
  "regSPI_SHADER_USER_DATA_HS_23_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_24",
  "regSPI_SHADER_USER_DATA_HS_24_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_25",
  "regSPI_SHADER_USER_DATA_HS_25_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_26",
  "regSPI_SHADER_USER_DATA_HS_26_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_27",
  "regSPI_SHADER_USER_DATA_HS_27_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_28",
  "regSPI_SHADER_USER_DATA_HS_28_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_29",
  "regSPI_SHADER_USER_DATA_HS_29_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_2_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_3",
  "regSPI_SHADER_USER_DATA_HS_30",
  "regSPI_SHADER_USER_DATA_HS_30_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_31",
  "regSPI_SHADER_USER_DATA_HS_31_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_3_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_4",
  "regSPI_SHADER_USER_DATA_HS_4_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_5",
  "regSPI_SHADER_USER_DATA_HS_5_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_6",
  "regSPI_SHADER_USER_DATA_HS_6_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_7",
  "regSPI_SHADER_USER_DATA_HS_7_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_8",
  "regSPI_SHADER_USER_DATA_HS_8_BASE_IDX",
  "regSPI_SHADER_USER_DATA_HS_9",
  "regSPI_SHADER_USER_DATA_HS_9_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_0",
  "regSPI_SHADER_USER_DATA_PS_0_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_1",
  "regSPI_SHADER_USER_DATA_PS_10",
  "regSPI_SHADER_USER_DATA_PS_10_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_11",
  "regSPI_SHADER_USER_DATA_PS_11_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_12",
  "regSPI_SHADER_USER_DATA_PS_12_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_13",
  "regSPI_SHADER_USER_DATA_PS_13_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_14",
  "regSPI_SHADER_USER_DATA_PS_14_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_15",
  "regSPI_SHADER_USER_DATA_PS_15_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_16",
  "regSPI_SHADER_USER_DATA_PS_16_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_17",
  "regSPI_SHADER_USER_DATA_PS_17_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_18",
  "regSPI_SHADER_USER_DATA_PS_18_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_19",
  "regSPI_SHADER_USER_DATA_PS_19_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_1_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_2",
  "regSPI_SHADER_USER_DATA_PS_20",
  "regSPI_SHADER_USER_DATA_PS_20_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_21",
  "regSPI_SHADER_USER_DATA_PS_21_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_22",
  "regSPI_SHADER_USER_DATA_PS_22_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_23",
  "regSPI_SHADER_USER_DATA_PS_23_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_24",
  "regSPI_SHADER_USER_DATA_PS_24_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_25",
  "regSPI_SHADER_USER_DATA_PS_25_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_26",
  "regSPI_SHADER_USER_DATA_PS_26_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_27",
  "regSPI_SHADER_USER_DATA_PS_27_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_28",
  "regSPI_SHADER_USER_DATA_PS_28_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_29",
  "regSPI_SHADER_USER_DATA_PS_29_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_2_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_3",
  "regSPI_SHADER_USER_DATA_PS_30",
  "regSPI_SHADER_USER_DATA_PS_30_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_31",
  "regSPI_SHADER_USER_DATA_PS_31_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_3_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_4",
  "regSPI_SHADER_USER_DATA_PS_4_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_5",
  "regSPI_SHADER_USER_DATA_PS_5_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_6",
  "regSPI_SHADER_USER_DATA_PS_6_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_7",
  "regSPI_SHADER_USER_DATA_PS_7_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_8",
  "regSPI_SHADER_USER_DATA_PS_8_BASE_IDX",
  "regSPI_SHADER_USER_DATA_PS_9",
  "regSPI_SHADER_USER_DATA_PS_9_BASE_IDX",
  "regSPI_SHADER_Z_FORMAT",
  "regSPI_SHADER_Z_FORMAT_BASE_IDX",
  "regSPI_SX_EXPORT_BUFFER_SIZES",
  "regSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX",
  "regSPI_SX_SCOREBOARD_BUFFER_SIZES",
  "regSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX",
  "regSPI_TMPRING_SIZE",
  "regSPI_TMPRING_SIZE_BASE_IDX",
  "regSPI_USER_ACCUM_VMID_CNTL",
  "regSPI_USER_ACCUM_VMID_CNTL_BASE_IDX",
  "regSPI_VS_OUT_CONFIG",
  "regSPI_VS_OUT_CONFIG_BASE_IDX",
  "regSPI_WAVE_LIMIT_CNTL",
  "regSPI_WAVE_LIMIT_CNTL_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS0",
  "regSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS1",
  "regSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS2",
  "regSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS3",
  "regSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS4",
  "regSPI_WCL_PIPE_PERCENT_CS4_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS5",
  "regSPI_WCL_PIPE_PERCENT_CS5_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS6",
  "regSPI_WCL_PIPE_PERCENT_CS6_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_CS7",
  "regSPI_WCL_PIPE_PERCENT_CS7_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_GFX",
  "regSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX",
  "regSPI_WCL_PIPE_PERCENT_HP3D",
  "regSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX",
  "regSPI_WF_LIFETIME_CNTL",
  "regSPI_WF_LIFETIME_CNTL_BASE_IDX",
  "regSPI_WF_LIFETIME_LIMIT_0",
  "regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX",
  "regSPI_WF_LIFETIME_LIMIT_1",
  "regSPI_WF_LIFETIME_LIMIT_1_BASE_IDX",
  "regSPI_WF_LIFETIME_LIMIT_2",
  "regSPI_WF_LIFETIME_LIMIT_2_BASE_IDX",
  "regSPI_WF_LIFETIME_LIMIT_3",
  "regSPI_WF_LIFETIME_LIMIT_3_BASE_IDX",
  "regSPI_WF_LIFETIME_LIMIT_4",
  "regSPI_WF_LIFETIME_LIMIT_4_BASE_IDX",
  "regSPI_WF_LIFETIME_LIMIT_5",
  "regSPI_WF_LIFETIME_LIMIT_5_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_0",
  "regSPI_WF_LIFETIME_STATUS_0_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_11",
  "regSPI_WF_LIFETIME_STATUS_11_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_13",
  "regSPI_WF_LIFETIME_STATUS_13_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_14",
  "regSPI_WF_LIFETIME_STATUS_14_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_15",
  "regSPI_WF_LIFETIME_STATUS_15_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_16",
  "regSPI_WF_LIFETIME_STATUS_16_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_17",
  "regSPI_WF_LIFETIME_STATUS_17_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_18",
  "regSPI_WF_LIFETIME_STATUS_18_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_19",
  "regSPI_WF_LIFETIME_STATUS_19_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_2",
  "regSPI_WF_LIFETIME_STATUS_20",
  "regSPI_WF_LIFETIME_STATUS_20_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_21",
  "regSPI_WF_LIFETIME_STATUS_21_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_2_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_4",
  "regSPI_WF_LIFETIME_STATUS_4_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_6",
  "regSPI_WF_LIFETIME_STATUS_6_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_7",
  "regSPI_WF_LIFETIME_STATUS_7_BASE_IDX",
  "regSPI_WF_LIFETIME_STATUS_9",
  "regSPI_WF_LIFETIME_STATUS_9_BASE_IDX",
  "regSP_CONFIG",
  "regSP_CONFIG_BASE_IDX",
  "regSQC_CACHES",
  "regSQC_CACHES_BASE_IDX",
  "regSQC_CONFIG",
  "regSQC_CONFIG_BASE_IDX",
  "regSQG_CONFIG",
  "regSQG_CONFIG_BASE_IDX",
  "regSQG_GL1H_STATUS",
  "regSQG_GL1H_STATUS_BASE_IDX",
  "regSQG_PERFCOUNTER0_HI",
  "regSQG_PERFCOUNTER0_HI_BASE_IDX",
  "regSQG_PERFCOUNTER0_LO",
  "regSQG_PERFCOUNTER0_LO_BASE_IDX",
  "regSQG_PERFCOUNTER0_SELECT",
  "regSQG_PERFCOUNTER0_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER1_HI",
  "regSQG_PERFCOUNTER1_HI_BASE_IDX",
  "regSQG_PERFCOUNTER1_LO",
  "regSQG_PERFCOUNTER1_LO_BASE_IDX",
  "regSQG_PERFCOUNTER1_SELECT",
  "regSQG_PERFCOUNTER1_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER2_HI",
  "regSQG_PERFCOUNTER2_HI_BASE_IDX",
  "regSQG_PERFCOUNTER2_LO",
  "regSQG_PERFCOUNTER2_LO_BASE_IDX",
  "regSQG_PERFCOUNTER2_SELECT",
  "regSQG_PERFCOUNTER2_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER3_HI",
  "regSQG_PERFCOUNTER3_HI_BASE_IDX",
  "regSQG_PERFCOUNTER3_LO",
  "regSQG_PERFCOUNTER3_LO_BASE_IDX",
  "regSQG_PERFCOUNTER3_SELECT",
  "regSQG_PERFCOUNTER3_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER4_HI",
  "regSQG_PERFCOUNTER4_HI_BASE_IDX",
  "regSQG_PERFCOUNTER4_LO",
  "regSQG_PERFCOUNTER4_LO_BASE_IDX",
  "regSQG_PERFCOUNTER4_SELECT",
  "regSQG_PERFCOUNTER4_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER5_HI",
  "regSQG_PERFCOUNTER5_HI_BASE_IDX",
  "regSQG_PERFCOUNTER5_LO",
  "regSQG_PERFCOUNTER5_LO_BASE_IDX",
  "regSQG_PERFCOUNTER5_SELECT",
  "regSQG_PERFCOUNTER5_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER6_HI",
  "regSQG_PERFCOUNTER6_HI_BASE_IDX",
  "regSQG_PERFCOUNTER6_LO",
  "regSQG_PERFCOUNTER6_LO_BASE_IDX",
  "regSQG_PERFCOUNTER6_SELECT",
  "regSQG_PERFCOUNTER6_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER7_HI",
  "regSQG_PERFCOUNTER7_HI_BASE_IDX",
  "regSQG_PERFCOUNTER7_LO",
  "regSQG_PERFCOUNTER7_LO_BASE_IDX",
  "regSQG_PERFCOUNTER7_SELECT",
  "regSQG_PERFCOUNTER7_SELECT_BASE_IDX",
  "regSQG_PERFCOUNTER_CTRL",
  "regSQG_PERFCOUNTER_CTRL2",
  "regSQG_PERFCOUNTER_CTRL2_BASE_IDX",
  "regSQG_PERFCOUNTER_CTRL_BASE_IDX",
  "regSQG_PERF_SAMPLE_FINISH",
  "regSQG_PERF_SAMPLE_FINISH_BASE_IDX",
  "regSQG_STATUS",
  "regSQG_STATUS_BASE_IDX",
  "regSQ_ALU_CLK_CTRL",
  "regSQ_ALU_CLK_CTRL_BASE_IDX",
  "regSQ_ARB_CONFIG",
  "regSQ_ARB_CONFIG_BASE_IDX",
  "regSQ_CMD",
  "regSQ_CMD_BASE_IDX",
  "regSQ_CONFIG",
  "regSQ_CONFIG_BASE_IDX",
  "regSQ_DEBUG",
  "regSQ_DEBUG_BASE_IDX",
  "regSQ_DEBUG_HOST_TRAP_STATUS",
  "regSQ_DEBUG_HOST_TRAP_STATUS_BASE_IDX",
  "regSQ_DEBUG_STS_GLOBAL",
  "regSQ_DEBUG_STS_GLOBAL2",
  "regSQ_DEBUG_STS_GLOBAL2_BASE_IDX",
  "regSQ_DEBUG_STS_GLOBAL_BASE_IDX",
  "regSQ_DSM_CNTL",
  "regSQ_DSM_CNTL2",
  "regSQ_DSM_CNTL2_BASE_IDX",
  "regSQ_DSM_CNTL_BASE_IDX",
  "regSQ_FIFO_SIZES",
  "regSQ_FIFO_SIZES_BASE_IDX",
  "regSQ_IND_DATA",
  "regSQ_IND_DATA_BASE_IDX",
  "regSQ_IND_INDEX",
  "regSQ_IND_INDEX_BASE_IDX",
  "regSQ_INTERRUPT_AUTO_MASK",
  "regSQ_INTERRUPT_AUTO_MASK_BASE_IDX",
  "regSQ_INTERRUPT_MSG_CTRL",
  "regSQ_INTERRUPT_MSG_CTRL_BASE_IDX",
  "regSQ_LDS_CLK_CTRL",
  "regSQ_LDS_CLK_CTRL_BASE_IDX",
  "regSQ_PERFCOUNTER0_LO",
  "regSQ_PERFCOUNTER0_LO_BASE_IDX",
  "regSQ_PERFCOUNTER0_SELECT",
  "regSQ_PERFCOUNTER0_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER10_SELECT",
  "regSQ_PERFCOUNTER10_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER11_SELECT",
  "regSQ_PERFCOUNTER11_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER12_SELECT",
  "regSQ_PERFCOUNTER12_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER13_SELECT",
  "regSQ_PERFCOUNTER13_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER14_SELECT",
  "regSQ_PERFCOUNTER14_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER15_SELECT",
  "regSQ_PERFCOUNTER15_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER1_LO",
  "regSQ_PERFCOUNTER1_LO_BASE_IDX",
  "regSQ_PERFCOUNTER1_SELECT",
  "regSQ_PERFCOUNTER1_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER2_LO",
  "regSQ_PERFCOUNTER2_LO_BASE_IDX",
  "regSQ_PERFCOUNTER2_SELECT",
  "regSQ_PERFCOUNTER2_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER3_LO",
  "regSQ_PERFCOUNTER3_LO_BASE_IDX",
  "regSQ_PERFCOUNTER3_SELECT",
  "regSQ_PERFCOUNTER3_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER4_LO",
  "regSQ_PERFCOUNTER4_LO_BASE_IDX",
  "regSQ_PERFCOUNTER4_SELECT",
  "regSQ_PERFCOUNTER4_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER5_LO",
  "regSQ_PERFCOUNTER5_LO_BASE_IDX",
  "regSQ_PERFCOUNTER5_SELECT",
  "regSQ_PERFCOUNTER5_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER6_LO",
  "regSQ_PERFCOUNTER6_LO_BASE_IDX",
  "regSQ_PERFCOUNTER6_SELECT",
  "regSQ_PERFCOUNTER6_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER7_LO",
  "regSQ_PERFCOUNTER7_LO_BASE_IDX",
  "regSQ_PERFCOUNTER7_SELECT",
  "regSQ_PERFCOUNTER7_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER8_SELECT",
  "regSQ_PERFCOUNTER8_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER9_SELECT",
  "regSQ_PERFCOUNTER9_SELECT_BASE_IDX",
  "regSQ_PERFCOUNTER_CTRL",
  "regSQ_PERFCOUNTER_CTRL2",
  "regSQ_PERFCOUNTER_CTRL2_BASE_IDX",
  "regSQ_PERFCOUNTER_CTRL_BASE_IDX",
  "regSQ_PERF_SNAPSHOT_CTRL",
  "regSQ_PERF_SNAPSHOT_CTRL_BASE_IDX",
  "regSQ_RANDOM_WAVE_PRI",
  "regSQ_RANDOM_WAVE_PRI_BASE_IDX",
  "regSQ_RUNTIME_CONFIG",
  "regSQ_RUNTIME_CONFIG_BASE_IDX",
  "regSQ_SHADER_TBA_HI",
  "regSQ_SHADER_TBA_HI_BASE_IDX",
  "regSQ_SHADER_TBA_LO",
  "regSQ_SHADER_TBA_LO_BASE_IDX",
  "regSQ_SHADER_TMA_HI",
  "regSQ_SHADER_TMA_HI_BASE_IDX",
  "regSQ_SHADER_TMA_LO",
  "regSQ_SHADER_TMA_LO_BASE_IDX",
  "regSQ_TEX_CLK_CTRL",
  "regSQ_TEX_CLK_CTRL_BASE_IDX",
  "regSQ_THREAD_TRACE_BUF0_BASE",
  "regSQ_THREAD_TRACE_BUF0_BASE_BASE_IDX",
  "regSQ_THREAD_TRACE_BUF0_SIZE",
  "regSQ_THREAD_TRACE_BUF0_SIZE_BASE_IDX",
  "regSQ_THREAD_TRACE_BUF1_BASE",
  "regSQ_THREAD_TRACE_BUF1_BASE_BASE_IDX",
  "regSQ_THREAD_TRACE_BUF1_SIZE",
  "regSQ_THREAD_TRACE_BUF1_SIZE_BASE_IDX",
  "regSQ_THREAD_TRACE_CTRL",
  "regSQ_THREAD_TRACE_CTRL_BASE_IDX",
  "regSQ_THREAD_TRACE_DROPPED_CNTR",
  "regSQ_THREAD_TRACE_DROPPED_CNTR_BASE_IDX",
  "regSQ_THREAD_TRACE_GFX_DRAW_CNTR",
  "regSQ_THREAD_TRACE_GFX_DRAW_CNTR_BASE_IDX",
  "regSQ_THREAD_TRACE_GFX_MARKER_CNTR",
  "regSQ_THREAD_TRACE_GFX_MARKER_CNTR_BASE_IDX",
  "regSQ_THREAD_TRACE_HP3D_DRAW_CNTR",
  "regSQ_THREAD_TRACE_HP3D_DRAW_CNTR_BASE_IDX",
  "regSQ_THREAD_TRACE_HP3D_MARKER_CNTR",
  "regSQ_THREAD_TRACE_HP3D_MARKER_CNTR_BASE_IDX",
  "regSQ_THREAD_TRACE_MASK",
  "regSQ_THREAD_TRACE_MASK_BASE_IDX",
  "regSQ_THREAD_TRACE_STATUS",
  "regSQ_THREAD_TRACE_STATUS2",
  "regSQ_THREAD_TRACE_STATUS2_BASE_IDX",
  "regSQ_THREAD_TRACE_STATUS_BASE_IDX",
  "regSQ_THREAD_TRACE_TOKEN_MASK",
  "regSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_0",
  "regSQ_THREAD_TRACE_USERDATA_0_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_1",
  "regSQ_THREAD_TRACE_USERDATA_1_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_2",
  "regSQ_THREAD_TRACE_USERDATA_2_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_3",
  "regSQ_THREAD_TRACE_USERDATA_3_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_4",
  "regSQ_THREAD_TRACE_USERDATA_4_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_5",
  "regSQ_THREAD_TRACE_USERDATA_5_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_6",
  "regSQ_THREAD_TRACE_USERDATA_6_BASE_IDX",
  "regSQ_THREAD_TRACE_USERDATA_7",
  "regSQ_THREAD_TRACE_USERDATA_7_BASE_IDX",
  "regSQ_THREAD_TRACE_WPTR",
  "regSQ_THREAD_TRACE_WPTR_BASE_IDX",
  "regSQ_WATCH0_ADDR_H",
  "regSQ_WATCH0_ADDR_H_BASE_IDX",
  "regSQ_WATCH0_ADDR_L",
  "regSQ_WATCH0_ADDR_L_BASE_IDX",
  "regSQ_WATCH0_CNTL",
  "regSQ_WATCH0_CNTL_BASE_IDX",
  "regSQ_WATCH1_ADDR_H",
  "regSQ_WATCH1_ADDR_H_BASE_IDX",
  "regSQ_WATCH1_ADDR_L",
  "regSQ_WATCH1_ADDR_L_BASE_IDX",
  "regSQ_WATCH1_CNTL",
  "regSQ_WATCH1_CNTL_BASE_IDX",
  "regSQ_WATCH2_ADDR_H",
  "regSQ_WATCH2_ADDR_H_BASE_IDX",
  "regSQ_WATCH2_ADDR_L",
  "regSQ_WATCH2_ADDR_L_BASE_IDX",
  "regSQ_WATCH2_CNTL",
  "regSQ_WATCH2_CNTL_BASE_IDX",
  "regSQ_WATCH3_ADDR_H",
  "regSQ_WATCH3_ADDR_H_BASE_IDX",
  "regSQ_WATCH3_ADDR_L",
  "regSQ_WATCH3_ADDR_L_BASE_IDX",
  "regSQ_WATCH3_CNTL",
  "regSQ_WATCH3_CNTL_BASE_IDX",
  "regSX_BLEND_OPT_CONTROL",
  "regSX_BLEND_OPT_CONTROL_BASE_IDX",
  "regSX_BLEND_OPT_EPSILON",
  "regSX_BLEND_OPT_EPSILON_BASE_IDX",
  "regSX_DEBUG_1",
  "regSX_DEBUG_1_BASE_IDX",
  "regSX_MRT0_BLEND_OPT",
  "regSX_MRT0_BLEND_OPT_BASE_IDX",
  "regSX_MRT1_BLEND_OPT",
  "regSX_MRT1_BLEND_OPT_BASE_IDX",
  "regSX_MRT2_BLEND_OPT",
  "regSX_MRT2_BLEND_OPT_BASE_IDX",
  "regSX_MRT3_BLEND_OPT",
  "regSX_MRT3_BLEND_OPT_BASE_IDX",
  "regSX_MRT4_BLEND_OPT",
  "regSX_MRT4_BLEND_OPT_BASE_IDX",
  "regSX_MRT5_BLEND_OPT",
  "regSX_MRT5_BLEND_OPT_BASE_IDX",
  "regSX_MRT6_BLEND_OPT",
  "regSX_MRT6_BLEND_OPT_BASE_IDX",
  "regSX_MRT7_BLEND_OPT",
  "regSX_MRT7_BLEND_OPT_BASE_IDX",
  "regSX_PERFCOUNTER0_HI",
  "regSX_PERFCOUNTER0_HI_BASE_IDX",
  "regSX_PERFCOUNTER0_LO",
  "regSX_PERFCOUNTER0_LO_BASE_IDX",
  "regSX_PERFCOUNTER0_SELECT",
  "regSX_PERFCOUNTER0_SELECT1",
  "regSX_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regSX_PERFCOUNTER0_SELECT_BASE_IDX",
  "regSX_PERFCOUNTER1_HI",
  "regSX_PERFCOUNTER1_HI_BASE_IDX",
  "regSX_PERFCOUNTER1_LO",
  "regSX_PERFCOUNTER1_LO_BASE_IDX",
  "regSX_PERFCOUNTER1_SELECT",
  "regSX_PERFCOUNTER1_SELECT1",
  "regSX_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regSX_PERFCOUNTER1_SELECT_BASE_IDX",
  "regSX_PERFCOUNTER2_HI",
  "regSX_PERFCOUNTER2_HI_BASE_IDX",
  "regSX_PERFCOUNTER2_LO",
  "regSX_PERFCOUNTER2_LO_BASE_IDX",
  "regSX_PERFCOUNTER2_SELECT",
  "regSX_PERFCOUNTER2_SELECT_BASE_IDX",
  "regSX_PERFCOUNTER3_HI",
  "regSX_PERFCOUNTER3_HI_BASE_IDX",
  "regSX_PERFCOUNTER3_LO",
  "regSX_PERFCOUNTER3_LO_BASE_IDX",
  "regSX_PERFCOUNTER3_SELECT",
  "regSX_PERFCOUNTER3_SELECT_BASE_IDX",
  "regSX_PS_DOWNCONVERT",
  "regSX_PS_DOWNCONVERT_BASE_IDX",
  "regSX_PS_DOWNCONVERT_CONTROL",
  "regSX_PS_DOWNCONVERT_CONTROL_BASE_IDX",
  "regTA_BC_BASE_ADDR",
  "regTA_BC_BASE_ADDR_BASE_IDX",
  "regTA_BC_BASE_ADDR_HI",
  "regTA_BC_BASE_ADDR_HI_BASE_IDX",
  "regTA_CGTT_CTRL",
  "regTA_CGTT_CTRL_BASE_IDX",
  "regTA_CNTL",
  "regTA_CNTL2",
  "regTA_CNTL2_BASE_IDX",
  "regTA_CNTL_AUX",
  "regTA_CNTL_AUX_BASE_IDX",
  "regTA_CNTL_BASE_IDX",
  "regTA_CS_BC_BASE_ADDR",
  "regTA_CS_BC_BASE_ADDR_BASE_IDX",
  "regTA_CS_BC_BASE_ADDR_HI",
  "regTA_CS_BC_BASE_ADDR_HI_BASE_IDX",
  "regTA_PERFCOUNTER0_HI",
  "regTA_PERFCOUNTER0_HI_BASE_IDX",
  "regTA_PERFCOUNTER0_LO",
  "regTA_PERFCOUNTER0_LO_BASE_IDX",
  "regTA_PERFCOUNTER0_SELECT",
  "regTA_PERFCOUNTER0_SELECT1",
  "regTA_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regTA_PERFCOUNTER0_SELECT_BASE_IDX",
  "regTA_PERFCOUNTER1_HI",
  "regTA_PERFCOUNTER1_HI_BASE_IDX",
  "regTA_PERFCOUNTER1_LO",
  "regTA_PERFCOUNTER1_LO_BASE_IDX",
  "regTA_PERFCOUNTER1_SELECT",
  "regTA_PERFCOUNTER1_SELECT_BASE_IDX",
  "regTA_SCRATCH",
  "regTA_SCRATCH_BASE_IDX",
  "regTA_STATUS",
  "regTA_STATUS_BASE_IDX",
  "regTCP_CNTL",
  "regTCP_CNTL2",
  "regTCP_CNTL2_BASE_IDX",
  "regTCP_CNTL_BASE_IDX",
  "regTCP_DEBUG_DATA",
  "regTCP_DEBUG_DATA_BASE_IDX",
  "regTCP_DEBUG_INDEX",
  "regTCP_DEBUG_INDEX_BASE_IDX",
  "regTCP_INVALIDATE",
  "regTCP_INVALIDATE_BASE_IDX",
  "regTCP_PERFCOUNTER0_HI",
  "regTCP_PERFCOUNTER0_HI_BASE_IDX",
  "regTCP_PERFCOUNTER0_LO",
  "regTCP_PERFCOUNTER0_LO_BASE_IDX",
  "regTCP_PERFCOUNTER0_SELECT",
  "regTCP_PERFCOUNTER0_SELECT1",
  "regTCP_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regTCP_PERFCOUNTER0_SELECT_BASE_IDX",
  "regTCP_PERFCOUNTER1_HI",
  "regTCP_PERFCOUNTER1_HI_BASE_IDX",
  "regTCP_PERFCOUNTER1_LO",
  "regTCP_PERFCOUNTER1_LO_BASE_IDX",
  "regTCP_PERFCOUNTER1_SELECT",
  "regTCP_PERFCOUNTER1_SELECT1",
  "regTCP_PERFCOUNTER1_SELECT1_BASE_IDX",
  "regTCP_PERFCOUNTER1_SELECT_BASE_IDX",
  "regTCP_PERFCOUNTER2_HI",
  "regTCP_PERFCOUNTER2_HI_BASE_IDX",
  "regTCP_PERFCOUNTER2_LO",
  "regTCP_PERFCOUNTER2_LO_BASE_IDX",
  "regTCP_PERFCOUNTER2_SELECT",
  "regTCP_PERFCOUNTER2_SELECT_BASE_IDX",
  "regTCP_PERFCOUNTER3_HI",
  "regTCP_PERFCOUNTER3_HI_BASE_IDX",
  "regTCP_PERFCOUNTER3_LO",
  "regTCP_PERFCOUNTER3_LO_BASE_IDX",
  "regTCP_PERFCOUNTER3_SELECT",
  "regTCP_PERFCOUNTER3_SELECT_BASE_IDX",
  "regTCP_PERFCOUNTER_FILTER",
  "regTCP_PERFCOUNTER_FILTER2",
  "regTCP_PERFCOUNTER_FILTER2_BASE_IDX",
  "regTCP_PERFCOUNTER_FILTER_BASE_IDX",
  "regTCP_PERFCOUNTER_FILTER_EN",
  "regTCP_PERFCOUNTER_FILTER_EN_BASE_IDX",
  "regTCP_STATUS",
  "regTCP_STATUS_BASE_IDX",
  "regTCP_WATCH0_ADDR_H",
  "regTCP_WATCH0_ADDR_H_BASE_IDX",
  "regTCP_WATCH0_ADDR_L",
  "regTCP_WATCH0_ADDR_L_BASE_IDX",
  "regTCP_WATCH0_CNTL",
  "regTCP_WATCH0_CNTL_BASE_IDX",
  "regTCP_WATCH1_ADDR_H",
  "regTCP_WATCH1_ADDR_H_BASE_IDX",
  "regTCP_WATCH1_ADDR_L",
  "regTCP_WATCH1_ADDR_L_BASE_IDX",
  "regTCP_WATCH1_CNTL",
  "regTCP_WATCH1_CNTL_BASE_IDX",
  "regTCP_WATCH2_ADDR_H",
  "regTCP_WATCH2_ADDR_H_BASE_IDX",
  "regTCP_WATCH2_ADDR_L",
  "regTCP_WATCH2_ADDR_L_BASE_IDX",
  "regTCP_WATCH2_CNTL",
  "regTCP_WATCH2_CNTL_BASE_IDX",
  "regTCP_WATCH3_ADDR_H",
  "regTCP_WATCH3_ADDR_H_BASE_IDX",
  "regTCP_WATCH3_ADDR_L",
  "regTCP_WATCH3_ADDR_L_BASE_IDX",
  "regTCP_WATCH3_CNTL",
  "regTCP_WATCH3_CNTL_BASE_IDX",
  "regTD_DSM_CNTL",
  "regTD_DSM_CNTL2",
  "regTD_DSM_CNTL2_BASE_IDX",
  "regTD_DSM_CNTL_BASE_IDX",
  "regTD_PERFCOUNTER0_HI",
  "regTD_PERFCOUNTER0_HI_BASE_IDX",
  "regTD_PERFCOUNTER0_LO",
  "regTD_PERFCOUNTER0_LO_BASE_IDX",
  "regTD_PERFCOUNTER0_SELECT",
  "regTD_PERFCOUNTER0_SELECT1",
  "regTD_PERFCOUNTER0_SELECT1_BASE_IDX",
  "regTD_PERFCOUNTER0_SELECT_BASE_IDX",
  "regTD_PERFCOUNTER1_HI",
  "regTD_PERFCOUNTER1_HI_BASE_IDX",
  "regTD_PERFCOUNTER1_LO",
  "regTD_PERFCOUNTER1_LO_BASE_IDX",
  "regTD_PERFCOUNTER1_SELECT",
  "regTD_PERFCOUNTER1_SELECT_BASE_IDX",
  "regTD_SCRATCH",
  "regTD_SCRATCH_BASE_IDX",
  "regTD_STATUS",
  "regTD_STATUS_BASE_IDX",
  "regUCONFIG_RESERVED_REG0",
  "regUCONFIG_RESERVED_REG0_BASE_IDX",
  "regUCONFIG_RESERVED_REG1",
  "regUCONFIG_RESERVED_REG1_BASE_IDX",
  "regUTCL1_ALOG",
  "regUTCL1_ALOG_BASE_IDX",
  "regUTCL1_CTRL_0",
  "regUTCL1_CTRL_0_BASE_IDX",
  "regUTCL1_CTRL_1",
  "regUTCL1_CTRL_1_BASE_IDX",
  "regUTCL1_CTRL_2",
  "regUTCL1_CTRL_2_BASE_IDX",
  "regUTCL1_FIFO_SIZING",
  "regUTCL1_FIFO_SIZING_BASE_IDX",
  "regUTCL1_PERFCOUNTER0_HI",
  "regUTCL1_PERFCOUNTER0_HI_BASE_IDX",
  "regUTCL1_PERFCOUNTER0_LO",
  "regUTCL1_PERFCOUNTER0_LO_BASE_IDX",
  "regUTCL1_PERFCOUNTER0_SELECT",
  "regUTCL1_PERFCOUNTER0_SELECT_BASE_IDX",
  "regUTCL1_PERFCOUNTER1_HI",
  "regUTCL1_PERFCOUNTER1_HI_BASE_IDX",
  "regUTCL1_PERFCOUNTER1_LO",
  "regUTCL1_PERFCOUNTER1_LO_BASE_IDX",
  "regUTCL1_PERFCOUNTER1_SELECT",
  "regUTCL1_PERFCOUNTER1_SELECT_BASE_IDX",
  "regUTCL1_PERFCOUNTER2_HI",
  "regUTCL1_PERFCOUNTER2_HI_BASE_IDX",
  "regUTCL1_PERFCOUNTER2_LO",
  "regUTCL1_PERFCOUNTER2_LO_BASE_IDX",
  "regUTCL1_PERFCOUNTER2_SELECT",
  "regUTCL1_PERFCOUNTER2_SELECT_BASE_IDX",
  "regUTCL1_PERFCOUNTER3_HI",
  "regUTCL1_PERFCOUNTER3_HI_BASE_IDX",
  "regUTCL1_PERFCOUNTER3_LO",
  "regUTCL1_PERFCOUNTER3_LO_BASE_IDX",
  "regUTCL1_PERFCOUNTER3_SELECT",
  "regUTCL1_PERFCOUNTER3_SELECT_BASE_IDX",
  "regUTCL1_STATUS",
  "regUTCL1_STATUS_BASE_IDX",
  "regUTCL1_UTCL0_INVREQ_DISABLE",
  "regUTCL1_UTCL0_INVREQ_DISABLE_BASE_IDX",
  "regVGT_DMA_BASE",
  "regVGT_DMA_BASE_BASE_IDX",
  "regVGT_DMA_BASE_HI",
  "regVGT_DMA_BASE_HI_BASE_IDX",
  "regVGT_DMA_DATA_FIFO_DEPTH",
  "regVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX",
  "regVGT_DMA_INDEX_TYPE",
  "regVGT_DMA_INDEX_TYPE_BASE_IDX",
  "regVGT_DMA_MAX_SIZE",
  "regVGT_DMA_MAX_SIZE_BASE_IDX",
  "regVGT_DMA_NUM_INSTANCES",
  "regVGT_DMA_NUM_INSTANCES_BASE_IDX",
  "regVGT_DMA_REQ_FIFO_DEPTH",
  "regVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX",
  "regVGT_DMA_SIZE",
  "regVGT_DMA_SIZE_BASE_IDX",
  "regVGT_DRAW_INITIATOR",
  "regVGT_DRAW_INITIATOR_BASE_IDX",
  "regVGT_DRAW_INIT_FIFO_DEPTH",
  "regVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX",
  "regVGT_DRAW_PAYLOAD_CNTL",
  "regVGT_DRAW_PAYLOAD_CNTL_BASE_IDX",
  "regVGT_ENHANCE",
  "regVGT_ENHANCE_BASE_IDX",
  "regVGT_ESGS_RING_ITEMSIZE",
  "regVGT_ESGS_RING_ITEMSIZE_BASE_IDX",
  "regVGT_EVENT_ADDRESS_REG",
  "regVGT_EVENT_ADDRESS_REG_BASE_IDX",
  "regVGT_EVENT_INITIATOR",
  "regVGT_EVENT_INITIATOR_BASE_IDX",
  "regVGT_GS_INSTANCE_CNT",
  "regVGT_GS_INSTANCE_CNT_BASE_IDX",
  "regVGT_GS_MAX_VERT_OUT",
  "regVGT_GS_MAX_VERT_OUT_BASE_IDX",
  "regVGT_GS_MAX_WAVE_ID",
  "regVGT_GS_MAX_WAVE_ID_BASE_IDX",
  "regVGT_GS_OUT_PRIM_TYPE",
  "regVGT_GS_OUT_PRIM_TYPE_BASE_IDX",
  "regVGT_HOS_MAX_TESS_LEVEL",
  "regVGT_HOS_MAX_TESS_LEVEL_BASE_IDX",
  "regVGT_HOS_MIN_TESS_LEVEL",
  "regVGT_HOS_MIN_TESS_LEVEL_BASE_IDX",
  "regVGT_HS_OFFCHIP_PARAM",
  "regVGT_HS_OFFCHIP_PARAM_BASE_IDX",
  "regVGT_INDEX_TYPE",
  "regVGT_INDEX_TYPE_BASE_IDX",
  "regVGT_INSTANCE_BASE_ID",
  "regVGT_INSTANCE_BASE_ID_BASE_IDX",
  "regVGT_LS_HS_CONFIG",
  "regVGT_LS_HS_CONFIG_BASE_IDX",
  "regVGT_MC_LAT_CNTL",
  "regVGT_MC_LAT_CNTL_BASE_IDX",
  "regVGT_MULTI_PRIM_IB_RESET_INDX",
  "regVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX",
  "regVGT_NUM_INDICES",
  "regVGT_NUM_INDICES_BASE_IDX",
  "regVGT_NUM_INSTANCES",
  "regVGT_NUM_INSTANCES_BASE_IDX",
  "regVGT_PRIMITIVEID_EN",
  "regVGT_PRIMITIVEID_EN_BASE_IDX",
  "regVGT_PRIMITIVEID_RESET",
  "regVGT_PRIMITIVEID_RESET_BASE_IDX",
  "regVGT_PRIMITIVE_TYPE",
  "regVGT_PRIMITIVE_TYPE_BASE_IDX",
  "regVGT_REUSE_OFF",
  "regVGT_REUSE_OFF_BASE_IDX",
  "regVGT_SHADER_STAGES_EN",
  "regVGT_SHADER_STAGES_EN_BASE_IDX",
  "regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE",
  "regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX",
  "regVGT_STRMOUT_DRAW_OPAQUE_OFFSET",
  "regVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX",
  "regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE",
  "regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX",
  "regVGT_SYS_CONFIG",
  "regVGT_SYS_CONFIG_BASE_IDX",
  "regVGT_TESS_DISTRIBUTION",
  "regVGT_TESS_DISTRIBUTION_BASE_IDX",
  "regVGT_TF_MEMORY_BASE",
  "regVGT_TF_MEMORY_BASE_BASE_IDX",
  "regVGT_TF_MEMORY_BASE_HI",
  "regVGT_TF_MEMORY_BASE_HI_BASE_IDX",
  "regVGT_TF_PARAM",
  "regVGT_TF_PARAM_BASE_IDX",
  "regVGT_TF_RING_SIZE",
  "regVGT_TF_RING_SIZE_BASE_IDX",
  "regVIOLATION_DATA_ASYNC_VF_PROG",
  "regVIOLATION_DATA_ASYNC_VF_PROG_BASE_IDX",
  "regWD_CNTL_STATUS",
  "regWD_CNTL_STATUS_BASE_IDX",
  "regWD_ENHANCE",
  "regWD_ENHANCE_BASE_IDX",
  "regWD_QOS",
  "regWD_QOS_BASE_IDX",
  "regWD_UTCL1_CNTL",
  "regWD_UTCL1_CNTL_BASE_IDX",
  "regWD_UTCL1_STATUS",
  "regWD_UTCL1_STATUS_BASE_IDX",
  "struct_IP_BASE",
  "struct_IP_BASE_INSTANCE",
  "struct_SDMA_PKT_ATOMIC_TAG",
  "struct_SDMA_PKT_ATOMIC_TAG_0_0",
  "struct_SDMA_PKT_ATOMIC_TAG_1_0",
  "struct_SDMA_PKT_ATOMIC_TAG_2_0",
  "struct_SDMA_PKT_ATOMIC_TAG_3_0",
  "struct_SDMA_PKT_ATOMIC_TAG_4_0",
  "struct_SDMA_PKT_ATOMIC_TAG_5_0",
  "struct_SDMA_PKT_ATOMIC_TAG_6_0",
  "struct_SDMA_PKT_ATOMIC_TAG_7_0",
  "struct_SDMA_PKT_CONSTANT_FILL_TAG",
  "struct_SDMA_PKT_CONSTANT_FILL_TAG_0_0",
  "struct_SDMA_PKT_CONSTANT_FILL_TAG_1_0",
  "struct_SDMA_PKT_CONSTANT_FILL_TAG_2_0",
  "struct_SDMA_PKT_CONSTANT_FILL_TAG_3_0",
  "struct_SDMA_PKT_CONSTANT_FILL_TAG_4_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_0_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_10_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_11_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_12_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_1_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_2_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_3_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_4_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_5_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_6_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_7_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_8_0",
  "struct_SDMA_PKT_COPY_LINEAR_RECT_TAG_9_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_0_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_1_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_2_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_3_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_4_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_5_0",
  "struct_SDMA_PKT_COPY_LINEAR_TAG_6_0",
  "struct_SDMA_PKT_FENCE_TAG",
  "struct_SDMA_PKT_FENCE_TAG_0_0",
  "struct_SDMA_PKT_FENCE_TAG_1_0",
  "struct_SDMA_PKT_FENCE_TAG_2_0",
  "struct_SDMA_PKT_FENCE_TAG_3_0",
  "struct_SDMA_PKT_GCR_TAG",
  "struct_SDMA_PKT_GCR_TAG_0_0",
  "struct_SDMA_PKT_GCR_TAG_1_0",
  "struct_SDMA_PKT_GCR_TAG_2_0",
  "struct_SDMA_PKT_GCR_TAG_3_0",
  "struct_SDMA_PKT_GCR_TAG_4_0",
  "struct_SDMA_PKT_HDP_FLUSH_TAG",
  "struct_SDMA_PKT_POLL_REGMEM_TAG",
  "struct_SDMA_PKT_POLL_REGMEM_TAG_0_0",
  "struct_SDMA_PKT_POLL_REGMEM_TAG_1_0",
  "struct_SDMA_PKT_POLL_REGMEM_TAG_2_0",
  "struct_SDMA_PKT_POLL_REGMEM_TAG_3_0",
  "struct_SDMA_PKT_POLL_REGMEM_TAG_4_0",
  "struct_SDMA_PKT_POLL_REGMEM_TAG_5_0",
  "struct_SDMA_PKT_TIMESTAMP_TAG",
  "struct_SDMA_PKT_TIMESTAMP_TAG_0_0",
  "struct_SDMA_PKT_TIMESTAMP_TAG_1_0",
  "struct_SDMA_PKT_TIMESTAMP_TAG_2_0",
  "struct_SDMA_PKT_TRAP_TAG",
  "struct_SDMA_PKT_TRAP_TAG_0_0",
  "struct_SDMA_PKT_TRAP_TAG_1_0",
  "union_SDMA_PKT_ATOMIC_TAG_ADDR_HI_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_ADDR_LO_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_HI_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_CMP_DATA_LO_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_HEADER_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_LOOP_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_HI_UNION",
  "union_SDMA_PKT_ATOMIC_TAG_SRC_DATA_LO_UNION",
  "union_SDMA_PKT_CONSTANT_FILL_TAG_COUNT_UNION",
  "union_SDMA_PKT_CONSTANT_FILL_TAG_DATA_UNION",
  "union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_HI_UNION",
  "union_SDMA_PKT_CONSTANT_FILL_TAG_DST_ADDR_LO_UNION",
  "union_SDMA_PKT_CONSTANT_FILL_TAG_HEADER_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_HI_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_ADDR_LO_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_1_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_2_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_DST_PARAMETER_3_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_HEADER_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_1_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_RECT_PARAMETER_2_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_HI_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_ADDR_LO_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_1_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_2_UNION",
  "union_SDMA_PKT_COPY_LINEAR_RECT_TAG_SRC_PARAMETER_3_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_COUNT_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_HI_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_DST_ADDR_LO_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_HEADER_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_PARAMETER_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_HI_UNION",
  "union_SDMA_PKT_COPY_LINEAR_TAG_SRC_ADDR_LO_UNION",
  "union_SDMA_PKT_FENCE_TAG_ADDR_HI_UNION",
  "union_SDMA_PKT_FENCE_TAG_ADDR_LO_UNION",
  "union_SDMA_PKT_FENCE_TAG_DATA_UNION",
  "union_SDMA_PKT_FENCE_TAG_HEADER_UNION",
  "union_SDMA_PKT_GCR_TAG_HEADER_UNION",
  "union_SDMA_PKT_GCR_TAG_WORD1_UNION",
  "union_SDMA_PKT_GCR_TAG_WORD2_UNION",
  "union_SDMA_PKT_GCR_TAG_WORD3_UNION",
  "union_SDMA_PKT_GCR_TAG_WORD4_UNION",
  "union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_HI_UNION",
  "union_SDMA_PKT_POLL_REGMEM_TAG_ADDR_LO_UNION",
  "union_SDMA_PKT_POLL_REGMEM_TAG_DW5_UNION",
  "union_SDMA_PKT_POLL_REGMEM_TAG_HEADER_UNION",
  "union_SDMA_PKT_POLL_REGMEM_TAG_MASK_UNION",
  "union_SDMA_PKT_POLL_REGMEM_TAG_VALUE_UNION",
  "union_SDMA_PKT_TIMESTAMP_TAG_ADDR_HI_UNION",
  "union_SDMA_PKT_TIMESTAMP_TAG_ADDR_LO_UNION",
  "union_SDMA_PKT_TIMESTAMP_TAG_HEADER_UNION",
  "union_SDMA_PKT_TRAP_TAG_HEADER_UNION",
  "union_SDMA_PKT_TRAP_TAG_INT_CONTEXT_UNION",
]
