############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name compress_line "compress_line"
set_directive_interface -mode ap_vld "compress_line" pixels
set_directive_interface -mode ap_memory "compress_line" output
