Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.097,0.659
"Bus Turnaround Time (Slow 900mV 85C Model)",5.438,--
"Core (Slow 900mV 85C Model)",0.258,0.096
"Core Recovery/Removal (Slow 900mV 85C Model)",0.522,0.447
"Read Capture (Slow 900mV 85C Model)",0.192,0.144
"Read Resync (Slow 900mV 85C Model)",2.494,5.188
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.09,0.709
"Bus Turnaround Time (Slow 900mV 0C Model)",5.464,--
"Core (Slow 900mV 0C Model)",0.542,0.142
"Core Recovery/Removal (Slow 900mV 0C Model)",0.76,0.432
"Read Capture (Slow 900mV 0C Model)",0.195,0.147
"Read Resync (Slow 900mV 0C Model)",2.647,5.342
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.064,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.517,--
"Core (Fast 900mV 0C Model)",0.705,0.104
"Core Recovery/Removal (Fast 900mV 0C Model)",2.149,0.258
"Read Capture (Fast 900mV 0C Model)",0.222,0.174
"Read Resync (Fast 900mV 0C Model)",3.025,5.647
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
