// Seed: 3834193442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wand id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = id_3;
  assign id_4 = ~1 !=? id_7;
endmodule
module module_1 #(
    parameter id_12 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  module_0 modCall_1 (
      id_1,
      id_13,
      id_13,
      id_4,
      id_2,
      id_2,
      id_1
  );
  input wire id_14;
  inout wire id_13;
  input wire _id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_17 = id_11;
  logic id_18 = id_11 - 1;
  integer [1 : id_12] id_19;
  ;
endmodule
