

================================================================
== Vitis HLS Report for 'B_IO_L2_in_1_x0'
================================================================
* Date:           Thu Sep  1 21:43:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type  |
    +---------+---------+----------+----------+--------+---------+---------+
    |   491587|  1024067|  1.638 ms|  3.413 ms|  491587|  1024067|     none|
    +---------+---------+----------+----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3  |   491520|  1024000|  60 ~ 125|          -|          -|  8192|        no|
        | + B_IO_L2_in_1_x0_loop_4                                               |       56|       56|         9|          8|          8|     7|       yes|
        | + B_IO_L2_in_1_x0_loop_7                                               |       64|       64|         9|          8|          8|     8|       yes|
        | + B_IO_L2_in_1_x0_loop_9                                               |       56|       56|         9|          8|          8|     7|       yes|
        | + B_IO_L2_in_1_x0_loop_12                                              |       64|       64|         9|          8|          8|     8|       yes|
        |- B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15                       |       64|       64|         2|          1|          1|    64|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      392|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |       16|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      545|     -|
|Register             |        -|      -|     1183|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       16|      0|     1183|      937|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_B_ping_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    |local_B_pong_V_U  |B_IO_L2_in_0_x0_local_B_ping_V  |        8|  0|   0|    0|     8|  512|     1|         4096|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |       16|  0|   0|    0|    16| 1024|     2|         8192|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_686_fu_663_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_687_fu_603_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_688_fu_532_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_689_fu_609_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_690_fu_538_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_691_fu_560_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_638_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_203_fu_578_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_204_fu_448_p2            |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_626_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln1578_1_fu_490_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1578_fu_478_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1579_fu_514_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state34_pp3_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_pp4_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_write_state4    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op183_write_state24   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_read_state25    |       and|   0|  0|   2|           1|           1|
    |icmp_ln870_6_fu_526_p2             |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln870_fu_597_p2               |      icmp|   0|  0|   9|           4|           1|
    |icmp_ln890144_fu_484_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_687_fu_460_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_688_fu_632_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_689_fu_644_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_690_fu_591_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_691_fu_520_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_692_fu_615_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_693_fu_544_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_454_p2               |      icmp|   0|  0|  12|          14|          15|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage7_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_pp2_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state25_pp2_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_pp2_stage3_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state27_pp2_stage4_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_pp2_stage5_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state29_pp2_stage6_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state30_pp2_stage7_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state31_pp2_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage2_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage3_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage4_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage5_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage6_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln1578_fu_466_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1579_1_fu_508_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1579_fu_496_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_566_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln691_6_fu_570_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln691_fu_669_p3             |    select|   0|  0|   4|           1|           1|
    |select_ln890_326_fu_584_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_650_p3             |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp4_iter1            |       xor|   0|  0|   2|           2|           1|
    |arb_fu_555_p2                      |       xor|   0|  0|   2|           2|           1|
    |xor_ln1578_fu_472_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln1579_fu_502_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 392|         195|         152|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  177|         40|    1|         40|
    |ap_done                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |   14|          3|    1|          3|
    |ap_phi_mux_c3_V_6_phi_fu_375_p4   |    9|          2|    4|          8|
    |ap_phi_mux_c3_V_phi_fu_397_p4     |    9|          2|    4|          8|
    |ap_phi_mux_c6_V_13_phi_fu_408_p4  |    9|          2|    4|          8|
    |ap_phi_mux_c6_V_14_phi_fu_386_p4  |    9|          2|    4|          8|
    |ap_phi_mux_c6_V_phi_fu_430_p4     |    9|          2|    4|          8|
    |arb_7_reg_360                     |    9|          2|    1|          2|
    |c2_V_reg_335                      |    9|          2|    6|         12|
    |c3_V_6_reg_371                    |    9|          2|    4|          8|
    |c3_V_reg_393                      |    9|          2|    4|          8|
    |c6_V_13_reg_404                   |    9|          2|    4|          8|
    |c6_V_14_reg_382                   |    9|          2|    4|          8|
    |c6_V_reg_426                      |    9|          2|    4|          8|
    |c7_V_reg_437                      |    9|          2|    4|          8|
    |fifo_B_B_IO_L2_in_1_x013_blk_n    |    9|          2|    1|          2|
    |fifo_B_B_IO_L2_in_2_x014_blk_n    |    9|          2|    1|          2|
    |fifo_B_PE_0_1_x0101_blk_n         |    9|          2|    1|          2|
    |fifo_B_PE_0_1_x0101_din           |   26|          5|  512|       2560|
    |indvar_flatten13_reg_312          |    9|          2|   14|         28|
    |indvar_flatten22_reg_415          |    9|          2|    7|         14|
    |indvar_flatten_reg_323            |    9|          2|   11|         22|
    |local_B_ping_V_address0           |   14|          3|    3|          9|
    |local_B_ping_V_address1           |   49|          9|    3|         27|
    |local_B_pong_V_address1           |   49|          9|    3|         27|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  545|        117|  614|       2848|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+-----+----+-----+-----------+
    |              Name             |  FF | LUT| Bits| Const Bits|
    +-------------------------------+-----+----+-----+-----------+
    |add_ln691_687_reg_841          |    4|   0|    4|          0|
    |add_ln691_688_reg_794          |    4|   0|    4|          0|
    |add_ln691_689_reg_846          |    4|   0|    4|          0|
    |add_ln691_690_reg_799          |    4|   0|    4|          0|
    |add_ln890_204_reg_757          |   14|   0|   14|          0|
    |and_ln1578_1_reg_772           |    1|   0|    1|          0|
    |and_ln1579_reg_781             |    1|   0|    1|          0|
    |ap_CS_fsm                      |   39|   0|   39|          0|
    |ap_done_reg                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0        |    1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1        |    1|   0|    1|          0|
    |arb_7_reg_360                  |    1|   0|    1|          0|
    |c2_V_reg_335                   |    6|   0|    6|          0|
    |c3_V_6_reg_371                 |    4|   0|    4|          0|
    |c3_V_reg_393                   |    4|   0|    4|          0|
    |c6_V_13_reg_404                |    4|   0|    4|          0|
    |c6_V_14_reg_382                |    4|   0|    4|          0|
    |c6_V_reg_426                   |    4|   0|    4|          0|
    |c7_V_reg_437                   |    4|   0|    4|          0|
    |icmp_ln870_6_reg_790           |    1|   0|    1|          0|
    |icmp_ln870_reg_837             |    1|   0|    1|          0|
    |icmp_ln890_687_reg_766         |    1|   0|    1|          0|
    |icmp_ln890_688_reg_870         |    1|   0|    1|          0|
    |icmp_ln890_690_reg_833         |    1|   0|    1|          0|
    |icmp_ln890_691_reg_786         |    1|   0|    1|          0|
    |icmp_ln890_692_reg_851         |    1|   0|    1|          0|
    |icmp_ln890_693_reg_804         |    1|   0|    1|          0|
    |indvar_flatten13_reg_312       |   14|   0|   14|          0|
    |indvar_flatten22_reg_415       |    7|   0|    7|          0|
    |indvar_flatten_reg_323         |   11|   0|   11|          0|
    |intra_trans_en_reg_347         |    1|   0|    1|          0|
    |local_B_ping_V_load_6_reg_813  |  512|   0|  512|          0|
    |local_B_pong_V_load_reg_860    |  512|   0|  512|          0|
    |or_ln1579_reg_777              |    1|   0|    1|          0|
    |select_ln890_reg_874           |    4|   0|    4|          0|
    +-------------------------------+-----+----+-----+-----------+
    |Total                          | 1183|   0| 1183|          0|
    +-------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|           B_IO_L2_in_1_x0|  return value|
|fifo_B_B_IO_L2_in_1_x013_dout     |   in|  512|     ap_fifo|  fifo_B_B_IO_L2_in_1_x013|       pointer|
|fifo_B_B_IO_L2_in_1_x013_empty_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x013|       pointer|
|fifo_B_B_IO_L2_in_1_x013_read     |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_1_x013|       pointer|
|fifo_B_B_IO_L2_in_2_x014_din      |  out|  512|     ap_fifo|  fifo_B_B_IO_L2_in_2_x014|       pointer|
|fifo_B_B_IO_L2_in_2_x014_full_n   |   in|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x014|       pointer|
|fifo_B_B_IO_L2_in_2_x014_write    |  out|    1|     ap_fifo|  fifo_B_B_IO_L2_in_2_x014|       pointer|
|fifo_B_PE_0_1_x0101_din           |  out|  512|     ap_fifo|       fifo_B_PE_0_1_x0101|       pointer|
|fifo_B_PE_0_1_x0101_full_n        |   in|    1|     ap_fifo|       fifo_B_PE_0_1_x0101|       pointer|
|fifo_B_PE_0_1_x0101_write         |  out|    1|     ap_fifo|       fifo_B_PE_0_1_x0101|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9
  * Pipeline-1: initiation interval (II) = 8, depth = 9
  * Pipeline-2: initiation interval (II) = 8, depth = 9
  * Pipeline-3: initiation interval (II) = 8, depth = 9
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 5
  Pipeline-0 : II = 8, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 8, D = 9, States = { 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 8, D = 9, States = { 23 24 25 26 27 28 29 30 31 }
  Pipeline-3 : II = 8, D = 9, States = { 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 1, D = 2, States = { 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 23 42 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 22 13 
13 --> 22 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 13 
22 --> 2 
23 --> 32 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 23 
32 --> 22 33 
33 --> 22 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 33 
42 --> 44 43 
43 --> 42 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_1_x0101, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_2_x014, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_1_x013, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_1_x0101, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_2_x014, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_1_x013, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%local_B_ping_V = alloca i64 1" [./dut.cpp:1565]   --->   Operation 51 'alloca' 'local_B_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr = getelementptr i512 %local_B_ping_V, i64 0, i64 0" [./dut.cpp:1639]   --->   Operation 52 'getelementptr' 'local_B_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_42 = getelementptr i512 %local_B_ping_V, i64 0, i64 1" [./dut.cpp:1639]   --->   Operation 53 'getelementptr' 'local_B_ping_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_43 = getelementptr i512 %local_B_ping_V, i64 0, i64 2" [./dut.cpp:1639]   --->   Operation 54 'getelementptr' 'local_B_ping_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_44 = getelementptr i512 %local_B_ping_V, i64 0, i64 3" [./dut.cpp:1639]   --->   Operation 55 'getelementptr' 'local_B_ping_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_45 = getelementptr i512 %local_B_ping_V, i64 0, i64 4" [./dut.cpp:1639]   --->   Operation 56 'getelementptr' 'local_B_ping_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_46 = getelementptr i512 %local_B_ping_V, i64 0, i64 5" [./dut.cpp:1639]   --->   Operation 57 'getelementptr' 'local_B_ping_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_47 = getelementptr i512 %local_B_ping_V, i64 0, i64 6" [./dut.cpp:1639]   --->   Operation 58 'getelementptr' 'local_B_ping_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_48 = getelementptr i512 %local_B_ping_V, i64 0, i64 7" [./dut.cpp:1639]   --->   Operation 59 'getelementptr' 'local_B_ping_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:1567]   --->   Operation 60 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_41 = getelementptr i512 %local_B_pong_V, i64 0, i64 0" [./dut.cpp:1596]   --->   Operation 61 'getelementptr' 'local_B_pong_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_42 = getelementptr i512 %local_B_pong_V, i64 0, i64 1" [./dut.cpp:1596]   --->   Operation 62 'getelementptr' 'local_B_pong_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_43 = getelementptr i512 %local_B_pong_V, i64 0, i64 2" [./dut.cpp:1596]   --->   Operation 63 'getelementptr' 'local_B_pong_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_44 = getelementptr i512 %local_B_pong_V, i64 0, i64 3" [./dut.cpp:1596]   --->   Operation 64 'getelementptr' 'local_B_pong_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_45 = getelementptr i512 %local_B_pong_V, i64 0, i64 4" [./dut.cpp:1596]   --->   Operation 65 'getelementptr' 'local_B_pong_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_46 = getelementptr i512 %local_B_pong_V, i64 0, i64 5" [./dut.cpp:1596]   --->   Operation 66 'getelementptr' 'local_B_pong_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_47 = getelementptr i512 %local_B_pong_V, i64 0, i64 6" [./dut.cpp:1596]   --->   Operation 67 'getelementptr' 'local_B_pong_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_48 = getelementptr i512 %local_B_pong_V, i64 0, i64 7" [./dut.cpp:1596]   --->   Operation 68 'getelementptr' 'local_B_pong_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln1565 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:1565]   --->   Operation 69 'specmemcore' 'specmemcore_ln1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln1567 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:1567]   --->   Operation 70 'specmemcore' 'specmemcore_ln1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln1578 = br void" [./dut.cpp:1578]   --->   Operation 71 'br' 'br_ln1578' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i14 0, void, i14 %add_ln890_204, void %.loopexit436"   --->   Operation 72 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_326, void %.loopexit436"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691_6, void %.loopexit436"   --->   Operation 74 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit436"   --->   Operation 75 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%arb_7 = phi i1 0, void, i1 %arb, void %.loopexit436"   --->   Operation 76 'phi' 'arb_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln890_204 = add i14 %indvar_flatten13, i14 1"   --->   Operation 77 'add' 'add_ln890_204' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten13, i14 8192"   --->   Operation 78 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split36, void %.preheader.preheader.preheader"   --->   Operation 79 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln890_687 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 82 'icmp' 'icmp_ln890_687' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln1579)   --->   "%or_ln1578 = or i1 %icmp_ln890_687, i1 %intra_trans_en" [./dut.cpp:1578]   --->   Operation 83 'or' 'or_ln1578' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.12ns)   --->   "%xor_ln1578 = xor i1 %icmp_ln890_687, i1 1" [./dut.cpp:1578]   --->   Operation 84 'xor' 'xor_ln1578' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln1579)   --->   "%and_ln1578 = and i1 %arb_7, i1 %xor_ln1578" [./dut.cpp:1578]   --->   Operation 85 'and' 'and_ln1578' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln890144 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 86 'icmp' 'icmp_ln890144' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%and_ln1578_1 = and i1 %icmp_ln890144, i1 %xor_ln1578" [./dut.cpp:1578]   --->   Operation 87 'and' 'and_ln1578_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1579 = or i1 %and_ln1578_1, i1 %or_ln1578" [./dut.cpp:1579]   --->   Operation 89 'or' 'or_ln1579' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln1579)   --->   "%xor_ln1579 = xor i1 %icmp_ln890144, i1 1" [./dut.cpp:1579]   --->   Operation 90 'xor' 'xor_ln1579' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln1579)   --->   "%or_ln1579_1 = or i1 %icmp_ln890_687, i1 %xor_ln1579" [./dut.cpp:1579]   --->   Operation 91 'or' 'or_ln1579_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1579 = and i1 %and_ln1578, i1 %or_ln1579_1" [./dut.cpp:1579]   --->   Operation 92 'and' 'and_ln1579' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln1580 = specloopname void @_ssdm_op_SpecLoopName, void @empty_764" [./dut.cpp:1580]   --->   Operation 93 'specloopname' 'specloopname_ln1580' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln1584 = br i1 %and_ln1579, void %.preheader11.preheader, void %.preheader5.preheader" [./dut.cpp:1584]   --->   Operation 94 'br' 'br_ln1584' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader11"   --->   Operation 95 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln1579)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 96 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln1579)> <Delay = 0.38>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln1680 = br void %.preheader.preheader" [./dut.cpp:1680]   --->   Operation 97 'br' 'br_ln1680' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%c3_V_6 = phi i4 %add_ln691_688, void %.loopexit432, i4 1, void %.preheader11.preheader"   --->   Operation 98 'phi' 'c3_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.65ns)   --->   "%icmp_ln890_691 = icmp_eq  i4 %c3_V_6, i4 8"   --->   Operation 99 'icmp' 'icmp_ln890_691' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln1585 = br i1 %icmp_ln890_691, void %.split26, void" [./dut.cpp:1585]   --->   Operation 101 'br' 'br_ln1585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln870_6 = icmp_eq  i4 %c3_V_6, i4 1"   --->   Operation 102 'icmp' 'icmp_ln870_6' <Predicate = (!icmp_ln890_691)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln1588 = br i1 %icmp_ln870_6, void %.split22.0, void %.split24.0" [./dut.cpp:1588]   --->   Operation 103 'br' 'br_ln1588' <Predicate = (!icmp_ln890_691)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln691_688 = add i4 %c3_V_6, i4 1"   --->   Operation 104 'add' 'add_ln691_688' <Predicate = (!icmp_ln890_691)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln890_691)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_440"   --->   Operation 106 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_691)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_787"   --->   Operation 107 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_691)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'read' 'fifo_B_B_IO_L2_in_1_x013_read_1' <Predicate = (!icmp_ln890_691)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 110 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_1, i3 %local_B_pong_V_addr_41" [./dut.cpp:1596]   --->   Operation 110 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 111 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'fifo_B_B_IO_L2_in_1_x013_read_23' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 113 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'fifo_B_B_IO_L2_in_1_x013_read_16' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_5 : Operation 114 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_16, i3 %local_B_pong_V_addr_42" [./dut.cpp:1596]   --->   Operation 114 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 115 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'fifo_B_B_IO_L2_in_1_x013_read_24' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 116 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 117 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'fifo_B_B_IO_L2_in_1_x013_read_17' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 118 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_17, i3 %local_B_pong_V_addr_43" [./dut.cpp:1596]   --->   Operation 118 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'fifo_B_B_IO_L2_in_1_x013_read_25' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'fifo_B_B_IO_L2_in_1_x013_read_18' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 122 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_18, i3 %local_B_pong_V_addr_44" [./dut.cpp:1596]   --->   Operation 122 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 123 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'fifo_B_B_IO_L2_in_1_x013_read_26' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 125 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'fifo_B_B_IO_L2_in_1_x013_read_19' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_19, i3 %local_B_pong_V_addr_45" [./dut.cpp:1596]   --->   Operation 126 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 127 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'fifo_B_B_IO_L2_in_1_x013_read_27' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 128 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 129 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'read' 'fifo_B_B_IO_L2_in_1_x013_read_20' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_20, i3 %local_B_pong_V_addr_46" [./dut.cpp:1596]   --->   Operation 130 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 131 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'fifo_B_B_IO_L2_in_1_x013_read_28' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 132 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 132 'write' 'write_ln174' <Predicate = (!icmp_ln890_691 & !icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 133 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'fifo_B_B_IO_L2_in_1_x013_read_21' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_21, i3 %local_B_pong_V_addr_47" [./dut.cpp:1596]   --->   Operation 134 'store' 'store_ln1596' <Predicate = (!icmp_ln890_691 & icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 135 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'read' 'fifo_B_B_IO_L2_in_1_x013_read_29' <Predicate = (!icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 136 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (!icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln870_6)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'read' 'fifo_B_B_IO_L2_in_1_x013_read_22' <Predicate = (icmp_ln870_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_11 : Operation 139 [1/1] (1.20ns)   --->   "%store_ln1596 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_22, i3 %local_B_pong_V_addr_48" [./dut.cpp:1596]   --->   Operation 139 'store' 'store_ln1596' <Predicate = (icmp_ln870_6)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit432"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln870_6)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.38>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln1612 = br i1 %or_ln1579, void %.loopexit436, void %.preheader6.preheader" [./dut.cpp:1612]   --->   Operation 141 'br' 'br_ln1612' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader6"   --->   Operation 142 'br' 'br_ln890' <Predicate = (or_ln1579)> <Delay = 0.38>

State 13 <SV = 4> <Delay = 1.20>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%c6_V_14 = phi i4 %add_ln691_690, void %.split30, i4 0, void %.preheader6.preheader"   --->   Operation 143 'phi' 'c6_V_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_690 = add i4 %c6_V_14, i4 1"   --->   Operation 144 'add' 'add_ln691_690' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_693 = icmp_eq  i4 %c6_V_14, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_693' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln1613 = br i1 %icmp_ln890_693, void %.split30, void %.loopexit436.loopexit181" [./dut.cpp:1613]   --->   Operation 147 'br' 'br_ln1613' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln890_80 = zext i4 %c6_V_14"   --->   Operation 148 'zext' 'zext_ln890_80' <Predicate = (!icmp_ln890_693)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_14 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890_80"   --->   Operation 149 'getelementptr' 'local_B_ping_V_addr_14' <Predicate = (!icmp_ln890_693)> <Delay = 0.00>
ST_13 : Operation 150 [2/2] (1.20ns)   --->   "%local_B_ping_V_load_6 = load i3 %local_B_ping_V_addr_14"   --->   Operation 150 'load' 'local_B_ping_V_load_6' <Predicate = (!icmp_ln890_693)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 14 <SV = 5> <Delay = 2.41>
ST_14 : Operation 151 [1/2] (1.20ns)   --->   "%local_B_ping_V_load_6 = load i3 %local_B_ping_V_addr_14"   --->   Operation 151 'load' 'local_B_ping_V_load_6' <Predicate = (!icmp_ln890_693)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 152 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 15 <SV = 6> <Delay = 1.21>
ST_15 : Operation 153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 16 <SV = 7> <Delay = 1.21>
ST_16 : Operation 154 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 17 <SV = 8> <Delay = 1.21>
ST_17 : Operation 155 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 155 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 18 <SV = 9> <Delay = 1.21>
ST_18 : Operation 156 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 156 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 19 <SV = 10> <Delay = 1.21>
ST_19 : Operation 157 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 157 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 20 <SV = 11> <Delay = 1.21>
ST_20 : Operation 158 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 158 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 21 <SV = 12> <Delay = 1.21>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln1613 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1613]   --->   Operation 159 'specpipeline' 'specpipeline_ln1613' <Predicate = (!icmp_ln890_693)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln1613 = specloopname void @_ssdm_op_SpecLoopName, void @empty_101" [./dut.cpp:1613]   --->   Operation 160 'specloopname' 'specloopname_ln1613' <Predicate = (!icmp_ln890_693)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'write' 'write_ln174' <Predicate = (!icmp_ln890_693)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln890_693)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 1.03>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!and_ln1579 & or_ln1579)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit436"   --->   Operation 164 'br' 'br_ln0' <Predicate = (and_ln1579 & or_ln1579)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln1579, i1 1" [./dut.cpp:1672]   --->   Operation 165 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.70ns)   --->   "%add_ln691_691 = add i6 %c2_V, i6 1"   --->   Operation 166 'add' 'add_ln691_691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_6)   --->   "%or_ln691 = or i1 %and_ln1578_1, i1 %icmp_ln890_687"   --->   Operation 167 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691_6 = select i1 %or_ln691, i6 1, i6 %add_ln691_691"   --->   Operation 168 'select' 'select_ln691_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 169 [1/1] (0.73ns)   --->   "%add_ln890_203 = add i11 %indvar_flatten, i11 1"   --->   Operation 169 'add' 'add_ln890_203' <Predicate = (!icmp_ln890_687)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 170 [1/1] (0.30ns)   --->   "%select_ln890_326 = select i1 %icmp_ln890_687, i11 1, i11 %add_ln890_203"   --->   Operation 170 'select' 'select_ln890_326' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 2> <Delay = 0.70>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%c3_V = phi i4 %add_ln691_687, void %.loopexit434, i4 1, void %.preheader5.preheader"   --->   Operation 172 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln890_690 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 173 'icmp' 'icmp_ln890_690' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7"   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln1628 = br i1 %icmp_ln890_690, void %.split16, void" [./dut.cpp:1628]   --->   Operation 175 'br' 'br_ln1628' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %c3_V, i4 1"   --->   Operation 176 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890_690)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln1631 = br i1 %icmp_ln870, void %.split12.0, void %.split14.0" [./dut.cpp:1631]   --->   Operation 177 'br' 'br_ln1631' <Predicate = (!icmp_ln890_690)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.70ns)   --->   "%add_ln691_687 = add i4 %c3_V, i4 1"   --->   Operation 178 'add' 'add_ln691_687' <Predicate = (!icmp_ln890_690)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!icmp_ln890_690)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 2.43>
ST_24 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln1616 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_440"   --->   Operation 180 'specpipeline' 'specpipeline_ln1616' <Predicate = (!icmp_ln890_690)> <Delay = 0.00>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_228"   --->   Operation 181 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890_690)> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'fifo_B_B_IO_L2_in_1_x013_read' <Predicate = (!icmp_ln890_690)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 183 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 183 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_24 : Operation 184 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read, i3 %local_B_ping_V_addr" [./dut.cpp:1639]   --->   Operation 184 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 25 <SV = 4> <Delay = 2.43>
ST_25 : Operation 185 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 185 'read' 'fifo_B_B_IO_L2_in_1_x013_read_9' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 186 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 186 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 187 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'read' 'fifo_B_B_IO_L2_in_1_x013_read_2' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_25 : Operation 188 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_2, i3 %local_B_ping_V_addr_42" [./dut.cpp:1639]   --->   Operation 188 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 26 <SV = 5> <Delay = 2.43>
ST_26 : Operation 189 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 189 'read' 'fifo_B_B_IO_L2_in_1_x013_read_10' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 190 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 190 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 191 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 191 'read' 'fifo_B_B_IO_L2_in_1_x013_read_3' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_26 : Operation 192 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_3, i3 %local_B_ping_V_addr_43" [./dut.cpp:1639]   --->   Operation 192 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 27 <SV = 6> <Delay = 2.43>
ST_27 : Operation 193 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 193 'read' 'fifo_B_B_IO_L2_in_1_x013_read_11' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 194 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 195 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 195 'read' 'fifo_B_B_IO_L2_in_1_x013_read_4' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_27 : Operation 196 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_4, i3 %local_B_ping_V_addr_44" [./dut.cpp:1639]   --->   Operation 196 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 28 <SV = 7> <Delay = 2.43>
ST_28 : Operation 197 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'fifo_B_B_IO_L2_in_1_x013_read_12' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 198 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 198 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 199 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 199 'read' 'fifo_B_B_IO_L2_in_1_x013_read_5' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_28 : Operation 200 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_5, i3 %local_B_ping_V_addr_45" [./dut.cpp:1639]   --->   Operation 200 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 29 <SV = 8> <Delay = 2.43>
ST_29 : Operation 201 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'read' 'fifo_B_B_IO_L2_in_1_x013_read_13' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 202 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 202 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 203 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 203 'read' 'fifo_B_B_IO_L2_in_1_x013_read_6' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_29 : Operation 204 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_6, i3 %local_B_ping_V_addr_46" [./dut.cpp:1639]   --->   Operation 204 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 30 <SV = 9> <Delay = 2.43>
ST_30 : Operation 205 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'fifo_B_B_IO_L2_in_1_x013_read_14' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 206 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 206 'write' 'write_ln174' <Predicate = (!icmp_ln890_690 & !icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 207 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 207 'read' 'fifo_B_B_IO_L2_in_1_x013_read_7' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_30 : Operation 208 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_7, i3 %local_B_ping_V_addr_47" [./dut.cpp:1639]   --->   Operation 208 'store' 'store_ln1639' <Predicate = (!icmp_ln890_690 & icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 31 <SV = 10> <Delay = 2.43>
ST_31 : Operation 209 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 209 'read' 'fifo_B_B_IO_L2_in_1_x013_read_15' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 210 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_2_x014, i512 %fifo_B_B_IO_L2_in_1_x013_read_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'write' 'write_ln174' <Predicate = (!icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_31 : Operation 212 [1/1] (1.21ns)   --->   "%fifo_B_B_IO_L2_in_1_x013_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_1_x013" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 212 'read' 'fifo_B_B_IO_L2_in_1_x013_read_8' <Predicate = (icmp_ln870)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 213 [1/1] (1.20ns)   --->   "%store_ln1639 = store i512 %fifo_B_B_IO_L2_in_1_x013_read_8, i3 %local_B_ping_V_addr_48" [./dut.cpp:1639]   --->   Operation 213 'store' 'store_ln1639' <Predicate = (icmp_ln870)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit434"   --->   Operation 214 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.38>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln1655 = br i1 %or_ln1579, void %.loopexit436, void %.preheader1.preheader" [./dut.cpp:1655]   --->   Operation 215 'br' 'br_ln1655' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1"   --->   Operation 216 'br' 'br_ln890' <Predicate = (or_ln1579)> <Delay = 0.38>

State 33 <SV = 4> <Delay = 1.20>
ST_33 : Operation 217 [1/1] (0.00ns)   --->   "%c6_V_13 = phi i4 %add_ln691_689, void %.split20, i4 0, void %.preheader1.preheader"   --->   Operation 217 'phi' 'c6_V_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln691_689 = add i4 %c6_V_13, i4 1"   --->   Operation 218 'add' 'add_ln691_689' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 219 [1/1] (0.65ns)   --->   "%icmp_ln890_692 = icmp_eq  i4 %c6_V_13, i4 8"   --->   Operation 219 'icmp' 'icmp_ln890_692' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 220 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln1656 = br i1 %icmp_ln890_692, void %.split20, void %.loopexit436.loopexit" [./dut.cpp:1656]   --->   Operation 221 'br' 'br_ln1656' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln890_79 = zext i4 %c6_V_13"   --->   Operation 222 'zext' 'zext_ln890_79' <Predicate = (!icmp_ln890_692)> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i512 %local_B_pong_V, i64 0, i64 %zext_ln890_79"   --->   Operation 223 'getelementptr' 'local_B_pong_V_addr' <Predicate = (!icmp_ln890_692)> <Delay = 0.00>
ST_33 : Operation 224 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr"   --->   Operation 224 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_692)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 34 <SV = 5> <Delay = 2.41>
ST_34 : Operation 225 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr"   --->   Operation 225 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_692)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_34 : Operation 226 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 226 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 35 <SV = 6> <Delay = 1.21>
ST_35 : Operation 227 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 227 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 36 <SV = 7> <Delay = 1.21>
ST_36 : Operation 228 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 228 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 37 <SV = 8> <Delay = 1.21>
ST_37 : Operation 229 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 229 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 38 <SV = 9> <Delay = 1.21>
ST_38 : Operation 230 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 230 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 39 <SV = 10> <Delay = 1.21>
ST_39 : Operation 231 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 231 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 40 <SV = 11> <Delay = 1.21>
ST_40 : Operation 232 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 232 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 41 <SV = 12> <Delay = 1.21>
ST_41 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln1656 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1656]   --->   Operation 233 'specpipeline' 'specpipeline_ln1656' <Predicate = (!icmp_ln890_692)> <Delay = 0.00>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%specloopname_ln1656 = specloopname void @_ssdm_op_SpecLoopName, void @empty_102" [./dut.cpp:1656]   --->   Operation 234 'specloopname' 'specloopname_ln1656' <Predicate = (!icmp_ln890_692)> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 235 'write' 'write_ln174' <Predicate = (!icmp_ln890_692)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 236 'br' 'br_ln0' <Predicate = (!icmp_ln890_692)> <Delay = 0.00>

State 42 <SV = 2> <Delay = 2.25>
ST_42 : Operation 237 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i7 %add_ln890, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 237 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %select_ln890, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 238 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader"   --->   Operation 239 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten22, i7 1"   --->   Operation 240 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.59ns)   --->   "%icmp_ln890_688 = icmp_eq  i7 %indvar_flatten22, i7 64"   --->   Operation 241 'icmp' 'icmp_ln890_688' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_688, void %.preheader, void %.loopexit"   --->   Operation 242 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c6_V, i4 1"   --->   Operation 243 'add' 'add_ln691' <Predicate = (!icmp_ln890_688)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 244 [1/1] (0.65ns)   --->   "%icmp_ln890_689 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 244 'icmp' 'icmp_ln890_689' <Predicate = (!icmp_ln890_688)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 245 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_689, i4 %add_ln691, i4 %c6_V"   --->   Operation 245 'select' 'select_ln890' <Predicate = (!icmp_ln890_688)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %select_ln890"   --->   Operation 246 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_49 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890"   --->   Operation 247 'getelementptr' 'local_B_ping_V_addr_49' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>
ST_42 : Operation 248 [2/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr_49"   --->   Operation 248 'load' 'local_B_ping_V_load' <Predicate = (!icmp_ln890_688)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_42 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln691_686 = add i4 %c7_V, i4 1"   --->   Operation 249 'add' 'add_ln691_686' <Predicate = (!icmp_ln890_688)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 250 [1/1] (0.35ns)   --->   "%select_ln691 = select i1 %icmp_ln890_689, i4 1, i4 %add_ln691_686"   --->   Operation 250 'select' 'select_ln691' <Predicate = (!icmp_ln890_688)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 43 <SV = 3> <Delay = 2.41>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15_str"   --->   Operation 251 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 252 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>
ST_43 : Operation 253 [1/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr_49"   --->   Operation 253 'load' 'local_B_ping_V_load' <Predicate = (!icmp_ln890_688)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln1682 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1682]   --->   Operation 254 'specpipeline' 'specpipeline_ln1682' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln1682 = specloopname void @_ssdm_op_SpecLoopName, void @empty_240" [./dut.cpp:1682]   --->   Operation 255 'specloopname' 'specloopname_ln1682' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_1_x0101, i512 %local_B_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 256 'write' 'write_ln174' <Predicate = (!icmp_ln890_688)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 257 'br' 'br_ln0' <Predicate = (!icmp_ln890_688)> <Delay = 0.00>

State 44 <SV = 3> <Delay = 0.00>
ST_44 : Operation 258 [1/1] (0.00ns)   --->   "%ret_ln1712 = ret" [./dut.cpp:1712]   --->   Operation 258 'ret' 'ret_ln1712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_1_x013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_B_IO_L2_in_2_x014]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_1_x0101]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                  (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                  (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln0                  (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000000000000000000000]
local_B_ping_V                   (alloca           ) [ 001111111111111111111111111111111111111111110]
local_B_ping_V_addr              (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_42           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_43           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_44           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_45           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_46           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_47           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_ping_V_addr_48           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V                   (alloca           ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_41           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_42           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_43           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_44           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_45           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_46           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_47           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
local_B_pong_V_addr_48           (getelementptr    ) [ 001111111111111111111111111111111111111111000]
specmemcore_ln1565               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
specmemcore_ln1567               (specmemcore      ) [ 000000000000000000000000000000000000000000000]
br_ln1578                        (br               ) [ 011111111111111111111111111111111111111111000]
indvar_flatten13                 (phi              ) [ 001000000000000000000000000000000000000000000]
indvar_flatten                   (phi              ) [ 001111111111111111111111111111111111111111000]
c2_V                             (phi              ) [ 001111111111111111111111111111111111111111000]
intra_trans_en                   (phi              ) [ 001000000000000000000000000000000000000000000]
arb_7                            (phi              ) [ 001000000000000000000000000000000000000000000]
add_ln890_204                    (add              ) [ 011111111111111111111111111111111111111111000]
icmp_ln890                       (icmp             ) [ 001111111111111111111111111111111111111111110]
br_ln890                         (br               ) [ 000000000000000000000000000000000000000000000]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
icmp_ln890_687                   (icmp             ) [ 000111111111111111111111111111111111111111000]
or_ln1578                        (or               ) [ 000000000000000000000000000000000000000000000]
xor_ln1578                       (xor              ) [ 000000000000000000000000000000000000000000000]
and_ln1578                       (and              ) [ 000000000000000000000000000000000000000000000]
icmp_ln890144                    (icmp             ) [ 000000000000000000000000000000000000000000000]
and_ln1578_1                     (and              ) [ 000111111111111111111111111111111111111111000]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000000000000000000000]
or_ln1579                        (or               ) [ 000111111111111111111111111111111111111111000]
xor_ln1579                       (xor              ) [ 000000000000000000000000000000000000000000000]
or_ln1579_1                      (or               ) [ 000000000000000000000000000000000000000000000]
and_ln1579                       (and              ) [ 001111111111111111111111111111111111111111000]
specloopname_ln1580              (specloopname     ) [ 000000000000000000000000000000000000000000000]
br_ln1584                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
br_ln1680                        (br               ) [ 001111111111111111111111111111111111111111110]
c3_V_6                           (phi              ) [ 000111111111000000000000000000000000000000000]
icmp_ln890_691                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1585                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870_6                     (icmp             ) [ 000111111111000000000000000000000000000000000]
br_ln1588                        (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691_688                    (add              ) [ 001111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
specpipeline_ln1616              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616              (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_1  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_23 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_16 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_24 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_17 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_25 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_18 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_26 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_19 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_27 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_20 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_28 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_21 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_29 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_22 (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1596                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
br_ln1612                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
c6_V_14                          (phi              ) [ 000000000000010000000000000000000000000000000]
add_ln691_690                    (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_693                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1613                        (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln890_80                    (zext             ) [ 000000000000000000000000000000000000000000000]
local_B_ping_V_addr_14           (getelementptr    ) [ 000000000000001000000000000000000000000000000]
local_B_ping_V_load_6            (load             ) [ 000000000000010111111100000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln1613              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1613              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
arb                              (xor              ) [ 011111111111111111111111111111111111111111000]
add_ln691_691                    (add              ) [ 000000000000000000000000000000000000000000000]
or_ln691                         (or               ) [ 000000000000000000000000000000000000000000000]
select_ln691_6                   (select           ) [ 011111111111111111111111111111111111111111000]
add_ln890_203                    (add              ) [ 000000000000000000000000000000000000000000000]
select_ln890_326                 (select           ) [ 011111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 011111111111111111111111111111111111111111000]
c3_V                             (phi              ) [ 000000000000000000000001111111110000000000000]
icmp_ln890_690                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1628                        (br               ) [ 000000000000000000000000000000000000000000000]
icmp_ln870                       (icmp             ) [ 000000000000000000000001111111110000000000000]
br_ln1631                        (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691_687                    (add              ) [ 001111111111111111111111111111111111111111000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
specpipeline_ln1616              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1616              (specloopname     ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read    (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_9  (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_2  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_10 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_3  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_11 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_4  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_12 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_5  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_13 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_6  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_14 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_7  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_15 (read             ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
fifo_B_B_IO_L2_in_1_x013_read_8  (read             ) [ 000000000000000000000000000000000000000000000]
store_ln1639                     (store            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000000000000000000000]
br_ln1655                        (br               ) [ 000000000000000000000000000000000000000000000]
br_ln890                         (br               ) [ 001111111111111111111111111111111111111111000]
c6_V_13                          (phi              ) [ 000000000000000000000000000000000100000000000]
add_ln691_689                    (add              ) [ 001111111111111111111111111111111111111111000]
icmp_ln890_692                   (icmp             ) [ 001111111111111111111111111111111111111111000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
br_ln1656                        (br               ) [ 000000000000000000000000000000000000000000000]
zext_ln890_79                    (zext             ) [ 000000000000000000000000000000000000000000000]
local_B_pong_V_addr              (getelementptr    ) [ 000000000000000000000000000000000010000000000]
local_B_pong_V_load              (load             ) [ 000000000000000000000000000000000101111111000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln1656              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1656              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 001111111111111111111111111111111111111111000]
indvar_flatten22                 (phi              ) [ 000000000000000000000000000000000000000000100]
c6_V                             (phi              ) [ 000000000000000000000000000000000000000000100]
c7_V                             (phi              ) [ 000000000000000000000000000000000000000000100]
add_ln890                        (add              ) [ 001000000000000000000000000000000000000000110]
icmp_ln890_688                   (icmp             ) [ 000000000000000000000000000000000000000000110]
br_ln890                         (br               ) [ 000000000000000000000000000000000000000000000]
add_ln691                        (add              ) [ 000000000000000000000000000000000000000000000]
icmp_ln890_689                   (icmp             ) [ 000000000000000000000000000000000000000000000]
select_ln890                     (select           ) [ 001000000000000000000000000000000000000000110]
zext_ln890                       (zext             ) [ 000000000000000000000000000000000000000000000]
local_B_ping_V_addr_49           (getelementptr    ) [ 000000000000000000000000000000000000000000110]
add_ln691_686                    (add              ) [ 000000000000000000000000000000000000000000000]
select_ln691                     (select           ) [ 001000000000000000000000000000000000000000110]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000000000000000000000]
speclooptripcount_ln0            (speclooptripcount) [ 000000000000000000000000000000000000000000000]
local_B_ping_V_load              (load             ) [ 000000000000000000000000000000000000000000000]
specpipeline_ln1682              (specpipeline     ) [ 000000000000000000000000000000000000000000000]
specloopname_ln1682              (specloopname     ) [ 000000000000000000000000000000000000000000000]
write_ln174                      (write            ) [ 000000000000000000000000000000000000000000000]
br_ln0                           (br               ) [ 001000000000000000000000000000000000000000110]
ret_ln1712                       (ret              ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_1_x013">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_1_x013"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_B_IO_L2_in_2_x014">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_2_x014"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_PE_0_1_x0101">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_1_x0101"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_641"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_440"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_1_x0_loop_1_B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_1_x0_loop_2_B_IO_L2_in_1_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_764"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_787"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_101"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_228"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_102"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_1_x0_loop_14_B_IO_L2_in_1_x0_loop_15_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_240"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="local_B_ping_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="local_B_pong_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="512" slack="0"/>
<pin id="122" dir="0" index="1" bw="512" slack="0"/>
<pin id="123" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fifo_B_B_IO_L2_in_1_x013_read_1/4 fifo_B_B_IO_L2_in_1_x013_read_23/5 fifo_B_B_IO_L2_in_1_x013_read_16/5 fifo_B_B_IO_L2_in_1_x013_read_24/6 fifo_B_B_IO_L2_in_1_x013_read_17/6 fifo_B_B_IO_L2_in_1_x013_read_25/7 fifo_B_B_IO_L2_in_1_x013_read_18/7 fifo_B_B_IO_L2_in_1_x013_read_26/8 fifo_B_B_IO_L2_in_1_x013_read_19/8 fifo_B_B_IO_L2_in_1_x013_read_27/9 fifo_B_B_IO_L2_in_1_x013_read_20/9 fifo_B_B_IO_L2_in_1_x013_read_28/10 fifo_B_B_IO_L2_in_1_x013_read_21/10 fifo_B_B_IO_L2_in_1_x013_read_29/11 fifo_B_B_IO_L2_in_1_x013_read_22/11 fifo_B_B_IO_L2_in_1_x013_read/24 fifo_B_B_IO_L2_in_1_x013_read_9/25 fifo_B_B_IO_L2_in_1_x013_read_2/25 fifo_B_B_IO_L2_in_1_x013_read_10/26 fifo_B_B_IO_L2_in_1_x013_read_3/26 fifo_B_B_IO_L2_in_1_x013_read_11/27 fifo_B_B_IO_L2_in_1_x013_read_4/27 fifo_B_B_IO_L2_in_1_x013_read_12/28 fifo_B_B_IO_L2_in_1_x013_read_5/28 fifo_B_B_IO_L2_in_1_x013_read_13/29 fifo_B_B_IO_L2_in_1_x013_read_6/29 fifo_B_B_IO_L2_in_1_x013_read_14/30 fifo_B_B_IO_L2_in_1_x013_read_7/30 fifo_B_B_IO_L2_in_1_x013_read_15/31 fifo_B_B_IO_L2_in_1_x013_read_8/31 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="0" index="2" bw="512" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 write_ln174/24 write_ln174/25 write_ln174/26 write_ln174/27 write_ln174/28 write_ln174/29 write_ln174/30 write_ln174/31 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="512" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/14 write_ln174/15 write_ln174/16 write_ln174/17 write_ln174/18 write_ln174/19 write_ln174/20 write_ln174/21 write_ln174/34 write_ln174/35 write_ln174/36 write_ln174/37 write_ln174/38 write_ln174/39 write_ln174/40 write_ln174/41 write_ln174/43 "/>
</bind>
</comp>

<comp id="141" class="1004" name="local_B_ping_V_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="512" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_B_ping_V_addr_42_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_42/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="local_B_ping_V_addr_43_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="512" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_43/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="local_B_ping_V_addr_44_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="512" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_44/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="local_B_ping_V_addr_45_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_45/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="local_B_ping_V_addr_46_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="512" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_46/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="local_B_ping_V_addr_47_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="512" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_47/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="local_B_ping_V_addr_48_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="512" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_48/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="local_B_pong_V_addr_41_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="512" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_41/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="local_B_pong_V_addr_42_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="512" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_42/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="local_B_pong_V_addr_43_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="512" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_43/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="local_B_pong_V_addr_44_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="512" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_44/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="local_B_pong_V_addr_45_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="512" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_45/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="local_B_pong_V_addr_46_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="3" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_46/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="local_B_pong_V_addr_47_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="512" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_47/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="local_B_pong_V_addr_48_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="512" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="4" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_48/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="3"/>
<pin id="274" dir="0" index="4" bw="3" slack="0"/>
<pin id="275" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="512" slack="0"/>
<pin id="277" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1596/4 store_ln1596/5 store_ln1596/6 store_ln1596/7 store_ln1596/8 store_ln1596/9 store_ln1596/10 store_ln1596/11 local_B_pong_V_load/33 "/>
</bind>
</comp>

<comp id="279" class="1004" name="local_B_ping_V_addr_14_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_14/13 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="0" slack="3"/>
<pin id="292" dir="0" index="4" bw="3" slack="0"/>
<pin id="293" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="512" slack="0"/>
<pin id="295" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_B_ping_V_load_6/13 store_ln1639/24 store_ln1639/25 store_ln1639/26 store_ln1639/27 store_ln1639/28 store_ln1639/29 store_ln1639/30 store_ln1639/31 local_B_ping_V_load/42 "/>
</bind>
</comp>

<comp id="297" class="1004" name="local_B_pong_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="4" slack="0"/>
<pin id="301" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr/33 "/>
</bind>
</comp>

<comp id="305" class="1004" name="local_B_ping_V_addr_49_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_49/42 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten13_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="14" slack="1"/>
<pin id="314" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="indvar_flatten13_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="14" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="indvar_flatten_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="indvar_flatten_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="11" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="c2_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="c2_V_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="6" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="intra_trans_en_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="intra_trans_en_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="arb_7_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_7 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="arb_7_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_7/2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="c3_V_6_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V_6 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="c3_V_6_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_6/3 "/>
</bind>
</comp>

<comp id="382" class="1005" name="c6_V_14_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="1"/>
<pin id="384" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_14 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="c6_V_14_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="1" slack="1"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_14/13 "/>
</bind>
</comp>

<comp id="393" class="1005" name="c3_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="c3_V_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/23 "/>
</bind>
</comp>

<comp id="404" class="1005" name="c6_V_13_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_13 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="c6_V_13_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="1" slack="1"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_13/33 "/>
</bind>
</comp>

<comp id="415" class="1005" name="indvar_flatten22_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="1"/>
<pin id="417" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="indvar_flatten22_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/42 "/>
</bind>
</comp>

<comp id="426" class="1005" name="c6_V_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="c6_V_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/42 "/>
</bind>
</comp>

<comp id="437" class="1005" name="c7_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="c7_V_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="1" slack="1"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/42 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln890_204_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_204/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln890_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="0" index="1" bw="14" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln890_687_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_687/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln1578_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1578/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln1578_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1578/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln1578_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1578/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln890144_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890144/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln1578_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1578_1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln1579_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1579/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln1579_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1579/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln1579_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1579_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln1579_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1579/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln890_691_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_691/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln870_6_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870_6/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln691_688_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_688/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln691_690_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_690/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln890_693_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_693/13 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln890_80_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_80/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="arb_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="4"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/22 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln691_691_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="4"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_691/22 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln691_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="4"/>
<pin id="568" dir="0" index="1" bw="1" slack="4"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/22 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln691_6_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="6" slack="0"/>
<pin id="573" dir="0" index="2" bw="6" slack="0"/>
<pin id="574" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691_6/22 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln890_203_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="4"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_203/22 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln890_326_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="4"/>
<pin id="586" dir="0" index="1" bw="11" slack="0"/>
<pin id="587" dir="0" index="2" bw="11" slack="0"/>
<pin id="588" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_326/22 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln890_690_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="4" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_690/23 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln870_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/23 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln691_687_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_687/23 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln691_689_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_689/33 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln890_692_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="4" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_692/33 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln890_79_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_79/33 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln890_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/42 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln890_688_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="0"/>
<pin id="634" dir="0" index="1" bw="7" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_688/42 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln691_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/42 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln890_689_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="4" slack="0"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_689/42 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln890_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="4" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/42 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln890_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="4" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/42 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln691_686_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_686/42 "/>
</bind>
</comp>

<comp id="669" class="1004" name="select_ln691_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="4" slack="0"/>
<pin id="672" dir="0" index="2" bw="4" slack="0"/>
<pin id="673" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/42 "/>
</bind>
</comp>

<comp id="677" class="1005" name="local_B_ping_V_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="3"/>
<pin id="679" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="local_B_ping_V_addr_42_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="4"/>
<pin id="684" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_42 "/>
</bind>
</comp>

<comp id="687" class="1005" name="local_B_ping_V_addr_43_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="5"/>
<pin id="689" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_43 "/>
</bind>
</comp>

<comp id="692" class="1005" name="local_B_ping_V_addr_44_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="6"/>
<pin id="694" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_44 "/>
</bind>
</comp>

<comp id="697" class="1005" name="local_B_ping_V_addr_45_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="7"/>
<pin id="699" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_45 "/>
</bind>
</comp>

<comp id="702" class="1005" name="local_B_ping_V_addr_46_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="8"/>
<pin id="704" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_46 "/>
</bind>
</comp>

<comp id="707" class="1005" name="local_B_ping_V_addr_47_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="9"/>
<pin id="709" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_47 "/>
</bind>
</comp>

<comp id="712" class="1005" name="local_B_ping_V_addr_48_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="10"/>
<pin id="714" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_48 "/>
</bind>
</comp>

<comp id="717" class="1005" name="local_B_pong_V_addr_41_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="3"/>
<pin id="719" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_41 "/>
</bind>
</comp>

<comp id="722" class="1005" name="local_B_pong_V_addr_42_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="4"/>
<pin id="724" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_42 "/>
</bind>
</comp>

<comp id="727" class="1005" name="local_B_pong_V_addr_43_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="3" slack="5"/>
<pin id="729" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_43 "/>
</bind>
</comp>

<comp id="732" class="1005" name="local_B_pong_V_addr_44_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="6"/>
<pin id="734" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_44 "/>
</bind>
</comp>

<comp id="737" class="1005" name="local_B_pong_V_addr_45_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="7"/>
<pin id="739" dir="1" index="1" bw="3" slack="7"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_45 "/>
</bind>
</comp>

<comp id="742" class="1005" name="local_B_pong_V_addr_46_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="8"/>
<pin id="744" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_46 "/>
</bind>
</comp>

<comp id="747" class="1005" name="local_B_pong_V_addr_47_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="9"/>
<pin id="749" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_47 "/>
</bind>
</comp>

<comp id="752" class="1005" name="local_B_pong_V_addr_48_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="10"/>
<pin id="754" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_48 "/>
</bind>
</comp>

<comp id="757" class="1005" name="add_ln890_204_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="14" slack="0"/>
<pin id="759" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_204 "/>
</bind>
</comp>

<comp id="762" class="1005" name="icmp_ln890_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_ln890_687_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="4"/>
<pin id="768" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln890_687 "/>
</bind>
</comp>

<comp id="772" class="1005" name="and_ln1578_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="4"/>
<pin id="774" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1578_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="or_ln1579_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="2"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1579 "/>
</bind>
</comp>

<comp id="781" class="1005" name="and_ln1579_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1579 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln890_691_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_691 "/>
</bind>
</comp>

<comp id="790" class="1005" name="icmp_ln870_6_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870_6 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln691_688_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="4" slack="0"/>
<pin id="796" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_688 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln691_690_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="4" slack="0"/>
<pin id="801" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_690 "/>
</bind>
</comp>

<comp id="804" class="1005" name="icmp_ln890_693_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_693 "/>
</bind>
</comp>

<comp id="808" class="1005" name="local_B_ping_V_addr_14_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="3" slack="1"/>
<pin id="810" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_14 "/>
</bind>
</comp>

<comp id="813" class="1005" name="local_B_ping_V_load_6_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="512" slack="1"/>
<pin id="815" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_load_6 "/>
</bind>
</comp>

<comp id="818" class="1005" name="arb_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="823" class="1005" name="select_ln691_6_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="1"/>
<pin id="825" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln691_6 "/>
</bind>
</comp>

<comp id="828" class="1005" name="select_ln890_326_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="11" slack="1"/>
<pin id="830" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890_326 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln890_690_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_690 "/>
</bind>
</comp>

<comp id="837" class="1005" name="icmp_ln870_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="841" class="1005" name="add_ln691_687_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="0"/>
<pin id="843" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_687 "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln691_689_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="4" slack="0"/>
<pin id="848" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_689 "/>
</bind>
</comp>

<comp id="851" class="1005" name="icmp_ln890_692_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_692 "/>
</bind>
</comp>

<comp id="855" class="1005" name="local_B_pong_V_addr_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="3" slack="1"/>
<pin id="857" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr "/>
</bind>
</comp>

<comp id="860" class="1005" name="local_B_pong_V_load_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="512" slack="1"/>
<pin id="862" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln890_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="7" slack="0"/>
<pin id="867" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln890_688_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_688 "/>
</bind>
</comp>

<comp id="874" class="1005" name="select_ln890_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="4" slack="0"/>
<pin id="876" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="879" class="1005" name="local_B_ping_V_addr_49_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="3" slack="1"/>
<pin id="881" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_49 "/>
</bind>
</comp>

<comp id="884" class="1005" name="select_ln691_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="4" slack="0"/>
<pin id="886" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="112" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="112" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="112" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="112" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="112" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="112" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="112" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="202"><net_src comp="112" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="116" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="116" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="116" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="116" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="116" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="116" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="116" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="266"><net_src comp="116" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="278"><net_src comp="120" pin="2"/><net_sink comp="269" pin=4"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="285" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="120" pin="2"/><net_sink comp="285" pin=4"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="269" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="327" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="347" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="385"><net_src comp="84" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="70" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="418"><net_src comp="98" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="429"><net_src comp="84" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="440"><net_src comp="84" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="316" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="50" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="316" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="52" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="327" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="352" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="364" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="339" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="472" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="466" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="484" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="460" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="478" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="375" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="375" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="70" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="375" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="70" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="386" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="70" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="386" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="72" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="386" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="335" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="90" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="560" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="323" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="92" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="589"><net_src comp="92" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="578" pin="2"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="397" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="72" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="397" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="70" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="397" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="70" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="408" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="70" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="408" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="408" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="630"><net_src comp="419" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="100" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="419" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="102" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="430" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="70" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="441" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="72" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="430" pin="4"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="667"><net_src comp="441" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="70" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="674"><net_src comp="644" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="675"><net_src comp="70" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="669" pin=2"/></net>

<net id="680"><net_src comp="141" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="685"><net_src comp="149" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="690"><net_src comp="157" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="695"><net_src comp="165" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="700"><net_src comp="173" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="705"><net_src comp="181" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="710"><net_src comp="189" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="715"><net_src comp="197" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="720"><net_src comp="205" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="725"><net_src comp="213" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="730"><net_src comp="221" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="735"><net_src comp="229" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="740"><net_src comp="237" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="745"><net_src comp="245" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="750"><net_src comp="253" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="755"><net_src comp="261" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="760"><net_src comp="448" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="765"><net_src comp="454" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="460" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="775"><net_src comp="490" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="780"><net_src comp="496" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="514" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="789"><net_src comp="520" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="526" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="532" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="802"><net_src comp="538" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="807"><net_src comp="544" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="279" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="816"><net_src comp="285" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="821"><net_src comp="555" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="826"><net_src comp="570" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="831"><net_src comp="584" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="836"><net_src comp="591" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="597" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="603" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="849"><net_src comp="609" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="854"><net_src comp="615" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="297" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="863"><net_src comp="269" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="868"><net_src comp="626" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="873"><net_src comp="632" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="650" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="882"><net_src comp="305" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="887"><net_src comp="669" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="441" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_B_IO_L2_in_2_x014 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
	Port: fifo_B_PE_0_1_x0101 | {14 15 16 17 18 19 20 21 34 35 36 37 38 39 40 41 43 }
 - Input state : 
	Port: B_IO_L2_in_1_x0 : fifo_B_B_IO_L2_in_1_x013 | {4 5 6 7 8 9 10 11 24 25 26 27 28 29 30 31 }
  - Chain level:
	State 1
		local_B_ping_V_addr : 1
		local_B_ping_V_addr_42 : 1
		local_B_ping_V_addr_43 : 1
		local_B_ping_V_addr_44 : 1
		local_B_ping_V_addr_45 : 1
		local_B_ping_V_addr_46 : 1
		local_B_ping_V_addr_47 : 1
		local_B_ping_V_addr_48 : 1
		local_B_pong_V_addr_41 : 1
		local_B_pong_V_addr_42 : 1
		local_B_pong_V_addr_43 : 1
		local_B_pong_V_addr_44 : 1
		local_B_pong_V_addr_45 : 1
		local_B_pong_V_addr_46 : 1
		local_B_pong_V_addr_47 : 1
		local_B_pong_V_addr_48 : 1
		specmemcore_ln1565 : 1
		specmemcore_ln1567 : 1
	State 2
		add_ln890_204 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_687 : 1
		or_ln1578 : 2
		xor_ln1578 : 2
		and_ln1578 : 2
		icmp_ln890144 : 1
		and_ln1578_1 : 2
		or_ln1579 : 2
		xor_ln1579 : 2
		or_ln1579_1 : 2
		and_ln1579 : 2
		br_ln1584 : 2
	State 3
		icmp_ln890_691 : 1
		br_ln1585 : 2
		icmp_ln870_6 : 1
		br_ln1588 : 2
		add_ln691_688 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		add_ln691_690 : 1
		icmp_ln890_693 : 1
		br_ln1613 : 2
		zext_ln890_80 : 1
		local_B_ping_V_addr_14 : 2
		local_B_ping_V_load_6 : 3
	State 14
		write_ln174 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		select_ln890_326 : 1
	State 23
		icmp_ln890_690 : 1
		br_ln1628 : 2
		icmp_ln870 : 1
		br_ln1631 : 2
		add_ln691_687 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		add_ln691_689 : 1
		icmp_ln890_692 : 1
		br_ln1656 : 2
		zext_ln890_79 : 1
		local_B_pong_V_addr : 2
		local_B_pong_V_load : 3
	State 34
		write_ln174 : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		add_ln890 : 1
		icmp_ln890_688 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln890_689 : 1
		select_ln890 : 2
		zext_ln890 : 3
		local_B_ping_V_addr_49 : 4
		local_B_ping_V_load : 5
		add_ln691_686 : 1
		select_ln691 : 2
	State 43
		write_ln174 : 1
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   add_ln890_204_fu_448  |    0    |    21   |
|          |   add_ln691_688_fu_532  |    0    |    12   |
|          |   add_ln691_690_fu_538  |    0    |    12   |
|          |   add_ln691_691_fu_560  |    0    |    13   |
|    add   |   add_ln890_203_fu_578  |    0    |    18   |
|          |   add_ln691_687_fu_603  |    0    |    12   |
|          |   add_ln691_689_fu_609  |    0    |    12   |
|          |     add_ln890_fu_626    |    0    |    14   |
|          |     add_ln691_fu_638    |    0    |    12   |
|          |   add_ln691_686_fu_663  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln890_fu_454    |    0    |    12   |
|          |  icmp_ln890_687_fu_460  |    0    |    11   |
|          |   icmp_ln890144_fu_484  |    0    |    10   |
|          |  icmp_ln890_691_fu_520  |    0    |    9    |
|          |   icmp_ln870_6_fu_526   |    0    |    9    |
|   icmp   |  icmp_ln890_693_fu_544  |    0    |    9    |
|          |  icmp_ln890_690_fu_591  |    0    |    9    |
|          |    icmp_ln870_fu_597    |    0    |    9    |
|          |  icmp_ln890_692_fu_615  |    0    |    9    |
|          |  icmp_ln890_688_fu_632  |    0    |    10   |
|          |  icmp_ln890_689_fu_644  |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |  select_ln691_6_fu_570  |    0    |    6    |
|  select  | select_ln890_326_fu_584 |    0    |    11   |
|          |   select_ln890_fu_650   |    0    |    4    |
|          |   select_ln691_fu_669   |    0    |    4    |
|----------|-------------------------|---------|---------|
|          |     or_ln1578_fu_466    |    0    |    2    |
|    or    |     or_ln1579_fu_496    |    0    |    2    |
|          |    or_ln1579_1_fu_508   |    0    |    2    |
|          |     or_ln691_fu_566     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    xor_ln1578_fu_472    |    0    |    2    |
|    xor   |    xor_ln1579_fu_502    |    0    |    2    |
|          |        arb_fu_555       |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    and_ln1578_fu_478    |    0    |    2    |
|    and   |   and_ln1578_1_fu_490   |    0    |    2    |
|          |    and_ln1579_fu_514    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |     grp_read_fu_120     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_126    |    0    |    0    |
|          |     grp_write_fu_134    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   zext_ln890_80_fu_550  |    0    |    0    |
|   zext   |   zext_ln890_79_fu_621  |    0    |    0    |
|          |    zext_ln890_fu_658    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   289   |
|----------|-------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_ping_V|    8   |    0   |    0   |
|local_B_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln691_687_reg_841    |    4   |
|     add_ln691_688_reg_794    |    4   |
|     add_ln691_689_reg_846    |    4   |
|     add_ln691_690_reg_799    |    4   |
|     add_ln890_204_reg_757    |   14   |
|       add_ln890_reg_865      |    7   |
|     and_ln1578_1_reg_772     |    1   |
|      and_ln1579_reg_781      |    1   |
|         arb_7_reg_360        |    1   |
|          arb_reg_818         |    1   |
|         c2_V_reg_335         |    6   |
|        c3_V_6_reg_371        |    4   |
|         c3_V_reg_393         |    4   |
|        c6_V_13_reg_404       |    4   |
|        c6_V_14_reg_382       |    4   |
|         c6_V_reg_426         |    4   |
|         c7_V_reg_437         |    4   |
|     icmp_ln870_6_reg_790     |    1   |
|      icmp_ln870_reg_837      |    1   |
|    icmp_ln890_687_reg_766    |    1   |
|    icmp_ln890_688_reg_870    |    1   |
|    icmp_ln890_690_reg_833    |    1   |
|    icmp_ln890_691_reg_786    |    1   |
|    icmp_ln890_692_reg_851    |    1   |
|    icmp_ln890_693_reg_804    |    1   |
|      icmp_ln890_reg_762      |    1   |
|   indvar_flatten13_reg_312   |   14   |
|   indvar_flatten22_reg_415   |    7   |
|    indvar_flatten_reg_323    |   11   |
|    intra_trans_en_reg_347    |    1   |
|local_B_ping_V_addr_14_reg_808|    3   |
|local_B_ping_V_addr_42_reg_682|    3   |
|local_B_ping_V_addr_43_reg_687|    3   |
|local_B_ping_V_addr_44_reg_692|    3   |
|local_B_ping_V_addr_45_reg_697|    3   |
|local_B_ping_V_addr_46_reg_702|    3   |
|local_B_ping_V_addr_47_reg_707|    3   |
|local_B_ping_V_addr_48_reg_712|    3   |
|local_B_ping_V_addr_49_reg_879|    3   |
|  local_B_ping_V_addr_reg_677 |    3   |
| local_B_ping_V_load_6_reg_813|   512  |
|local_B_pong_V_addr_41_reg_717|    3   |
|local_B_pong_V_addr_42_reg_722|    3   |
|local_B_pong_V_addr_43_reg_727|    3   |
|local_B_pong_V_addr_44_reg_732|    3   |
|local_B_pong_V_addr_45_reg_737|    3   |
|local_B_pong_V_addr_46_reg_742|    3   |
|local_B_pong_V_addr_47_reg_747|    3   |
|local_B_pong_V_addr_48_reg_752|    3   |
|  local_B_pong_V_addr_reg_855 |    3   |
|  local_B_pong_V_load_reg_860 |   512  |
|       or_ln1579_reg_777      |    1   |
|    select_ln691_6_reg_823    |    6   |
|     select_ln691_reg_884     |    4   |
|   select_ln890_326_reg_828   |   11   |
|     select_ln890_reg_874     |    4   |
+------------------------------+--------+
|             Total            |  1220  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_134    |  p2  |   4  |  512 |  2048  ||    20   |
|    grp_access_fu_269   |  p0  |   2  |   3  |    6   ||    9    |
|    grp_access_fu_269   |  p2  |   8  |   0  |    0   ||    43   |
|    grp_access_fu_285   |  p0  |   4  |   3  |   12   ||    20   |
|    grp_access_fu_285   |  p2  |   8  |   0  |    0   ||    43   |
| indvar_flatten_reg_323 |  p0  |   2  |  11  |   22   ||    9    |
|      c2_V_reg_335      |  p0  |   2  |   6  |   12   ||    9    |
| intra_trans_en_reg_347 |  p0  |   2  |   1  |    2   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  2102  || 3.62171 ||   153   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   289  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   153  |
|  Register |    -   |    -   |  1220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |  1220  |   442  |
+-----------+--------+--------+--------+--------+
