

================================================================
== Vitis HLS Report for 'txEngMemAccessBreakdown'
================================================================
* Date:           Sat Mar 18 14:39:08 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.271 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.542 ns|  6.542 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      221|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       70|    -|
|Register             |        -|     -|      163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      163|      291|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ret_fu_142_p2                     |         +|   0|  0|  31|          24|          24|
    |len_V_1_fu_164_p2                 |         -|   0|  0|  23|           1|          16|
    |len_V_fu_215_p2                   |         -|   0|  0|  23|          16|          16|
    |ap_condition_189                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_197                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_218                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op52_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_66_p3          |       and|   0|  0|  32|           1|           0|
    |icmp_ln1080_fu_148_p2             |      icmp|   0|  0|  16|          24|          19|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln173_fu_196_p2                |        or|   0|  0|  64|          64|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 221|         146|         124|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                 |   9|          2|    1|          2|
    |m_axis_txread_cmd_TDATA_blk_n           |   9|          2|    1|          2|
    |m_axis_txread_cmd_TDATA_int_regslice    |  20|          4|   72|        288|
    |memAccessBreakdown2txPkgStitcher_blk_n  |   9|          2|    1|          2|
    |memAccessBreakdown2txPkgStitcher_din    |  14|          3|    1|          3|
    |txMetaloader2memAccessBreakdown_blk_n   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  70|         15|   77|        299|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |cmd_bbt_V_1                                       |  16|   0|   16|          0|
    |icmp_ln1080_reg_256                               |   1|   0|    1|          0|
    |icmp_ln1080_reg_256_pp0_iter1_reg                 |   1|   0|    1|          0|
    |len_V_1_reg_260                                   |  16|   0|   16|          0|
    |lengthFirstAccess_V                               |  16|   0|   16|          0|
    |p_Val2_s_reg_251                                  |  32|   0|   32|          0|
    |tmp_i_reg_242                                     |   1|   0|    1|          0|
    |tmp_i_reg_242_pp0_iter1_reg                       |   1|   0|    1|          0|
    |txEngBreakdownState_V                             |   1|   0|    1|          0|
    |txEngBreakdownState_V_load_reg_238                |   1|   0|    1|          0|
    |txEngBreakdownState_V_load_reg_238_pp0_iter1_reg  |   1|   0|    1|          0|
    |txMetaloader2memAccessBreakdown_read_reg_246      |  72|   0|   72|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 163|   0|  163|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|txMetaloader2memAccessBreakdown_dout     |   in|   72|     ap_fifo|   txMetaloader2memAccessBreakdown|       pointer|
|txMetaloader2memAccessBreakdown_empty_n  |   in|    1|     ap_fifo|   txMetaloader2memAccessBreakdown|       pointer|
|txMetaloader2memAccessBreakdown_read     |  out|    1|     ap_fifo|   txMetaloader2memAccessBreakdown|       pointer|
|memAccessBreakdown2txPkgStitcher_din     |  out|    1|     ap_fifo|  memAccessBreakdown2txPkgStitcher|       pointer|
|memAccessBreakdown2txPkgStitcher_full_n  |   in|    1|     ap_fifo|  memAccessBreakdown2txPkgStitcher|       pointer|
|memAccessBreakdown2txPkgStitcher_write   |  out|    1|     ap_fifo|  memAccessBreakdown2txPkgStitcher|       pointer|
|m_axis_txread_cmd_TREADY                 |   in|    1|        axis|                 m_axis_txread_cmd|       pointer|
|m_axis_txread_cmd_TDATA                  |  out|   72|        axis|                 m_axis_txread_cmd|       pointer|
|m_axis_txread_cmd_TVALID                 |  out|    1|        axis|                 m_axis_txread_cmd|       pointer|
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+

