/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  reg [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [27:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  reg [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_15z ? celloutsig_0_0z : in_data[5];
  assign celloutsig_0_32z = celloutsig_0_1z ? celloutsig_0_11z[3] : celloutsig_0_20z;
  assign celloutsig_0_40z = celloutsig_0_30z[1] ? celloutsig_0_35z[1] : celloutsig_0_35z[2];
  assign celloutsig_0_41z = celloutsig_0_36z ? celloutsig_0_27z[21] : celloutsig_0_25z;
  assign celloutsig_0_43z = celloutsig_0_34z ? celloutsig_0_12z : celloutsig_0_4z[0];
  assign celloutsig_0_49z = celloutsig_0_43z ? celloutsig_0_26z : celloutsig_0_20z;
  assign celloutsig_0_8z = celloutsig_0_1z ? celloutsig_0_2z : celloutsig_0_6z;
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_1z[4] : celloutsig_1_3z[11];
  assign celloutsig_1_11z = celloutsig_1_5z ? celloutsig_1_5z : celloutsig_1_3z[8];
  assign celloutsig_0_10z = celloutsig_0_0z ? celloutsig_0_7z : celloutsig_0_3z;
  assign celloutsig_1_16z = celloutsig_1_8z[0] ? celloutsig_1_11z : celloutsig_1_5z;
  assign celloutsig_0_12z = celloutsig_0_9z[3] ? celloutsig_0_6z : celloutsig_0_0z;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_20z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_34z = in_data[30] ^ celloutsig_0_28z[1];
  assign celloutsig_0_36z = celloutsig_0_34z ^ celloutsig_0_0z;
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[80];
  assign celloutsig_0_86z = celloutsig_0_40z ^ celloutsig_0_23z[0];
  assign celloutsig_0_17z = celloutsig_0_8z ^ celloutsig_0_0z;
  assign celloutsig_0_28z = - celloutsig_0_23z[3:0];
  assign celloutsig_0_30z = - celloutsig_0_9z[7:1];
  assign celloutsig_0_35z = - celloutsig_0_9z[6:4];
  assign celloutsig_0_9z = - { in_data[12:3], celloutsig_0_1z };
  assign celloutsig_0_11z = - { in_data[71:69], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_16z = - { celloutsig_0_4z[2], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_23z = - celloutsig_0_14z[9:5];
  assign celloutsig_0_24z = - { celloutsig_0_13z[4:2], celloutsig_0_7z };
  assign celloutsig_0_0z = ~^ in_data[93:88];
  assign celloutsig_0_5z = ~^ { in_data[40], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_83z = ~^ { celloutsig_0_0z, celloutsig_0_30z };
  assign celloutsig_0_87z = ~^ { celloutsig_0_75z, celloutsig_0_20z, celloutsig_0_64z, celloutsig_0_15z, celloutsig_0_59z, celloutsig_0_43z, celloutsig_0_83z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z[5:0], celloutsig_1_0z };
  assign celloutsig_1_10z = ~^ celloutsig_1_1z[6:4];
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z[3:0], celloutsig_1_4z };
  assign celloutsig_1_14z = ~^ { in_data[112:110], celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_26z = ~^ celloutsig_0_13z[5:2];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } <<< in_data[10:7];
  assign celloutsig_0_59z = celloutsig_0_11z[4:2] <<< { celloutsig_0_33z, celloutsig_0_49z, celloutsig_0_25z };
  assign celloutsig_0_75z = celloutsig_0_9z[9:5] <<< celloutsig_0_11z[6:2];
  assign celloutsig_1_1z = in_data[174:168] <<< in_data[129:123];
  assign celloutsig_1_2z = { in_data[159:154], celloutsig_1_1z } <<< { in_data[100:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[120:109] <<< { in_data[148:138], celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_9z[6:2], celloutsig_0_3z } <<< { celloutsig_0_11z[5:1], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_9z[8:6], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z } <<< { in_data[42:17], celloutsig_0_12z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_8z = celloutsig_1_2z[10:6];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_14z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_3z = ~((in_data[85] & in_data[5]) | (in_data[89] & celloutsig_0_0z));
  assign celloutsig_0_33z = ~((celloutsig_0_24z[2] & celloutsig_0_10z) | (celloutsig_0_18z & celloutsig_0_25z));
  assign celloutsig_0_44z = ~((celloutsig_0_41z & celloutsig_0_32z) | (celloutsig_0_28z[3] & celloutsig_0_36z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_2z));
  assign celloutsig_0_64z = ~((celloutsig_0_44z & celloutsig_0_29z) | (celloutsig_0_7z & celloutsig_0_22z));
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_1z) | (in_data[41] & celloutsig_0_1z));
  assign celloutsig_1_0z = ~((in_data[175] & in_data[130]) | (in_data[141] & in_data[126]));
  assign celloutsig_1_7z = ~((celloutsig_1_1z[2] & celloutsig_1_1z[1]) | (celloutsig_1_3z[4] & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_5z & celloutsig_1_8z[4]) | (in_data[127] & celloutsig_1_7z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z[1] & celloutsig_1_9z) | (celloutsig_1_0z & celloutsig_1_7z));
  assign celloutsig_1_15z = ~((celloutsig_1_12z & celloutsig_1_2z[8]) | (celloutsig_1_8z[0] & celloutsig_1_10z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_4z) | (celloutsig_1_9z & celloutsig_1_13z));
  assign celloutsig_1_19z = ~((celloutsig_1_12z & in_data[111]) | (celloutsig_1_14z & celloutsig_1_16z));
  assign celloutsig_0_15z = ~((celloutsig_0_11z[3] & celloutsig_0_10z) | (celloutsig_0_9z[0] & celloutsig_0_7z));
  assign celloutsig_0_18z = ~((celloutsig_0_7z & celloutsig_0_15z) | (celloutsig_0_4z[0] & celloutsig_0_15z));
  assign celloutsig_0_20z = ~((celloutsig_0_13z[0] & celloutsig_0_17z) | (celloutsig_0_4z[3] & celloutsig_0_8z));
  assign celloutsig_0_22z = ~((celloutsig_0_6z & celloutsig_0_1z) | (celloutsig_0_17z & celloutsig_0_11z[3]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
