

================================================================
== Vivado HLS Report for 'interleave_manual_seq'
================================================================
* Date:           Fri Apr  9 07:48:34 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_labA_7-2
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.664 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|       12| 35.000 ns | 60.000 ns |    7|   12|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD    |       10|       10|         3|          1|          1|     9|    yes   |
        |- WRITE   |        5|        5|         4|          1|          1|     3|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    158|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        3|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    165|    -|
|Register         |        0|      -|    260|     64|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        3|      0|    260|    387|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      0|   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_x0_V_U  |interleave_manualbkb  |        1|  0|   0|    0|     3|    8|     1|           24|
    |x_x1_V_U  |interleave_manualbkb  |        1|  0|   0|    0|     3|    8|     1|           24|
    |x_x2_V_U  |interleave_manualbkb  |        1|  0|   0|    0|     3|    8|     1|           24|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        3|  0|   0|    0|     9|   24|     3|           72|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln68_1_fu_252_p2     |     +    |      0|  0|   8|           8|           8|
    |add_ln68_fu_248_p2       |     +    |      0|  0|   8|           8|           8|
    |add_ln700_1_fu_288_p2    |     +    |      0|  0|  23|          16|           1|
    |add_ln700_fu_278_p2      |     +    |      0|  0|  10|           2|           1|
    |i_1_fu_263_p2            |     +    |      0|  0|  13|           4|           1|
    |idx_fu_235_p2            |     +    |      0|  0|  10|           2|           1|
    |icmp_ln14_fu_257_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln19_fu_229_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_1_fu_294_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_fu_326_p2     |   icmp   |      0|  0|  13|          16|           2|
    |or_ln22_fu_332_p2        |    or    |      0|  0|   6|           1|           1|
    |select_ln22_fu_338_p3    |  select  |      0|  0|  16|           1|           1|
    |select_ln23_fu_300_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 158|          73|          39|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                        |   9|          2|    1|          2|
    |ap_phi_reg_pp1_iter2_x_idx_V_flag_0_i_reg_197  |  15|          3|    1|          3|
    |ap_phi_reg_pp1_iter2_x_idx_V_loc_0_i_reg_216   |  15|          3|   16|         48|
    |ap_sig_allocacmp_t_V_1                         |   9|          2|   16|         32|
    |val_assign_1_reg_175                           |   9|          2|    2|          4|
    |val_assign_reg_186                             |   9|          2|    4|          8|
    |x_x0_V_address0                                |  15|          3|    2|          6|
    |x_x1_V_address0                                |  15|          3|    2|          6|
    |x_x2_V_address0                                |  15|          3|    2|          6|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 165|         34|   50|        126|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln68_1_reg_400                             |   8|   0|    8|          0|
    |ap_CS_fsm                                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                        |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_x_idx_V_flag_0_i_reg_197  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_x_idx_V_loc_0_i_reg_216   |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter2_x_idx_V_flag_0_i_reg_197  |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter2_x_idx_V_loc_0_i_reg_216   |  16|   0|   16|          0|
    |icmp_ln14_reg_405                              |   1|   0|    1|          0|
    |icmp_ln14_reg_405_pp1_iter1_reg                |   1|   0|    1|          0|
    |icmp_ln19_reg_356                              |   1|   0|    1|          0|
    |t_V_1_reg_430                                  |  16|   0|   16|          0|
    |t_V_reg_426                                    |   2|   0|    2|          0|
    |tmp_V_1_reg_390                                |   8|   0|    8|          0|
    |tmp_V_2_reg_395                                |   8|   0|    8|          0|
    |tmp_V_reg_385                                  |   8|   0|    8|          0|
    |val_assign_1_reg_175                           |   2|   0|    2|          0|
    |val_assign_reg_186                             |   4|   0|    4|          0|
    |x_idx_V                                        |  16|   0|   16|          0|
    |x_in_V_load_reg_419                            |   8|   0|    8|          0|
    |x_sel_V                                        |   2|   0|    2|          0|
    |zext_ln23_reg_365                              |   2|   0|   64|         62|
    |icmp_ln19_reg_356                              |  64|  32|    1|          0|
    |zext_ln23_reg_365                              |  64|  32|   64|         62|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 260|  64|  259|        124|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | interleave_manual_seq | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | interleave_manual_seq | return value |
|ap_start         |  in |    1| ap_ctrl_hs | interleave_manual_seq | return value |
|ap_done          | out |    1| ap_ctrl_hs | interleave_manual_seq | return value |
|ap_idle          | out |    1| ap_ctrl_hs | interleave_manual_seq | return value |
|ap_ready         | out |    1| ap_ctrl_hs | interleave_manual_seq | return value |
|x_in_V_address0  | out |    4|  ap_memory |         x_in_V        |     array    |
|x_in_V_ce0       | out |    1|  ap_memory |         x_in_V        |     array    |
|x_in_V_q0        |  in |    8|  ap_memory |         x_in_V        |     array    |
|y_V_address0     | out |    2|  ap_memory |          y_V          |     array    |
|y_V_ce0          | out |    1|  ap_memory |          y_V          |     array    |
|y_V_we0          | out |    1|  ap_memory |          y_V          |     array    |
|y_V_d0           | out |    8|  ap_memory |          y_V          |     array    |
|load             |  in |    1|   ap_none  |          load         |    scalar    |
+-----------------+-----+-----+------------+-----------------------+--------------+

