{"top":"global.resnet5_x",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1000":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1007":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1001":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1003":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1005":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1002.out","add_all__U1006.in0"],
          ["mul_d1__U1004.out","add_all__U1006.in1"],
          ["add_all__U1007.in0","add_all__U1006.out"],
          ["const_term_U1005.out","add_all__U1007.in1"],
          ["self.out","add_all__U1007.out"],
          ["mul_d0__U1002.in0","coeff_0_U1001.out"],
          ["mul_d1__U1004.in0","coeff_1_U1003.out"],
          ["self.d.0","mul_d0__U1002.in1"],
          ["self.d.1","mul_d1__U1004.in1"]
        ]
      },
      "aff__U1015":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1020":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1017.out","add_all__U1021.in0"],
          ["mul_d1__U1019.out","add_all__U1021.in1"],
          ["add_all__U1022.in0","add_all__U1021.out"],
          ["const_term_U1020.out","add_all__U1022.in1"],
          ["self.out","add_all__U1022.out"],
          ["mul_d0__U1017.in0","coeff_0_U1016.out"],
          ["mul_d1__U1019.in0","coeff_1_U1018.out"],
          ["self.d.0","mul_d0__U1017.in1"],
          ["self.d.1","mul_d1__U1019.in1"]
        ]
      },
      "aff__U1030":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1036":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1037":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1031":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1033":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1035":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1032.out","add_all__U1036.in0"],
          ["mul_d1__U1034.out","add_all__U1036.in1"],
          ["add_all__U1037.in0","add_all__U1036.out"],
          ["const_term_U1035.out","add_all__U1037.in1"],
          ["self.out","add_all__U1037.out"],
          ["mul_d0__U1032.in0","coeff_0_U1031.out"],
          ["mul_d1__U1034.in0","coeff_1_U1033.out"],
          ["self.d.0","mul_d0__U1032.in1"],
          ["self.d.1","mul_d1__U1034.in1"]
        ]
      },
      "aff__U1045":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1051":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1052":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1047.out","add_all__U1051.in0"],
          ["mul_d1__U1049.out","add_all__U1051.in1"],
          ["add_all__U1052.in0","add_all__U1051.out"],
          ["const_term_U1050.out","add_all__U1052.in1"],
          ["self.out","add_all__U1052.out"],
          ["mul_d0__U1047.in0","coeff_0_U1046.out"],
          ["mul_d1__U1049.in0","coeff_1_U1048.out"],
          ["self.d.0","mul_d0__U1047.in1"],
          ["self.d.1","mul_d1__U1049.in1"]
        ]
      },
      "aff__U1060":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1066":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1067":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1061":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1065":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1062":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1064":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1062.out","add_all__U1066.in0"],
          ["mul_d1__U1064.out","add_all__U1066.in1"],
          ["add_all__U1067.in0","add_all__U1066.out"],
          ["const_term_U1065.out","add_all__U1067.in1"],
          ["self.out","add_all__U1067.out"],
          ["mul_d0__U1062.in0","coeff_0_U1061.out"],
          ["mul_d1__U1064.in0","coeff_1_U1063.out"],
          ["self.d.0","mul_d0__U1062.in1"],
          ["self.d.1","mul_d1__U1064.in1"]
        ]
      },
      "aff__U107":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U109.out","add_all__U113.in0"],
          ["mul_d1__U111.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["const_term_U112.out","add_all__U114.in1"],
          ["self.out","add_all__U114.out"],
          ["mul_d0__U109.in0","coeff_0_U108.out"],
          ["mul_d1__U111.in0","coeff_1_U110.out"],
          ["self.d.0","mul_d0__U109.in1"],
          ["self.d.1","mul_d1__U111.in1"]
        ]
      },
      "aff__U1075":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1076":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1078":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1080":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1077.out","add_all__U1081.in0"],
          ["mul_d1__U1079.out","add_all__U1081.in1"],
          ["add_all__U1082.in0","add_all__U1081.out"],
          ["const_term_U1080.out","add_all__U1082.in1"],
          ["self.out","add_all__U1082.out"],
          ["mul_d0__U1077.in0","coeff_0_U1076.out"],
          ["mul_d1__U1079.in0","coeff_1_U1078.out"],
          ["self.d.0","mul_d0__U1077.in1"],
          ["self.d.1","mul_d1__U1079.in1"]
        ]
      },
      "aff__U1090":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1091":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1093":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1095":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1092":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1094":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1092.out","add_all__U1096.in0"],
          ["mul_d1__U1094.out","add_all__U1096.in1"],
          ["add_all__U1097.in0","add_all__U1096.out"],
          ["const_term_U1095.out","add_all__U1097.in1"],
          ["self.out","add_all__U1097.out"],
          ["mul_d0__U1092.in0","coeff_0_U1091.out"],
          ["mul_d1__U1094.in0","coeff_1_U1093.out"],
          ["self.d.0","mul_d0__U1092.in1"],
          ["self.d.1","mul_d1__U1094.in1"]
        ]
      },
      "aff__U1105":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1107.out","add_all__U1111.in0"],
          ["mul_d1__U1109.out","add_all__U1111.in1"],
          ["add_all__U1112.in0","add_all__U1111.out"],
          ["const_term_U1110.out","add_all__U1112.in1"],
          ["self.out","add_all__U1112.out"],
          ["mul_d0__U1107.in0","coeff_0_U1106.out"],
          ["mul_d1__U1109.in0","coeff_1_U1108.out"],
          ["self.d.0","mul_d0__U1107.in1"],
          ["self.d.1","mul_d1__U1109.in1"]
        ]
      },
      "aff__U1120":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1122.out","add_all__U1126.in0"],
          ["mul_d1__U1124.out","add_all__U1126.in1"],
          ["add_all__U1127.in0","add_all__U1126.out"],
          ["const_term_U1125.out","add_all__U1127.in1"],
          ["self.out","add_all__U1127.out"],
          ["mul_d0__U1122.in0","coeff_0_U1121.out"],
          ["mul_d1__U1124.in0","coeff_1_U1123.out"],
          ["self.d.0","mul_d0__U1122.in1"],
          ["self.d.1","mul_d1__U1124.in1"]
        ]
      },
      "aff__U1135":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1138":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1140":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1137.out","add_all__U1141.in0"],
          ["mul_d1__U1139.out","add_all__U1141.in1"],
          ["add_all__U1142.in0","add_all__U1141.out"],
          ["const_term_U1140.out","add_all__U1142.in1"],
          ["self.out","add_all__U1142.out"],
          ["mul_d0__U1137.in0","coeff_0_U1136.out"],
          ["mul_d1__U1139.in0","coeff_1_U1138.out"],
          ["self.d.0","mul_d0__U1137.in1"],
          ["self.d.1","mul_d1__U1139.in1"]
        ]
      },
      "aff__U1150":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1153":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1155":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1152":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1152.out","add_all__U1156.in0"],
          ["mul_d1__U1154.out","add_all__U1156.in1"],
          ["add_all__U1157.in0","add_all__U1156.out"],
          ["const_term_U1155.out","add_all__U1157.in1"],
          ["self.out","add_all__U1157.out"],
          ["mul_d0__U1152.in0","coeff_0_U1151.out"],
          ["mul_d1__U1154.in0","coeff_1_U1153.out"],
          ["self.d.0","mul_d0__U1152.in1"],
          ["self.d.1","mul_d1__U1154.in1"]
        ]
      },
      "aff__U1165":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1167.out","add_all__U1171.in0"],
          ["mul_d1__U1169.out","add_all__U1171.in1"],
          ["add_all__U1172.in0","add_all__U1171.out"],
          ["const_term_U1170.out","add_all__U1172.in1"],
          ["self.out","add_all__U1172.out"],
          ["mul_d0__U1167.in0","coeff_0_U1166.out"],
          ["mul_d1__U1169.in0","coeff_1_U1168.out"],
          ["self.d.0","mul_d0__U1167.in1"],
          ["self.d.1","mul_d1__U1169.in1"]
        ]
      },
      "aff__U1180":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1186":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1182.out","add_all__U1186.in0"],
          ["mul_d1__U1184.out","add_all__U1186.in1"],
          ["add_all__U1187.in0","add_all__U1186.out"],
          ["const_term_U1185.out","add_all__U1187.in1"],
          ["self.out","add_all__U1187.out"],
          ["mul_d0__U1182.in0","coeff_0_U1181.out"],
          ["mul_d1__U1184.in0","coeff_1_U1183.out"],
          ["self.d.0","mul_d0__U1182.in1"],
          ["self.d.1","mul_d1__U1184.in1"]
        ]
      },
      "aff__U1195":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1211":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1196":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00006000"]}
          },
          "coeff_2_U1200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00002000"]}
          },
          "coeff_3_U1202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_4_U1204":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U1206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1197.out","add_all__U1207.in0"],
          ["mul_d1__U1199.out","add_all__U1207.in1"],
          ["add_all__U1208.in0","add_all__U1207.out"],
          ["mul_d2__U1201.out","add_all__U1208.in1"],
          ["add_all__U1209.in0","add_all__U1208.out"],
          ["mul_d3__U1203.out","add_all__U1209.in1"],
          ["add_all__U1210.in0","add_all__U1209.out"],
          ["mul_d4__U1205.out","add_all__U1210.in1"],
          ["add_all__U1211.in0","add_all__U1210.out"],
          ["const_term_U1206.out","add_all__U1211.in1"],
          ["self.out","add_all__U1211.out"],
          ["mul_d0__U1197.in0","coeff_0_U1196.out"],
          ["mul_d1__U1199.in0","coeff_1_U1198.out"],
          ["mul_d2__U1201.in0","coeff_2_U1200.out"],
          ["mul_d3__U1203.in0","coeff_3_U1202.out"],
          ["mul_d4__U1205.in0","coeff_4_U1204.out"],
          ["self.d.0","mul_d0__U1197.in1"],
          ["self.d.1","mul_d1__U1199.in1"],
          ["self.d.2","mul_d2__U1201.in1"],
          ["self.d.3","mul_d3__U1203.in1"],
          ["self.d.4","mul_d4__U1205.in1"]
        ]
      },
      "aff__U122":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U135":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "coeff_2_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_3_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U131":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U124.out","add_all__U132.in0"],
          ["mul_d1__U126.out","add_all__U132.in1"],
          ["add_all__U133.in0","add_all__U132.out"],
          ["mul_d2__U128.out","add_all__U133.in1"],
          ["add_all__U134.in0","add_all__U133.out"],
          ["mul_d3__U130.out","add_all__U134.in1"],
          ["add_all__U135.in0","add_all__U134.out"],
          ["const_term_U131.out","add_all__U135.in1"],
          ["self.out","add_all__U135.out"],
          ["mul_d0__U124.in0","coeff_0_U123.out"],
          ["mul_d1__U126.in0","coeff_1_U125.out"],
          ["mul_d2__U128.in0","coeff_2_U127.out"],
          ["mul_d3__U130.in0","coeff_3_U129.out"],
          ["self.d.0","mul_d0__U124.in1"],
          ["self.d.1","mul_d1__U126.in1"],
          ["self.d.2","mul_d2__U128.in1"],
          ["self.d.3","mul_d3__U130.in1"]
        ]
      },
      "aff__U1225":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",5,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1237":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1226":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_3_U1232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_4_U1234":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "const_term_U1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1231":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1233":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1227.out","add_all__U1237.in0"],
          ["mul_d1__U1229.out","add_all__U1237.in1"],
          ["add_all__U1238.in0","add_all__U1237.out"],
          ["mul_d2__U1231.out","add_all__U1238.in1"],
          ["add_all__U1239.in0","add_all__U1238.out"],
          ["mul_d3__U1233.out","add_all__U1239.in1"],
          ["add_all__U1240.in0","add_all__U1239.out"],
          ["mul_d4__U1235.out","add_all__U1240.in1"],
          ["add_all__U1241.in0","add_all__U1240.out"],
          ["const_term_U1236.out","add_all__U1241.in1"],
          ["self.out","add_all__U1241.out"],
          ["mul_d0__U1227.in0","coeff_0_U1226.out"],
          ["mul_d1__U1229.in0","coeff_1_U1228.out"],
          ["mul_d2__U1231.in0","coeff_2_U1230.out"],
          ["mul_d3__U1233.in0","coeff_3_U1232.out"],
          ["mul_d4__U1235.in0","coeff_4_U1234.out"],
          ["self.d.0","mul_d0__U1227.in1"],
          ["self.d.1","mul_d1__U1229.in1"],
          ["self.d.2","mul_d2__U1231.in1"],
          ["self.d.3","mul_d3__U1233.in1"],
          ["self.d.4","mul_d4__U1235.in1"]
        ]
      },
      "aff__U1244":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",9,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "coeff_2_U1249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004800"]}
          },
          "coeff_3_U1251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001800"]}
          },
          "coeff_4_U1253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000800"]}
          },
          "coeff_5_U1255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000200"]}
          },
          "coeff_6_U1257":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_7_U1259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_8_U1261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U1263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1246.out","add_all__U1264.in0"],
          ["mul_d1__U1248.out","add_all__U1264.in1"],
          ["add_all__U1265.in0","add_all__U1264.out"],
          ["mul_d2__U1250.out","add_all__U1265.in1"],
          ["add_all__U1266.in0","add_all__U1265.out"],
          ["mul_d3__U1252.out","add_all__U1266.in1"],
          ["add_all__U1267.in0","add_all__U1266.out"],
          ["mul_d4__U1254.out","add_all__U1267.in1"],
          ["add_all__U1268.in0","add_all__U1267.out"],
          ["mul_d5__U1256.out","add_all__U1268.in1"],
          ["add_all__U1269.in0","add_all__U1268.out"],
          ["mul_d6__U1258.out","add_all__U1269.in1"],
          ["add_all__U1270.in0","add_all__U1269.out"],
          ["mul_d7__U1260.out","add_all__U1270.in1"],
          ["add_all__U1271.in0","add_all__U1270.out"],
          ["mul_d8__U1262.out","add_all__U1271.in1"],
          ["add_all__U1272.in0","add_all__U1271.out"],
          ["const_term_U1263.out","add_all__U1272.in1"],
          ["self.out","add_all__U1272.out"],
          ["mul_d0__U1246.in0","coeff_0_U1245.out"],
          ["mul_d1__U1248.in0","coeff_1_U1247.out"],
          ["mul_d2__U1250.in0","coeff_2_U1249.out"],
          ["mul_d3__U1252.in0","coeff_3_U1251.out"],
          ["mul_d4__U1254.in0","coeff_4_U1253.out"],
          ["mul_d5__U1256.in0","coeff_5_U1255.out"],
          ["mul_d6__U1258.in0","coeff_6_U1257.out"],
          ["mul_d7__U1260.in0","coeff_7_U1259.out"],
          ["mul_d8__U1262.in0","coeff_8_U1261.out"],
          ["self.d.0","mul_d0__U1246.in1"],
          ["self.d.1","mul_d1__U1248.in1"],
          ["self.d.2","mul_d2__U1250.in1"],
          ["self.d.3","mul_d3__U1252.in1"],
          ["self.d.4","mul_d4__U1254.in1"],
          ["self.d.5","mul_d5__U1256.in1"],
          ["self.d.6","mul_d6__U1258.in1"],
          ["self.d.7","mul_d7__U1260.in1"],
          ["self.d.8","mul_d8__U1262.in1"]
        ]
      },
      "aff__U1312":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",9,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1338":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1339":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "coeff_2_U1317":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "coeff_3_U1319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U1321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "coeff_5_U1323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000048"]}
          },
          "coeff_6_U1325":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_7_U1327":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00001200"]}
          },
          "coeff_8_U1329":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000240"]}
          },
          "const_term_U1331":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1320":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1322":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U1326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d7__U1328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d8__U1330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1314.out","add_all__U1332.in0"],
          ["mul_d1__U1316.out","add_all__U1332.in1"],
          ["add_all__U1333.in0","add_all__U1332.out"],
          ["mul_d2__U1318.out","add_all__U1333.in1"],
          ["add_all__U1334.in0","add_all__U1333.out"],
          ["mul_d3__U1320.out","add_all__U1334.in1"],
          ["add_all__U1335.in0","add_all__U1334.out"],
          ["mul_d4__U1322.out","add_all__U1335.in1"],
          ["add_all__U1336.in0","add_all__U1335.out"],
          ["mul_d5__U1324.out","add_all__U1336.in1"],
          ["add_all__U1337.in0","add_all__U1336.out"],
          ["mul_d6__U1326.out","add_all__U1337.in1"],
          ["add_all__U1338.in0","add_all__U1337.out"],
          ["mul_d7__U1328.out","add_all__U1338.in1"],
          ["add_all__U1339.in0","add_all__U1338.out"],
          ["mul_d8__U1330.out","add_all__U1339.in1"],
          ["add_all__U1340.in0","add_all__U1339.out"],
          ["const_term_U1331.out","add_all__U1340.in1"],
          ["self.out","add_all__U1340.out"],
          ["mul_d0__U1314.in0","coeff_0_U1313.out"],
          ["mul_d1__U1316.in0","coeff_1_U1315.out"],
          ["mul_d2__U1318.in0","coeff_2_U1317.out"],
          ["mul_d3__U1320.in0","coeff_3_U1319.out"],
          ["mul_d4__U1322.in0","coeff_4_U1321.out"],
          ["mul_d5__U1324.in0","coeff_5_U1323.out"],
          ["mul_d6__U1326.in0","coeff_6_U1325.out"],
          ["mul_d7__U1328.in0","coeff_7_U1327.out"],
          ["mul_d8__U1330.in0","coeff_8_U1329.out"],
          ["self.d.0","mul_d0__U1314.in1"],
          ["self.d.1","mul_d1__U1316.in1"],
          ["self.d.2","mul_d2__U1318.in1"],
          ["self.d.3","mul_d3__U1320.in1"],
          ["self.d.4","mul_d4__U1322.in1"],
          ["self.d.5","mul_d5__U1324.in1"],
          ["self.d.6","mul_d6__U1326.in1"],
          ["self.d.7","mul_d7__U1328.in1"],
          ["self.d.8","mul_d8__U1330.in1"]
        ]
      },
      "aff__U1345":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1346":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1350":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1347.out","add_all__U1351.in0"],
          ["mul_d1__U1349.out","add_all__U1351.in1"],
          ["add_all__U1352.in0","add_all__U1351.out"],
          ["const_term_U1350.out","add_all__U1352.in1"],
          ["self.out","add_all__U1352.out"],
          ["mul_d0__U1347.in0","coeff_0_U1346.out"],
          ["mul_d1__U1349.in0","coeff_1_U1348.out"],
          ["self.d.0","mul_d0__U1347.in1"],
          ["self.d.1","mul_d1__U1349.in1"]
        ]
      },
      "aff__U1360":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1365":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1364":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1362.out","add_all__U1366.in0"],
          ["mul_d1__U1364.out","add_all__U1366.in1"],
          ["add_all__U1367.in0","add_all__U1366.out"],
          ["const_term_U1365.out","add_all__U1367.in1"],
          ["self.out","add_all__U1367.out"],
          ["mul_d0__U1362.in0","coeff_0_U1361.out"],
          ["mul_d1__U1364.in0","coeff_1_U1363.out"],
          ["self.d.0","mul_d0__U1362.in1"],
          ["self.d.1","mul_d1__U1364.in1"]
        ]
      },
      "aff__U1375":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1381":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1377.out","add_all__U1381.in0"],
          ["mul_d1__U1379.out","add_all__U1381.in1"],
          ["add_all__U1382.in0","add_all__U1381.out"],
          ["const_term_U1380.out","add_all__U1382.in1"],
          ["self.out","add_all__U1382.out"],
          ["mul_d0__U1377.in0","coeff_0_U1376.out"],
          ["mul_d1__U1379.in0","coeff_1_U1378.out"],
          ["self.d.0","mul_d0__U1377.in1"],
          ["self.d.1","mul_d1__U1379.in1"]
        ]
      },
      "aff__U1390":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1392.out","add_all__U1396.in0"],
          ["mul_d1__U1394.out","add_all__U1396.in1"],
          ["add_all__U1397.in0","add_all__U1396.out"],
          ["const_term_U1395.out","add_all__U1397.in1"],
          ["self.out","add_all__U1397.out"],
          ["mul_d0__U1392.in0","coeff_0_U1391.out"],
          ["mul_d1__U1394.in0","coeff_1_U1393.out"],
          ["self.d.0","mul_d0__U1392.in1"],
          ["self.d.1","mul_d1__U1394.in1"]
        ]
      },
      "aff__U1405":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1407.out","add_all__U1411.in0"],
          ["mul_d1__U1409.out","add_all__U1411.in1"],
          ["add_all__U1412.in0","add_all__U1411.out"],
          ["const_term_U1410.out","add_all__U1412.in1"],
          ["self.out","add_all__U1412.out"],
          ["mul_d0__U1407.in0","coeff_0_U1406.out"],
          ["mul_d1__U1409.in0","coeff_1_U1408.out"],
          ["self.d.0","mul_d0__U1407.in1"],
          ["self.d.1","mul_d1__U1409.in1"]
        ]
      },
      "aff__U1420":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1427":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1421":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1425":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1422.out","add_all__U1426.in0"],
          ["mul_d1__U1424.out","add_all__U1426.in1"],
          ["add_all__U1427.in0","add_all__U1426.out"],
          ["const_term_U1425.out","add_all__U1427.in1"],
          ["self.out","add_all__U1427.out"],
          ["mul_d0__U1422.in0","coeff_0_U1421.out"],
          ["mul_d1__U1424.in0","coeff_1_U1423.out"],
          ["self.d.0","mul_d0__U1422.in1"],
          ["self.d.1","mul_d1__U1424.in1"]
        ]
      },
      "aff__U1435":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1436":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1437.out","add_all__U1441.in0"],
          ["mul_d1__U1439.out","add_all__U1441.in1"],
          ["add_all__U1442.in0","add_all__U1441.out"],
          ["const_term_U1440.out","add_all__U1442.in1"],
          ["self.out","add_all__U1442.out"],
          ["mul_d0__U1437.in0","coeff_0_U1436.out"],
          ["mul_d1__U1439.in0","coeff_1_U1438.out"],
          ["self.d.0","mul_d0__U1437.in1"],
          ["self.d.1","mul_d1__U1439.in1"]
        ]
      },
      "aff__U145":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U156":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U146":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U148":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U150":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_3_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000051"]}
          },
          "const_term_U154":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U151":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U147.out","add_all__U155.in0"],
          ["mul_d1__U149.out","add_all__U155.in1"],
          ["add_all__U156.in0","add_all__U155.out"],
          ["mul_d2__U151.out","add_all__U156.in1"],
          ["add_all__U157.in0","add_all__U156.out"],
          ["mul_d3__U153.out","add_all__U157.in1"],
          ["add_all__U158.in0","add_all__U157.out"],
          ["const_term_U154.out","add_all__U158.in1"],
          ["self.out","add_all__U158.out"],
          ["mul_d0__U147.in0","coeff_0_U146.out"],
          ["mul_d1__U149.in0","coeff_1_U148.out"],
          ["mul_d2__U151.in0","coeff_2_U150.out"],
          ["mul_d3__U153.in0","coeff_3_U152.out"],
          ["self.d.0","mul_d0__U147.in1"],
          ["self.d.1","mul_d1__U149.in1"],
          ["self.d.2","mul_d2__U151.in1"],
          ["self.d.3","mul_d3__U153.in1"]
        ]
      },
      "aff__U1450":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1456":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1457":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1451":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U1455":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U1452":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1454":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1452.out","add_all__U1456.in0"],
          ["mul_d1__U1454.out","add_all__U1456.in1"],
          ["add_all__U1457.in0","add_all__U1456.out"],
          ["const_term_U1455.out","add_all__U1457.in1"],
          ["self.out","add_all__U1457.out"],
          ["mul_d0__U1452.in0","coeff_0_U1451.out"],
          ["mul_d1__U1454.in0","coeff_1_U1453.out"],
          ["self.d.0","mul_d0__U1452.in1"],
          ["self.d.1","mul_d1__U1454.in1"]
        ]
      },
      "aff__U1465":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1483":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "coeff_2_U1470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h000001c0"]}
          },
          "coeff_3_U1472":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000040"]}
          },
          "coeff_4_U1474":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_5_U1476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U1478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0001e720"]}
          },
          "mul_d0__U1467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1473":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1467.out","add_all__U1479.in0"],
          ["mul_d1__U1469.out","add_all__U1479.in1"],
          ["add_all__U1480.in0","add_all__U1479.out"],
          ["mul_d2__U1471.out","add_all__U1480.in1"],
          ["add_all__U1481.in0","add_all__U1480.out"],
          ["mul_d3__U1473.out","add_all__U1481.in1"],
          ["add_all__U1482.in0","add_all__U1481.out"],
          ["mul_d4__U1475.out","add_all__U1482.in1"],
          ["add_all__U1483.in0","add_all__U1482.out"],
          ["mul_d5__U1477.out","add_all__U1483.in1"],
          ["add_all__U1484.in0","add_all__U1483.out"],
          ["const_term_U1478.out","add_all__U1484.in1"],
          ["self.out","add_all__U1484.out"],
          ["mul_d0__U1467.in0","coeff_0_U1466.out"],
          ["mul_d1__U1469.in0","coeff_1_U1468.out"],
          ["mul_d2__U1471.in0","coeff_2_U1470.out"],
          ["mul_d3__U1473.in0","coeff_3_U1472.out"],
          ["mul_d4__U1475.in0","coeff_4_U1474.out"],
          ["mul_d5__U1477.in0","coeff_5_U1476.out"],
          ["self.d.0","mul_d0__U1467.in1"],
          ["self.d.1","mul_d1__U1469.in1"],
          ["self.d.2","mul_d2__U1471.in1"],
          ["self.d.3","mul_d3__U1473.in1"],
          ["self.d.4","mul_d4__U1475.in1"],
          ["self.d.5","mul_d5__U1477.in1"]
        ]
      },
      "aff__U1503":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",6,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000c40"]}
          },
          "coeff_2_U1508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_3_U1510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "coeff_4_U1512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000188"]}
          },
          "coeff_5_U1514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "const_term_U1516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1511":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U1513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U1515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1505.out","add_all__U1517.in0"],
          ["mul_d1__U1507.out","add_all__U1517.in1"],
          ["add_all__U1518.in0","add_all__U1517.out"],
          ["mul_d2__U1509.out","add_all__U1518.in1"],
          ["add_all__U1519.in0","add_all__U1518.out"],
          ["mul_d3__U1511.out","add_all__U1519.in1"],
          ["add_all__U1520.in0","add_all__U1519.out"],
          ["mul_d4__U1513.out","add_all__U1520.in1"],
          ["add_all__U1521.in0","add_all__U1520.out"],
          ["mul_d5__U1515.out","add_all__U1521.in1"],
          ["add_all__U1522.in0","add_all__U1521.out"],
          ["const_term_U1516.out","add_all__U1522.in1"],
          ["self.out","add_all__U1522.out"],
          ["mul_d0__U1505.in0","coeff_0_U1504.out"],
          ["mul_d1__U1507.in0","coeff_1_U1506.out"],
          ["mul_d2__U1509.in0","coeff_2_U1508.out"],
          ["mul_d3__U1511.in0","coeff_3_U1510.out"],
          ["mul_d4__U1513.in0","coeff_4_U1512.out"],
          ["mul_d5__U1515.in0","coeff_5_U1514.out"],
          ["self.d.0","mul_d0__U1505.in1"],
          ["self.d.1","mul_d1__U1507.in1"],
          ["self.d.2","mul_d2__U1509.in1"],
          ["self.d.3","mul_d3__U1511.in1"],
          ["self.d.4","mul_d4__U1513.in1"],
          ["self.d.5","mul_d5__U1515.in1"]
        ]
      },
      "aff__U1525":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1526":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000380"]}
          },
          "coeff_2_U1530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_3_U1532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U1534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0002835f"]}
          },
          "mul_d0__U1527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1529":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1527.out","add_all__U1535.in0"],
          ["mul_d1__U1529.out","add_all__U1535.in1"],
          ["add_all__U1536.in0","add_all__U1535.out"],
          ["mul_d2__U1531.out","add_all__U1536.in1"],
          ["add_all__U1537.in0","add_all__U1536.out"],
          ["mul_d3__U1533.out","add_all__U1537.in1"],
          ["add_all__U1538.in0","add_all__U1537.out"],
          ["const_term_U1534.out","add_all__U1538.in1"],
          ["self.out","add_all__U1538.out"],
          ["mul_d0__U1527.in0","coeff_0_U1526.out"],
          ["mul_d1__U1529.in0","coeff_1_U1528.out"],
          ["mul_d2__U1531.in0","coeff_2_U1530.out"],
          ["mul_d3__U1533.in0","coeff_3_U1532.out"],
          ["self.d.0","mul_d0__U1527.in1"],
          ["self.d.1","mul_d1__U1529.in1"],
          ["self.d.2","mul_d2__U1531.in1"],
          ["self.d.3","mul_d3__U1533.in1"]
        ]
      },
      "aff__U1548":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1549":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_2_U1553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "coeff_3_U1555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000031"]}
          },
          "const_term_U1557":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U1550":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1550.out","add_all__U1558.in0"],
          ["mul_d1__U1552.out","add_all__U1558.in1"],
          ["add_all__U1559.in0","add_all__U1558.out"],
          ["mul_d2__U1554.out","add_all__U1559.in1"],
          ["add_all__U1560.in0","add_all__U1559.out"],
          ["mul_d3__U1556.out","add_all__U1560.in1"],
          ["add_all__U1561.in0","add_all__U1560.out"],
          ["const_term_U1557.out","add_all__U1561.in1"],
          ["self.out","add_all__U1561.out"],
          ["mul_d0__U1550.in0","coeff_0_U1549.out"],
          ["mul_d1__U1552.in0","coeff_1_U1551.out"],
          ["mul_d2__U1554.in0","coeff_2_U1553.out"],
          ["mul_d3__U1556.in0","coeff_3_U1555.out"],
          ["self.d.0","mul_d0__U1550.in1"],
          ["self.d.1","mul_d1__U1552.in1"],
          ["self.d.2","mul_d2__U1554.in1"],
          ["self.d.3","mul_d3__U1556.in1"]
        ]
      },
      "aff__U1565":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",4,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1577":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U1578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U1566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U1568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000380"]}
          },
          "coeff_2_U1570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000080"]}
          },
          "coeff_3_U1572":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U1574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00028360"]}
          },
          "mul_d0__U1567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U1569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U1571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U1573":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U1567.out","add_all__U1575.in0"],
          ["mul_d1__U1569.out","add_all__U1575.in1"],
          ["add_all__U1576.in0","add_all__U1575.out"],
          ["mul_d2__U1571.out","add_all__U1576.in1"],
          ["add_all__U1577.in0","add_all__U1576.out"],
          ["mul_d3__U1573.out","add_all__U1577.in1"],
          ["add_all__U1578.in0","add_all__U1577.out"],
          ["const_term_U1574.out","add_all__U1578.in1"],
          ["self.out","add_all__U1578.out"],
          ["mul_d0__U1567.in0","coeff_0_U1566.out"],
          ["mul_d1__U1569.in0","coeff_1_U1568.out"],
          ["mul_d2__U1571.in0","coeff_2_U1570.out"],
          ["mul_d3__U1573.in0","coeff_3_U1572.out"],
          ["self.d.0","mul_d0__U1567.in1"],
          ["self.d.1","mul_d1__U1569.in1"],
          ["self.d.2","mul_d2__U1571.in1"],
          ["self.d.3","mul_d3__U1573.in1"]
        ]
      },
      "aff__U161":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U178":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U183":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U162":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00009000"]}
          },
          "coeff_2_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00004800"]}
          },
          "coeff_3_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000120"]}
          },
          "coeff_4_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000020"]}
          },
          "coeff_5_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "coeff_6_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "const_term_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U169":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U171":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U173":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U163.out","add_all__U177.in0"],
          ["mul_d1__U165.out","add_all__U177.in1"],
          ["add_all__U178.in0","add_all__U177.out"],
          ["mul_d2__U167.out","add_all__U178.in1"],
          ["add_all__U179.in0","add_all__U178.out"],
          ["mul_d3__U169.out","add_all__U179.in1"],
          ["add_all__U180.in0","add_all__U179.out"],
          ["mul_d4__U171.out","add_all__U180.in1"],
          ["add_all__U181.in0","add_all__U180.out"],
          ["mul_d5__U173.out","add_all__U181.in1"],
          ["add_all__U182.in0","add_all__U181.out"],
          ["mul_d6__U175.out","add_all__U182.in1"],
          ["add_all__U183.in0","add_all__U182.out"],
          ["const_term_U176.out","add_all__U183.in1"],
          ["self.out","add_all__U183.out"],
          ["mul_d0__U163.in0","coeff_0_U162.out"],
          ["mul_d1__U165.in0","coeff_1_U164.out"],
          ["mul_d2__U167.in0","coeff_2_U166.out"],
          ["mul_d3__U169.in0","coeff_3_U168.out"],
          ["mul_d4__U171.in0","coeff_4_U170.out"],
          ["mul_d5__U173.in0","coeff_5_U172.out"],
          ["mul_d6__U175.in0","coeff_6_U174.out"],
          ["self.d.0","mul_d0__U163.in1"],
          ["self.d.1","mul_d1__U165.in1"],
          ["self.d.2","mul_d2__U167.in1"],
          ["self.d.3","mul_d3__U169.in1"],
          ["self.d.4","mul_d4__U171.in1"],
          ["self.d.5","mul_d5__U173.in1"],
          ["self.d.6","mul_d6__U175.in1"]
        ]
      },
      "aff__U17":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U23":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U24":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U19":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U21":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U19.out","add_all__U23.in0"],
          ["mul_d1__U21.out","add_all__U23.in1"],
          ["add_all__U24.in0","add_all__U23.out"],
          ["const_term_U22.out","add_all__U24.in1"],
          ["self.out","add_all__U24.out"],
          ["mul_d0__U19.in0","coeff_0_U18.out"],
          ["mul_d1__U21.in0","coeff_1_U20.out"],
          ["self.d.0","mul_d0__U19.in1"],
          ["self.d.1","mul_d1__U21.in1"]
        ]
      },
      "aff__U2":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U8":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U6":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U4.out","add_all__U8.in0"],
          ["mul_d1__U6.out","add_all__U8.in1"],
          ["add_all__U9.in0","add_all__U8.out"],
          ["const_term_U7.out","add_all__U9.in1"],
          ["self.out","add_all__U9.out"],
          ["mul_d0__U4.in0","coeff_0_U3.out"],
          ["mul_d1__U6.in0","coeff_1_U5.out"],
          ["self.d.0","mul_d0__U4.in1"],
          ["self.d.1","mul_d1__U6.in1"]
        ]
      },
      "aff__U208":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",7,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U209":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U211":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_2_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000a20"]}
          },
          "coeff_3_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "coeff_4_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000009"]}
          },
          "coeff_5_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000288"]}
          },
          "coeff_6_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000051"]}
          },
          "const_term_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "mul_d0__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U212":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d2__U214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d3__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d4__U218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d5__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d6__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U210.out","add_all__U224.in0"],
          ["mul_d1__U212.out","add_all__U224.in1"],
          ["add_all__U225.in0","add_all__U224.out"],
          ["mul_d2__U214.out","add_all__U225.in1"],
          ["add_all__U226.in0","add_all__U225.out"],
          ["mul_d3__U216.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["mul_d4__U218.out","add_all__U227.in1"],
          ["add_all__U228.in0","add_all__U227.out"],
          ["mul_d5__U220.out","add_all__U228.in1"],
          ["add_all__U229.in0","add_all__U228.out"],
          ["mul_d6__U222.out","add_all__U229.in1"],
          ["add_all__U230.in0","add_all__U229.out"],
          ["const_term_U223.out","add_all__U230.in1"],
          ["self.out","add_all__U230.out"],
          ["mul_d0__U210.in0","coeff_0_U209.out"],
          ["mul_d1__U212.in0","coeff_1_U211.out"],
          ["mul_d2__U214.in0","coeff_2_U213.out"],
          ["mul_d3__U216.in0","coeff_3_U215.out"],
          ["mul_d4__U218.in0","coeff_4_U217.out"],
          ["mul_d5__U220.in0","coeff_5_U219.out"],
          ["mul_d6__U222.in0","coeff_6_U221.out"],
          ["self.d.0","mul_d0__U210.in1"],
          ["self.d.1","mul_d1__U212.in1"],
          ["self.d.2","mul_d2__U214.in1"],
          ["self.d.3","mul_d3__U216.in1"],
          ["self.d.4","mul_d4__U218.in1"],
          ["self.d.5","mul_d5__U220.in1"],
          ["self.d.6","mul_d6__U222.in1"]
        ]
      },
      "aff__U235":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U241":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U240":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U237.out","add_all__U241.in0"],
          ["mul_d1__U239.out","add_all__U241.in1"],
          ["add_all__U242.in0","add_all__U241.out"],
          ["const_term_U240.out","add_all__U242.in1"],
          ["self.out","add_all__U242.out"],
          ["mul_d0__U237.in0","coeff_0_U236.out"],
          ["mul_d1__U239.in0","coeff_1_U238.out"],
          ["self.d.0","mul_d0__U237.in1"],
          ["self.d.1","mul_d1__U239.in1"]
        ]
      },
      "aff__U250":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U252.out","add_all__U256.in0"],
          ["mul_d1__U254.out","add_all__U256.in1"],
          ["add_all__U257.in0","add_all__U256.out"],
          ["const_term_U255.out","add_all__U257.in1"],
          ["self.out","add_all__U257.out"],
          ["mul_d0__U252.in0","coeff_0_U251.out"],
          ["mul_d1__U254.in0","coeff_1_U253.out"],
          ["self.d.0","mul_d0__U252.in1"],
          ["self.d.1","mul_d1__U254.in1"]
        ]
      },
      "aff__U265":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U266":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U268":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U270":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U267.out","add_all__U271.in0"],
          ["mul_d1__U269.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["const_term_U270.out","add_all__U272.in1"],
          ["self.out","add_all__U272.out"],
          ["mul_d0__U267.in0","coeff_0_U266.out"],
          ["mul_d1__U269.in0","coeff_1_U268.out"],
          ["self.d.0","mul_d0__U267.in1"],
          ["self.d.1","mul_d1__U269.in1"]
        ]
      },
      "aff__U280":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U282.out","add_all__U286.in0"],
          ["mul_d1__U284.out","add_all__U286.in1"],
          ["add_all__U287.in0","add_all__U286.out"],
          ["const_term_U285.out","add_all__U287.in1"],
          ["self.out","add_all__U287.out"],
          ["mul_d0__U282.in0","coeff_0_U281.out"],
          ["mul_d1__U284.in0","coeff_1_U283.out"],
          ["self.d.0","mul_d0__U282.in1"],
          ["self.d.1","mul_d1__U284.in1"]
        ]
      },
      "aff__U295":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U302":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U296":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U298":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U299":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U297.out","add_all__U301.in0"],
          ["mul_d1__U299.out","add_all__U301.in1"],
          ["add_all__U302.in0","add_all__U301.out"],
          ["const_term_U300.out","add_all__U302.in1"],
          ["self.out","add_all__U302.out"],
          ["mul_d0__U297.in0","coeff_0_U296.out"],
          ["mul_d1__U299.in0","coeff_1_U298.out"],
          ["self.d.0","mul_d0__U297.in1"],
          ["self.d.1","mul_d1__U299.in1"]
        ]
      },
      "aff__U310":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U316":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U317":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U313":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U315":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U312":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U314":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U312.out","add_all__U316.in0"],
          ["mul_d1__U314.out","add_all__U316.in1"],
          ["add_all__U317.in0","add_all__U316.out"],
          ["const_term_U315.out","add_all__U317.in1"],
          ["self.out","add_all__U317.out"],
          ["mul_d0__U312.in0","coeff_0_U311.out"],
          ["mul_d1__U314.in0","coeff_1_U313.out"],
          ["self.d.0","mul_d0__U312.in1"],
          ["self.d.1","mul_d1__U314.in1"]
        ]
      },
      "aff__U32":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U38":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U39":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U35":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U36":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U34.out","add_all__U38.in0"],
          ["mul_d1__U36.out","add_all__U38.in1"],
          ["add_all__U39.in0","add_all__U38.out"],
          ["const_term_U37.out","add_all__U39.in1"],
          ["self.out","add_all__U39.out"],
          ["mul_d0__U34.in0","coeff_0_U33.out"],
          ["mul_d1__U36.in0","coeff_1_U35.out"],
          ["self.d.0","mul_d0__U34.in1"],
          ["self.d.1","mul_d1__U36.in1"]
        ]
      },
      "aff__U325":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U327.out","add_all__U331.in0"],
          ["mul_d1__U329.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["const_term_U330.out","add_all__U332.in1"],
          ["self.out","add_all__U332.out"],
          ["mul_d0__U327.in0","coeff_0_U326.out"],
          ["mul_d1__U329.in0","coeff_1_U328.out"],
          ["self.d.0","mul_d0__U327.in1"],
          ["self.d.1","mul_d1__U329.in1"]
        ]
      },
      "aff__U340":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U343":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U345":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U342.out","add_all__U346.in0"],
          ["mul_d1__U344.out","add_all__U346.in1"],
          ["add_all__U347.in0","add_all__U346.out"],
          ["const_term_U345.out","add_all__U347.in1"],
          ["self.out","add_all__U347.out"],
          ["mul_d0__U342.in0","coeff_0_U341.out"],
          ["mul_d1__U344.in0","coeff_1_U343.out"],
          ["self.d.0","mul_d0__U342.in1"],
          ["self.d.1","mul_d1__U344.in1"]
        ]
      },
      "aff__U355":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U356":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U358":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U360":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U357":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U357.out","add_all__U361.in0"],
          ["mul_d1__U359.out","add_all__U361.in1"],
          ["add_all__U362.in0","add_all__U361.out"],
          ["const_term_U360.out","add_all__U362.in1"],
          ["self.out","add_all__U362.out"],
          ["mul_d0__U357.in0","coeff_0_U356.out"],
          ["mul_d1__U359.in0","coeff_1_U358.out"],
          ["self.d.0","mul_d0__U357.in1"],
          ["self.d.1","mul_d1__U359.in1"]
        ]
      },
      "aff__U370":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U375":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U372.out","add_all__U376.in0"],
          ["mul_d1__U374.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["const_term_U375.out","add_all__U377.in1"],
          ["self.out","add_all__U377.out"],
          ["mul_d0__U372.in0","coeff_0_U371.out"],
          ["mul_d1__U374.in0","coeff_1_U373.out"],
          ["self.d.0","mul_d0__U372.in1"],
          ["self.d.1","mul_d1__U374.in1"]
        ]
      },
      "aff__U385":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U392":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U386":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U388":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U390":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U389":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U387.out","add_all__U391.in0"],
          ["mul_d1__U389.out","add_all__U391.in1"],
          ["add_all__U392.in0","add_all__U391.out"],
          ["const_term_U390.out","add_all__U392.in1"],
          ["self.out","add_all__U392.out"],
          ["mul_d0__U387.in0","coeff_0_U386.out"],
          ["mul_d1__U389.in0","coeff_1_U388.out"],
          ["self.d.0","mul_d0__U387.in1"],
          ["self.d.1","mul_d1__U389.in1"]
        ]
      },
      "aff__U400":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U406":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U401":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U403":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U405":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U402.out","add_all__U406.in0"],
          ["mul_d1__U404.out","add_all__U406.in1"],
          ["add_all__U407.in0","add_all__U406.out"],
          ["const_term_U405.out","add_all__U407.in1"],
          ["self.out","add_all__U407.out"],
          ["mul_d0__U402.in0","coeff_0_U401.out"],
          ["mul_d1__U404.in0","coeff_1_U403.out"],
          ["self.d.0","mul_d0__U402.in1"],
          ["self.d.1","mul_d1__U404.in1"]
        ]
      },
      "aff__U415":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U419":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U417.out","add_all__U421.in0"],
          ["mul_d1__U419.out","add_all__U421.in1"],
          ["add_all__U422.in0","add_all__U421.out"],
          ["const_term_U420.out","add_all__U422.in1"],
          ["self.out","add_all__U422.out"],
          ["mul_d0__U417.in0","coeff_0_U416.out"],
          ["mul_d1__U419.in0","coeff_1_U418.out"],
          ["self.d.0","mul_d0__U417.in1"],
          ["self.d.1","mul_d1__U419.in1"]
        ]
      },
      "aff__U430":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U433":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U435":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U432":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U434":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U432.out","add_all__U436.in0"],
          ["mul_d1__U434.out","add_all__U436.in1"],
          ["add_all__U437.in0","add_all__U436.out"],
          ["const_term_U435.out","add_all__U437.in1"],
          ["self.out","add_all__U437.out"],
          ["mul_d0__U432.in0","coeff_0_U431.out"],
          ["mul_d1__U434.in0","coeff_1_U433.out"],
          ["self.d.0","mul_d0__U432.in1"],
          ["self.d.1","mul_d1__U434.in1"]
        ]
      },
      "aff__U445":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U447.out","add_all__U451.in0"],
          ["mul_d1__U449.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["const_term_U450.out","add_all__U452.in1"],
          ["self.out","add_all__U452.out"],
          ["mul_d0__U447.in0","coeff_0_U446.out"],
          ["mul_d1__U449.in0","coeff_1_U448.out"],
          ["self.d.0","mul_d0__U447.in1"],
          ["self.d.1","mul_d1__U449.in1"]
        ]
      },
      "aff__U460":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U467":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U461":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U463":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U465":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U462.out","add_all__U466.in0"],
          ["mul_d1__U464.out","add_all__U466.in1"],
          ["add_all__U467.in0","add_all__U466.out"],
          ["const_term_U465.out","add_all__U467.in1"],
          ["self.out","add_all__U467.out"],
          ["mul_d0__U462.in0","coeff_0_U461.out"],
          ["mul_d1__U464.in0","coeff_1_U463.out"],
          ["self.d.0","mul_d0__U462.in1"],
          ["self.d.1","mul_d1__U464.in1"]
        ]
      },
      "aff__U47":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U49.out","add_all__U53.in0"],
          ["mul_d1__U51.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["const_term_U52.out","add_all__U54.in1"],
          ["self.out","add_all__U54.out"],
          ["mul_d0__U49.in0","coeff_0_U48.out"],
          ["mul_d1__U51.in0","coeff_1_U50.out"],
          ["self.d.0","mul_d0__U49.in1"],
          ["self.d.1","mul_d1__U51.in1"]
        ]
      },
      "aff__U475":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U477.out","add_all__U481.in0"],
          ["mul_d1__U479.out","add_all__U481.in1"],
          ["add_all__U482.in0","add_all__U481.out"],
          ["const_term_U480.out","add_all__U482.in1"],
          ["self.out","add_all__U482.out"],
          ["mul_d0__U477.in0","coeff_0_U476.out"],
          ["mul_d1__U479.in0","coeff_1_U478.out"],
          ["self.d.0","mul_d0__U477.in1"],
          ["self.d.1","mul_d1__U479.in1"]
        ]
      },
      "aff__U490":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U491":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U493":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U495":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U492.out","add_all__U496.in0"],
          ["mul_d1__U494.out","add_all__U496.in1"],
          ["add_all__U497.in0","add_all__U496.out"],
          ["const_term_U495.out","add_all__U497.in1"],
          ["self.out","add_all__U497.out"],
          ["mul_d0__U492.in0","coeff_0_U491.out"],
          ["mul_d1__U494.in0","coeff_1_U493.out"],
          ["self.d.0","mul_d0__U492.in1"],
          ["self.d.1","mul_d1__U494.in1"]
        ]
      },
      "aff__U505":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U511":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U512":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U506":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U508":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U510":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U509":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U507.out","add_all__U511.in0"],
          ["mul_d1__U509.out","add_all__U511.in1"],
          ["add_all__U512.in0","add_all__U511.out"],
          ["const_term_U510.out","add_all__U512.in1"],
          ["self.out","add_all__U512.out"],
          ["mul_d0__U507.in0","coeff_0_U506.out"],
          ["mul_d1__U509.in0","coeff_1_U508.out"],
          ["self.d.0","mul_d0__U507.in1"],
          ["self.d.1","mul_d1__U509.in1"]
        ]
      },
      "aff__U520":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U521":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U523":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U525":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U522":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U522.out","add_all__U526.in0"],
          ["mul_d1__U524.out","add_all__U526.in1"],
          ["add_all__U527.in0","add_all__U526.out"],
          ["const_term_U525.out","add_all__U527.in1"],
          ["self.out","add_all__U527.out"],
          ["mul_d0__U522.in0","coeff_0_U521.out"],
          ["mul_d1__U524.in0","coeff_1_U523.out"],
          ["self.d.0","mul_d0__U522.in1"],
          ["self.d.1","mul_d1__U524.in1"]
        ]
      },
      "aff__U535":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U537.out","add_all__U541.in0"],
          ["mul_d1__U539.out","add_all__U541.in1"],
          ["add_all__U542.in0","add_all__U541.out"],
          ["const_term_U540.out","add_all__U542.in1"],
          ["self.out","add_all__U542.out"],
          ["mul_d0__U537.in0","coeff_0_U536.out"],
          ["mul_d1__U539.in0","coeff_1_U538.out"],
          ["self.d.0","mul_d0__U537.in1"],
          ["self.d.1","mul_d1__U539.in1"]
        ]
      },
      "aff__U550":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U556":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U553":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U555":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U552":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U552.out","add_all__U556.in0"],
          ["mul_d1__U554.out","add_all__U556.in1"],
          ["add_all__U557.in0","add_all__U556.out"],
          ["const_term_U555.out","add_all__U557.in1"],
          ["self.out","add_all__U557.out"],
          ["mul_d0__U552.in0","coeff_0_U551.out"],
          ["mul_d1__U554.in0","coeff_1_U553.out"],
          ["self.d.0","mul_d0__U552.in1"],
          ["self.d.1","mul_d1__U554.in1"]
        ]
      },
      "aff__U565":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U566":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U568":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U570":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U567.out","add_all__U571.in0"],
          ["mul_d1__U569.out","add_all__U571.in1"],
          ["add_all__U572.in0","add_all__U571.out"],
          ["const_term_U570.out","add_all__U572.in1"],
          ["self.out","add_all__U572.out"],
          ["mul_d0__U567.in0","coeff_0_U566.out"],
          ["mul_d1__U569.in0","coeff_1_U568.out"],
          ["self.d.0","mul_d0__U567.in1"],
          ["self.d.1","mul_d1__U569.in1"]
        ]
      },
      "aff__U580":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U582.out","add_all__U586.in0"],
          ["mul_d1__U584.out","add_all__U586.in1"],
          ["add_all__U587.in0","add_all__U586.out"],
          ["const_term_U585.out","add_all__U587.in1"],
          ["self.out","add_all__U587.out"],
          ["mul_d0__U582.in0","coeff_0_U581.out"],
          ["mul_d1__U584.in0","coeff_1_U583.out"],
          ["self.d.0","mul_d0__U582.in1"],
          ["self.d.1","mul_d1__U584.in1"]
        ]
      },
      "aff__U595":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U602":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U599":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U597.out","add_all__U601.in0"],
          ["mul_d1__U599.out","add_all__U601.in1"],
          ["add_all__U602.in0","add_all__U601.out"],
          ["const_term_U600.out","add_all__U602.in1"],
          ["self.out","add_all__U602.out"],
          ["mul_d0__U597.in0","coeff_0_U596.out"],
          ["mul_d1__U599.in0","coeff_1_U598.out"],
          ["self.d.0","mul_d0__U597.in1"],
          ["self.d.1","mul_d1__U599.in1"]
        ]
      },
      "aff__U610":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U611":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U613":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U615":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U612.out","add_all__U616.in0"],
          ["mul_d1__U614.out","add_all__U616.in1"],
          ["add_all__U617.in0","add_all__U616.out"],
          ["const_term_U615.out","add_all__U617.in1"],
          ["self.out","add_all__U617.out"],
          ["mul_d0__U612.in0","coeff_0_U611.out"],
          ["mul_d1__U614.in0","coeff_1_U613.out"],
          ["self.d.0","mul_d0__U612.in1"],
          ["self.d.1","mul_d1__U614.in1"]
        ]
      },
      "aff__U62":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U64.out","add_all__U68.in0"],
          ["mul_d1__U66.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["const_term_U67.out","add_all__U69.in1"],
          ["self.out","add_all__U69.out"],
          ["mul_d0__U64.in0","coeff_0_U63.out"],
          ["mul_d1__U66.in0","coeff_1_U65.out"],
          ["self.d.0","mul_d0__U64.in1"],
          ["self.d.1","mul_d1__U66.in1"]
        ]
      },
      "aff__U625":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U627.out","add_all__U631.in0"],
          ["mul_d1__U629.out","add_all__U631.in1"],
          ["add_all__U632.in0","add_all__U631.out"],
          ["const_term_U630.out","add_all__U632.in1"],
          ["self.out","add_all__U632.out"],
          ["mul_d0__U627.in0","coeff_0_U626.out"],
          ["mul_d1__U629.in0","coeff_1_U628.out"],
          ["self.d.0","mul_d0__U627.in1"],
          ["self.d.1","mul_d1__U629.in1"]
        ]
      },
      "aff__U640":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U646":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U647":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U641":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U643":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U645":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U642":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U642.out","add_all__U646.in0"],
          ["mul_d1__U644.out","add_all__U646.in1"],
          ["add_all__U647.in0","add_all__U646.out"],
          ["const_term_U645.out","add_all__U647.in1"],
          ["self.out","add_all__U647.out"],
          ["mul_d0__U642.in0","coeff_0_U641.out"],
          ["mul_d1__U644.in0","coeff_1_U643.out"],
          ["self.d.0","mul_d0__U642.in1"],
          ["self.d.1","mul_d1__U644.in1"]
        ]
      },
      "aff__U655":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U657.out","add_all__U661.in0"],
          ["mul_d1__U659.out","add_all__U661.in1"],
          ["add_all__U662.in0","add_all__U661.out"],
          ["const_term_U660.out","add_all__U662.in1"],
          ["self.out","add_all__U662.out"],
          ["mul_d0__U657.in0","coeff_0_U656.out"],
          ["mul_d1__U659.in0","coeff_1_U658.out"],
          ["self.d.0","mul_d0__U657.in1"],
          ["self.d.1","mul_d1__U659.in1"]
        ]
      },
      "aff__U670":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U676":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U677":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U671":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U675":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U672":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U674":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U672.out","add_all__U676.in0"],
          ["mul_d1__U674.out","add_all__U676.in1"],
          ["add_all__U677.in0","add_all__U676.out"],
          ["const_term_U675.out","add_all__U677.in1"],
          ["self.out","add_all__U677.out"],
          ["mul_d0__U672.in0","coeff_0_U671.out"],
          ["mul_d1__U674.in0","coeff_1_U673.out"],
          ["self.d.0","mul_d0__U672.in1"],
          ["self.d.1","mul_d1__U674.in1"]
        ]
      },
      "aff__U685":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U691":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U692":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U687.out","add_all__U691.in0"],
          ["mul_d1__U689.out","add_all__U691.in1"],
          ["add_all__U692.in0","add_all__U691.out"],
          ["const_term_U690.out","add_all__U692.in1"],
          ["self.out","add_all__U692.out"],
          ["mul_d0__U687.in0","coeff_0_U686.out"],
          ["mul_d1__U689.in0","coeff_1_U688.out"],
          ["self.d.0","mul_d0__U687.in1"],
          ["self.d.1","mul_d1__U689.in1"]
        ]
      },
      "aff__U700":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U703":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U705":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U704":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U702.out","add_all__U706.in0"],
          ["mul_d1__U704.out","add_all__U706.in1"],
          ["add_all__U707.in0","add_all__U706.out"],
          ["const_term_U705.out","add_all__U707.in1"],
          ["self.out","add_all__U707.out"],
          ["mul_d0__U702.in0","coeff_0_U701.out"],
          ["mul_d1__U704.in0","coeff_1_U703.out"],
          ["self.d.0","mul_d0__U702.in1"],
          ["self.d.1","mul_d1__U704.in1"]
        ]
      },
      "aff__U715":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U721":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U722":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U716":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U718":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U720":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U717":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U719":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U717.out","add_all__U721.in0"],
          ["mul_d1__U719.out","add_all__U721.in1"],
          ["add_all__U722.in0","add_all__U721.out"],
          ["const_term_U720.out","add_all__U722.in1"],
          ["self.out","add_all__U722.out"],
          ["mul_d0__U717.in0","coeff_0_U716.out"],
          ["mul_d1__U719.in0","coeff_1_U718.out"],
          ["self.d.0","mul_d0__U717.in1"],
          ["self.d.1","mul_d1__U719.in1"]
        ]
      },
      "aff__U730":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U731":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U733":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U732.out","add_all__U736.in0"],
          ["mul_d1__U734.out","add_all__U736.in1"],
          ["add_all__U737.in0","add_all__U736.out"],
          ["const_term_U735.out","add_all__U737.in1"],
          ["self.out","add_all__U737.out"],
          ["mul_d0__U732.in0","coeff_0_U731.out"],
          ["mul_d1__U734.in0","coeff_1_U733.out"],
          ["self.d.0","mul_d0__U732.in1"],
          ["self.d.1","mul_d1__U734.in1"]
        ]
      },
      "aff__U745":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U747.out","add_all__U751.in0"],
          ["mul_d1__U749.out","add_all__U751.in1"],
          ["add_all__U752.in0","add_all__U751.out"],
          ["const_term_U750.out","add_all__U752.in1"],
          ["self.out","add_all__U752.out"],
          ["mul_d0__U747.in0","coeff_0_U746.out"],
          ["mul_d1__U749.in0","coeff_1_U748.out"],
          ["self.d.0","mul_d0__U747.in1"],
          ["self.d.1","mul_d1__U749.in1"]
        ]
      },
      "aff__U760":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U761":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U763":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U765":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U762.out","add_all__U766.in0"],
          ["mul_d1__U764.out","add_all__U766.in1"],
          ["add_all__U767.in0","add_all__U766.out"],
          ["const_term_U765.out","add_all__U767.in1"],
          ["self.out","add_all__U767.out"],
          ["mul_d0__U762.in0","coeff_0_U761.out"],
          ["mul_d1__U764.in0","coeff_1_U763.out"],
          ["self.d.0","mul_d0__U762.in1"],
          ["self.d.1","mul_d1__U764.in1"]
        ]
      },
      "aff__U77":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U80":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U82":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U81":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U79.out","add_all__U83.in0"],
          ["mul_d1__U81.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["const_term_U82.out","add_all__U84.in1"],
          ["self.out","add_all__U84.out"],
          ["mul_d0__U79.in0","coeff_0_U78.out"],
          ["mul_d1__U81.in0","coeff_1_U80.out"],
          ["self.d.0","mul_d0__U79.in1"],
          ["self.d.1","mul_d1__U81.in1"]
        ]
      },
      "aff__U775":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U777.out","add_all__U781.in0"],
          ["mul_d1__U779.out","add_all__U781.in1"],
          ["add_all__U782.in0","add_all__U781.out"],
          ["const_term_U780.out","add_all__U782.in1"],
          ["self.out","add_all__U782.out"],
          ["mul_d0__U777.in0","coeff_0_U776.out"],
          ["mul_d1__U779.in0","coeff_1_U778.out"],
          ["self.d.0","mul_d0__U777.in1"],
          ["self.d.1","mul_d1__U779.in1"]
        ]
      },
      "aff__U790":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U797":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U791":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U793":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U795":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U792":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U794":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U792.out","add_all__U796.in0"],
          ["mul_d1__U794.out","add_all__U796.in1"],
          ["add_all__U797.in0","add_all__U796.out"],
          ["const_term_U795.out","add_all__U797.in1"],
          ["self.out","add_all__U797.out"],
          ["mul_d0__U792.in0","coeff_0_U791.out"],
          ["mul_d1__U794.in0","coeff_1_U793.out"],
          ["self.d.0","mul_d0__U792.in1"],
          ["self.d.1","mul_d1__U794.in1"]
        ]
      },
      "aff__U805":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U806":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U808":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U810":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U807.out","add_all__U811.in0"],
          ["mul_d1__U809.out","add_all__U811.in1"],
          ["add_all__U812.in0","add_all__U811.out"],
          ["const_term_U810.out","add_all__U812.in1"],
          ["self.out","add_all__U812.out"],
          ["mul_d0__U807.in0","coeff_0_U806.out"],
          ["mul_d1__U809.in0","coeff_1_U808.out"],
          ["self.d.0","mul_d0__U807.in1"],
          ["self.d.1","mul_d1__U809.in1"]
        ]
      },
      "aff__U820":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U826":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U821":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U823":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U825":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U824":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U822.out","add_all__U826.in0"],
          ["mul_d1__U824.out","add_all__U826.in1"],
          ["add_all__U827.in0","add_all__U826.out"],
          ["const_term_U825.out","add_all__U827.in1"],
          ["self.out","add_all__U827.out"],
          ["mul_d0__U822.in0","coeff_0_U821.out"],
          ["mul_d1__U824.in0","coeff_1_U823.out"],
          ["self.d.0","mul_d0__U822.in1"],
          ["self.d.1","mul_d1__U824.in1"]
        ]
      },
      "aff__U835":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U837.out","add_all__U841.in0"],
          ["mul_d1__U839.out","add_all__U841.in1"],
          ["add_all__U842.in0","add_all__U841.out"],
          ["const_term_U840.out","add_all__U842.in1"],
          ["self.out","add_all__U842.out"],
          ["mul_d0__U837.in0","coeff_0_U836.out"],
          ["mul_d1__U839.in0","coeff_1_U838.out"],
          ["self.d.0","mul_d0__U837.in1"],
          ["self.d.1","mul_d1__U839.in1"]
        ]
      },
      "aff__U850":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U851":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U853":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U855":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U852.out","add_all__U856.in0"],
          ["mul_d1__U854.out","add_all__U856.in1"],
          ["add_all__U857.in0","add_all__U856.out"],
          ["const_term_U855.out","add_all__U857.in1"],
          ["self.out","add_all__U857.out"],
          ["mul_d0__U852.in0","coeff_0_U851.out"],
          ["mul_d1__U854.in0","coeff_1_U853.out"],
          ["self.d.0","mul_d0__U852.in1"],
          ["self.d.1","mul_d1__U854.in1"]
        ]
      },
      "aff__U865":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U867.out","add_all__U871.in0"],
          ["mul_d1__U869.out","add_all__U871.in1"],
          ["add_all__U872.in0","add_all__U871.out"],
          ["const_term_U870.out","add_all__U872.in1"],
          ["self.out","add_all__U872.out"],
          ["mul_d0__U867.in0","coeff_0_U866.out"],
          ["mul_d1__U869.in0","coeff_1_U868.out"],
          ["self.d.0","mul_d0__U867.in1"],
          ["self.d.1","mul_d1__U869.in1"]
        ]
      },
      "aff__U880":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U886":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U887":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U881":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U883":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U885":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U882.out","add_all__U886.in0"],
          ["mul_d1__U884.out","add_all__U886.in1"],
          ["add_all__U887.in0","add_all__U886.out"],
          ["const_term_U885.out","add_all__U887.in1"],
          ["self.out","add_all__U887.out"],
          ["mul_d0__U882.in0","coeff_0_U881.out"],
          ["mul_d1__U884.in0","coeff_1_U883.out"],
          ["self.d.0","mul_d0__U882.in1"],
          ["self.d.1","mul_d1__U884.in1"]
        ]
      },
      "aff__U895":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U901":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U896":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U898":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U899":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U897.out","add_all__U901.in0"],
          ["mul_d1__U899.out","add_all__U901.in1"],
          ["add_all__U902.in0","add_all__U901.out"],
          ["const_term_U900.out","add_all__U902.in1"],
          ["self.out","add_all__U902.out"],
          ["mul_d0__U897.in0","coeff_0_U896.out"],
          ["mul_d1__U899.in0","coeff_1_U898.out"],
          ["self.d.0","mul_d0__U897.in1"],
          ["self.d.1","mul_d1__U899.in1"]
        ]
      },
      "aff__U910":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U911":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U913":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U915":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U914":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U912.out","add_all__U916.in0"],
          ["mul_d1__U914.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["const_term_U915.out","add_all__U917.in1"],
          ["self.out","add_all__U917.out"],
          ["mul_d0__U912.in0","coeff_0_U911.out"],
          ["mul_d1__U914.in0","coeff_1_U913.out"],
          ["self.d.0","mul_d0__U912.in1"],
          ["self.d.1","mul_d1__U914.in1"]
        ]
      },
      "aff__U92":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U98":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U99":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U95":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U94":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U96":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U94.out","add_all__U98.in0"],
          ["mul_d1__U96.out","add_all__U98.in1"],
          ["add_all__U99.in0","add_all__U98.out"],
          ["const_term_U97.out","add_all__U99.in1"],
          ["self.out","add_all__U99.out"],
          ["mul_d0__U94.in0","coeff_0_U93.out"],
          ["mul_d1__U96.in0","coeff_1_U95.out"],
          ["self.d.0","mul_d0__U94.in1"],
          ["self.d.1","mul_d1__U96.in1"]
        ]
      },
      "aff__U925":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U927.out","add_all__U931.in0"],
          ["mul_d1__U929.out","add_all__U931.in1"],
          ["add_all__U932.in0","add_all__U931.out"],
          ["const_term_U930.out","add_all__U932.in1"],
          ["self.out","add_all__U932.out"],
          ["mul_d0__U927.in0","coeff_0_U926.out"],
          ["mul_d1__U929.in0","coeff_1_U928.out"],
          ["self.d.0","mul_d0__U927.in1"],
          ["self.d.1","mul_d1__U929.in1"]
        ]
      },
      "aff__U940":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U941":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U943":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U945":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U942.out","add_all__U946.in0"],
          ["mul_d1__U944.out","add_all__U946.in1"],
          ["add_all__U947.in0","add_all__U946.out"],
          ["const_term_U945.out","add_all__U947.in1"],
          ["self.out","add_all__U947.out"],
          ["mul_d0__U942.in0","coeff_0_U941.out"],
          ["mul_d1__U944.in0","coeff_1_U943.out"],
          ["self.d.0","mul_d0__U942.in1"],
          ["self.d.1","mul_d1__U944.in1"]
        ]
      },
      "aff__U955":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U962":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U957.out","add_all__U961.in0"],
          ["mul_d1__U959.out","add_all__U961.in1"],
          ["add_all__U962.in0","add_all__U961.out"],
          ["const_term_U960.out","add_all__U962.in1"],
          ["self.out","add_all__U962.out"],
          ["mul_d0__U957.in0","coeff_0_U956.out"],
          ["mul_d1__U959.in0","coeff_1_U958.out"],
          ["self.d.0","mul_d0__U957.in1"],
          ["self.d.1","mul_d1__U959.in1"]
        ]
      },
      "aff__U970":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U976":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U973":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U975":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U972":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U972.out","add_all__U976.in0"],
          ["mul_d1__U974.out","add_all__U976.in1"],
          ["add_all__U977.in0","add_all__U976.out"],
          ["const_term_U975.out","add_all__U977.in1"],
          ["self.out","add_all__U977.out"],
          ["mul_d0__U972.in0","coeff_0_U971.out"],
          ["mul_d1__U974.in0","coeff_1_U973.out"],
          ["self.d.0","mul_d0__U972.in1"],
          ["self.d.1","mul_d1__U974.in1"]
        ]
      },
      "aff__U985":{
        "type":["Record",[
          ["out",["Array",32,"Bit"]],
          ["d",["Array",2,["Array",32,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "add_all__U992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "coeff_0_U986":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "coeff_1_U988":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "const_term_U990":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00011fff"]}
          },
          "mul_d0__U987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          },
          "mul_d1__U989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["mul_d0__U987.out","add_all__U991.in0"],
          ["mul_d1__U989.out","add_all__U991.in1"],
          ["add_all__U992.in0","add_all__U991.out"],
          ["const_term_U990.out","add_all__U992.in1"],
          ["self.out","add_all__U992.out"],
          ["mul_d0__U987.in0","coeff_0_U986.out"],
          ["mul_d1__U989.in0","coeff_1_U988.out"],
          ["self.d.0","mul_d0__U987.in1"],
          ["self.d.1","mul_d1__U989.in1"]
        ]
      },
      "affine_controller__U1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U2"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U12":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U10.out"],
          ["d_1_inc.in1","_U10.out"],
          ["cmp_time.in1","_U11.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U12.in0"],
          ["d_1_at_max.out","d_0_am__U12.in1"],
          ["d_0_next_value.sel","d_0_am__U12.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1014":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1023":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1024":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1015"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1025":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1023.out"],
          ["d_1_inc.in1","_U1023.out"],
          ["cmp_time.in1","_U1024.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1025.in0"],
          ["d_1_at_max.out","d_0_am__U1025.in1"],
          ["d_0_next_value.sel","d_0_am__U1025.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1029":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1039":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1030"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1040":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1038.out"],
          ["d_1_inc.in1","_U1038.out"],
          ["cmp_time.in1","_U1039.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1040.in0"],
          ["d_1_at_max.out","d_0_am__U1040.in1"],
          ["d_0_next_value.sel","d_0_am__U1040.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1044":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1053":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1045"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1055":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1053.out"],
          ["d_1_inc.in1","_U1053.out"],
          ["cmp_time.in1","_U1054.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1055.in0"],
          ["d_1_at_max.out","d_0_am__U1055.in1"],
          ["d_0_next_value.sel","d_0_am__U1055.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1059":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1069":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1060"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1070":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1068.out"],
          ["d_1_inc.in1","_U1068.out"],
          ["cmp_time.in1","_U1069.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1070.in0"],
          ["d_1_at_max.out","d_0_am__U1070.in1"],
          ["d_0_next_value.sel","d_0_am__U1070.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U106":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U107"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U117":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U115.out"],
          ["d_1_inc.in1","_U115.out"],
          ["cmp_time.in1","_U116.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U117.in0"],
          ["d_1_at_max.out","d_0_am__U117.in1"],
          ["d_0_next_value.sel","d_0_am__U117.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1074":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1083":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1075"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1085":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1083.out"],
          ["d_1_inc.in1","_U1083.out"],
          ["cmp_time.in1","_U1084.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1085.in0"],
          ["d_1_at_max.out","d_0_am__U1085.in1"],
          ["d_0_next_value.sel","d_0_am__U1085.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1089":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1098":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1099":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1090"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1100":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1098.out"],
          ["d_1_inc.in1","_U1098.out"],
          ["cmp_time.in1","_U1099.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1100.in0"],
          ["d_1_at_max.out","d_0_am__U1100.in1"],
          ["d_0_next_value.sel","d_0_am__U1100.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1104":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1114":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1105"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1115":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1113.out"],
          ["d_1_inc.in1","_U1113.out"],
          ["cmp_time.in1","_U1114.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1115.in0"],
          ["d_1_at_max.out","d_0_am__U1115.in1"],
          ["d_0_next_value.sel","d_0_am__U1115.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1119":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1120"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1130":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1128.out"],
          ["d_1_inc.in1","_U1128.out"],
          ["cmp_time.in1","_U1129.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1130.in0"],
          ["d_1_at_max.out","d_0_am__U1130.in1"],
          ["d_0_next_value.sel","d_0_am__U1130.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1134":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1135"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1145":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1143.out"],
          ["d_1_inc.in1","_U1143.out"],
          ["cmp_time.in1","_U1144.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1145.in0"],
          ["d_1_at_max.out","d_0_am__U1145.in1"],
          ["d_0_next_value.sel","d_0_am__U1145.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1149":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1158":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1150"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1160":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1158.out"],
          ["d_1_inc.in1","_U1158.out"],
          ["cmp_time.in1","_U1159.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1160.in0"],
          ["d_1_at_max.out","d_0_am__U1160.in1"],
          ["d_0_next_value.sel","d_0_am__U1160.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1164":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1173":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1165"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1175":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1173.out"],
          ["d_1_inc.in1","_U1173.out"],
          ["cmp_time.in1","_U1174.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1175.in0"],
          ["d_1_at_max.out","d_0_am__U1175.in1"],
          ["d_0_next_value.sel","d_0_am__U1175.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1179":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1188":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1180"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1190":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1188.out"],
          ["d_1_inc.in1","_U1188.out"],
          ["cmp_time.in1","_U1189.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1190.in0"],
          ["d_1_at_max.out","d_0_am__U1190.in1"],
          ["d_0_next_value.sel","d_0_am__U1190.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1194":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1195"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1214":{
            "modref":"corebit.and"
          },
          "d_0_am__U1215":{
            "modref":"corebit.and"
          },
          "d_0_am__U1216":{
            "modref":"corebit.and"
          },
          "d_0_am__U1217":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1218":{
            "modref":"corebit.and"
          },
          "d_1_am__U1219":{
            "modref":"corebit.and"
          },
          "d_1_am__U1220":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1221":{
            "modref":"corebit.and"
          },
          "d_2_am__U1222":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1223":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1212.out"],
          ["d_1_inc.in1","_U1212.out"],
          ["d_2_inc.in1","_U1212.out"],
          ["d_3_inc.in1","_U1212.out"],
          ["d_4_inc.in1","_U1212.out"],
          ["cmp_time.in1","_U1213.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1214.in0"],
          ["d_1_at_max.out","d_0_am__U1214.in1"],
          ["d_0_am__U1215.in0","d_0_am__U1214.out"],
          ["d_2_at_max.out","d_0_am__U1215.in1"],
          ["d_0_am__U1216.in0","d_0_am__U1215.out"],
          ["d_3_at_max.out","d_0_am__U1216.in1"],
          ["d_0_am__U1217.in0","d_0_am__U1216.out"],
          ["d_4_at_max.out","d_0_am__U1217.in1"],
          ["d_0_next_value.sel","d_0_am__U1217.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1218.in0"],
          ["d_2_at_max.out","d_1_am__U1218.in1"],
          ["d_1_am__U1219.in0","d_1_am__U1218.out"],
          ["d_3_at_max.out","d_1_am__U1219.in1"],
          ["d_1_am__U1220.in0","d_1_am__U1219.out"],
          ["d_4_at_max.out","d_1_am__U1220.in1"],
          ["d_1_next_value.sel","d_1_am__U1220.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1221.in0"],
          ["d_3_at_max.out","d_2_am__U1221.in1"],
          ["d_2_am__U1222.in0","d_2_am__U1221.out"],
          ["d_4_at_max.out","d_2_am__U1222.in1"],
          ["d_2_next_value.sel","d_2_am__U1222.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1223.in0"],
          ["d_4_at_max.out","d_3_am__U1223.in1"],
          ["d_3_next_value.sel","d_3_am__U1223.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U136":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U122"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U138":{
            "modref":"corebit.and"
          },
          "d_0_am__U139":{
            "modref":"corebit.and"
          },
          "d_0_am__U140":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U141":{
            "modref":"corebit.and"
          },
          "d_1_am__U142":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U143":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U136.out"],
          ["d_1_inc.in1","_U136.out"],
          ["d_2_inc.in1","_U136.out"],
          ["d_3_inc.in1","_U136.out"],
          ["cmp_time.in1","_U137.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U138.in0"],
          ["d_1_at_max.out","d_0_am__U138.in1"],
          ["d_0_am__U139.in0","d_0_am__U138.out"],
          ["d_2_at_max.out","d_0_am__U139.in1"],
          ["d_0_am__U140.in0","d_0_am__U139.out"],
          ["d_3_at_max.out","d_0_am__U140.in1"],
          ["d_0_next_value.sel","d_0_am__U140.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U141.in0"],
          ["d_2_at_max.out","d_1_am__U141.in1"],
          ["d_1_am__U142.in0","d_1_am__U141.out"],
          ["d_3_at_max.out","d_1_am__U142.in1"],
          ["d_1_next_value.sel","d_1_am__U142.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U143.in0"],
          ["d_3_at_max.out","d_2_am__U143.in1"],
          ["d_2_next_value.sel","d_2_am__U143.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1243":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",9,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1244"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1275":{
            "modref":"corebit.and"
          },
          "d_0_am__U1276":{
            "modref":"corebit.and"
          },
          "d_0_am__U1277":{
            "modref":"corebit.and"
          },
          "d_0_am__U1278":{
            "modref":"corebit.and"
          },
          "d_0_am__U1279":{
            "modref":"corebit.and"
          },
          "d_0_am__U1280":{
            "modref":"corebit.and"
          },
          "d_0_am__U1281":{
            "modref":"corebit.and"
          },
          "d_0_am__U1282":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1283":{
            "modref":"corebit.and"
          },
          "d_1_am__U1284":{
            "modref":"corebit.and"
          },
          "d_1_am__U1285":{
            "modref":"corebit.and"
          },
          "d_1_am__U1286":{
            "modref":"corebit.and"
          },
          "d_1_am__U1287":{
            "modref":"corebit.and"
          },
          "d_1_am__U1288":{
            "modref":"corebit.and"
          },
          "d_1_am__U1289":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1290":{
            "modref":"corebit.and"
          },
          "d_2_am__U1291":{
            "modref":"corebit.and"
          },
          "d_2_am__U1292":{
            "modref":"corebit.and"
          },
          "d_2_am__U1293":{
            "modref":"corebit.and"
          },
          "d_2_am__U1294":{
            "modref":"corebit.and"
          },
          "d_2_am__U1295":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1296":{
            "modref":"corebit.and"
          },
          "d_3_am__U1297":{
            "modref":"corebit.and"
          },
          "d_3_am__U1298":{
            "modref":"corebit.and"
          },
          "d_3_am__U1299":{
            "modref":"corebit.and"
          },
          "d_3_am__U1300":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1301":{
            "modref":"corebit.and"
          },
          "d_4_am__U1302":{
            "modref":"corebit.and"
          },
          "d_4_am__U1303":{
            "modref":"corebit.and"
          },
          "d_4_am__U1304":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000002"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U1305":{
            "modref":"corebit.and"
          },
          "d_5_am__U1306":{
            "modref":"corebit.and"
          },
          "d_5_am__U1307":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_am__U1308":{
            "modref":"corebit.and"
          },
          "d_6_am__U1309":{
            "modref":"corebit.and"
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_am__U1310":{
            "modref":"corebit.and"
          },
          "d_7_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_7_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_7_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_7_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_7_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_7_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_8_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_8_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_8_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_8_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_8_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1273.out"],
          ["d_1_inc.in1","_U1273.out"],
          ["d_2_inc.in1","_U1273.out"],
          ["d_3_inc.in1","_U1273.out"],
          ["d_4_inc.in1","_U1273.out"],
          ["d_5_inc.in1","_U1273.out"],
          ["d_6_inc.in1","_U1273.out"],
          ["d_7_inc.in1","_U1273.out"],
          ["d_8_inc.in1","_U1273.out"],
          ["cmp_time.in1","_U1274.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["d_7_reg.out","affine_func.d.7"],
          ["d_8_reg.out","affine_func.d.8"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["d_7_reg.en","cmp_time.out"],
          ["d_8_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1275.in0"],
          ["d_1_at_max.out","d_0_am__U1275.in1"],
          ["d_0_am__U1276.in0","d_0_am__U1275.out"],
          ["d_2_at_max.out","d_0_am__U1276.in1"],
          ["d_0_am__U1277.in0","d_0_am__U1276.out"],
          ["d_3_at_max.out","d_0_am__U1277.in1"],
          ["d_0_am__U1278.in0","d_0_am__U1277.out"],
          ["d_4_at_max.out","d_0_am__U1278.in1"],
          ["d_0_am__U1279.in0","d_0_am__U1278.out"],
          ["d_5_at_max.out","d_0_am__U1279.in1"],
          ["d_0_am__U1280.in0","d_0_am__U1279.out"],
          ["d_6_at_max.out","d_0_am__U1280.in1"],
          ["d_0_am__U1281.in0","d_0_am__U1280.out"],
          ["d_7_at_max.out","d_0_am__U1281.in1"],
          ["d_0_am__U1282.in0","d_0_am__U1281.out"],
          ["d_8_at_max.out","d_0_am__U1282.in1"],
          ["d_0_next_value.sel","d_0_am__U1282.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1283.in0"],
          ["d_2_at_max.out","d_1_am__U1283.in1"],
          ["d_1_am__U1284.in0","d_1_am__U1283.out"],
          ["d_3_at_max.out","d_1_am__U1284.in1"],
          ["d_1_am__U1285.in0","d_1_am__U1284.out"],
          ["d_4_at_max.out","d_1_am__U1285.in1"],
          ["d_1_am__U1286.in0","d_1_am__U1285.out"],
          ["d_5_at_max.out","d_1_am__U1286.in1"],
          ["d_1_am__U1287.in0","d_1_am__U1286.out"],
          ["d_6_at_max.out","d_1_am__U1287.in1"],
          ["d_1_am__U1288.in0","d_1_am__U1287.out"],
          ["d_7_at_max.out","d_1_am__U1288.in1"],
          ["d_1_am__U1289.in0","d_1_am__U1288.out"],
          ["d_8_at_max.out","d_1_am__U1289.in1"],
          ["d_1_next_value.sel","d_1_am__U1289.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1290.in0"],
          ["d_3_at_max.out","d_2_am__U1290.in1"],
          ["d_2_am__U1291.in0","d_2_am__U1290.out"],
          ["d_4_at_max.out","d_2_am__U1291.in1"],
          ["d_2_am__U1292.in0","d_2_am__U1291.out"],
          ["d_5_at_max.out","d_2_am__U1292.in1"],
          ["d_2_am__U1293.in0","d_2_am__U1292.out"],
          ["d_6_at_max.out","d_2_am__U1293.in1"],
          ["d_2_am__U1294.in0","d_2_am__U1293.out"],
          ["d_7_at_max.out","d_2_am__U1294.in1"],
          ["d_2_am__U1295.in0","d_2_am__U1294.out"],
          ["d_8_at_max.out","d_2_am__U1295.in1"],
          ["d_2_next_value.sel","d_2_am__U1295.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1296.in0"],
          ["d_4_at_max.out","d_3_am__U1296.in1"],
          ["d_3_am__U1297.in0","d_3_am__U1296.out"],
          ["d_5_at_max.out","d_3_am__U1297.in1"],
          ["d_3_am__U1298.in0","d_3_am__U1297.out"],
          ["d_6_at_max.out","d_3_am__U1298.in1"],
          ["d_3_am__U1299.in0","d_3_am__U1298.out"],
          ["d_7_at_max.out","d_3_am__U1299.in1"],
          ["d_3_am__U1300.in0","d_3_am__U1299.out"],
          ["d_8_at_max.out","d_3_am__U1300.in1"],
          ["d_3_next_value.sel","d_3_am__U1300.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1301.in0"],
          ["d_5_at_max.out","d_4_am__U1301.in1"],
          ["d_4_am__U1302.in0","d_4_am__U1301.out"],
          ["d_6_at_max.out","d_4_am__U1302.in1"],
          ["d_4_am__U1303.in0","d_4_am__U1302.out"],
          ["d_7_at_max.out","d_4_am__U1303.in1"],
          ["d_4_am__U1304.in0","d_4_am__U1303.out"],
          ["d_8_at_max.out","d_4_am__U1304.in1"],
          ["d_4_next_value.sel","d_4_am__U1304.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U1305.in0"],
          ["d_6_at_max.out","d_5_am__U1305.in1"],
          ["d_5_am__U1306.in0","d_5_am__U1305.out"],
          ["d_7_at_max.out","d_5_am__U1306.in1"],
          ["d_5_am__U1307.in0","d_5_am__U1306.out"],
          ["d_8_at_max.out","d_5_am__U1307.in1"],
          ["d_5_next_value.sel","d_5_am__U1307.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["true.out","d_6_am__U1308.in0"],
          ["d_7_at_max.out","d_6_am__U1308.in1"],
          ["d_6_am__U1309.in0","d_6_am__U1308.out"],
          ["d_8_at_max.out","d_6_am__U1309.in1"],
          ["d_6_next_value.sel","d_6_am__U1309.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"],
          ["true.out","d_7_am__U1310.in0"],
          ["d_8_at_max.out","d_7_am__U1310.in1"],
          ["d_7_next_value.sel","d_7_am__U1310.out"],
          ["d_7_reg.out","d_7_at_max.in0"],
          ["d_7_max.out","d_7_at_max.in1"],
          ["d_7_next_value_at_max.sel","d_7_at_max.out"],
          ["d_7_reg.out","d_7_inc.in0"],
          ["d_7_next_value_at_max.in0","d_7_inc.out"],
          ["d_7_next_value_at_max.in1","d_7_min.out"],
          ["d_7_reg.out","d_7_next_value.in0"],
          ["d_7_next_value_at_max.out","d_7_next_value.in1"],
          ["d_7_reg.in","d_7_next_value.out"],
          ["self.clk","d_7_reg.clk"],
          ["self.rst_n","d_7_reg.clr"],
          ["self.d.7","d_7_reg.out"],
          ["d_8_reg.out","d_8_at_max.in0"],
          ["d_8_max.out","d_8_at_max.in1"],
          ["d_8_next_value_at_max.sel","d_8_at_max.out"],
          ["d_8_reg.out","d_8_inc.in0"],
          ["d_8_next_value_at_max.in0","d_8_inc.out"],
          ["d_8_next_value_at_max.in1","d_8_min.out"],
          ["d_8_reg.out","d_8_next_value.in0"],
          ["d_8_next_value_at_max.out","d_8_next_value.in1"],
          ["d_8_reg.in","d_8_next_value.out"],
          ["true.out","d_8_next_value.sel"],
          ["self.clk","d_8_reg.clk"],
          ["self.rst_n","d_8_reg.clr"],
          ["self.d.8","d_8_reg.out"]
        ]
      },
      "affine_controller__U1344":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1353":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1354":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1345"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1355":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1353.out"],
          ["d_1_inc.in1","_U1353.out"],
          ["cmp_time.in1","_U1354.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1355.in0"],
          ["d_1_at_max.out","d_0_am__U1355.in1"],
          ["d_0_next_value.sel","d_0_am__U1355.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1359":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1360"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1370":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1368.out"],
          ["d_1_inc.in1","_U1368.out"],
          ["cmp_time.in1","_U1369.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1370.in0"],
          ["d_1_at_max.out","d_0_am__U1370.in1"],
          ["d_0_next_value.sel","d_0_am__U1370.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1374":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1375"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1385":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1383.out"],
          ["d_1_inc.in1","_U1383.out"],
          ["cmp_time.in1","_U1384.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1385.in0"],
          ["d_1_at_max.out","d_0_am__U1385.in1"],
          ["d_0_next_value.sel","d_0_am__U1385.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1389":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1398":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1390"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1400":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1398.out"],
          ["d_1_inc.in1","_U1398.out"],
          ["cmp_time.in1","_U1399.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1400.in0"],
          ["d_1_at_max.out","d_0_am__U1400.in1"],
          ["d_0_next_value.sel","d_0_am__U1400.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1404":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1413":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1405"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1415":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1413.out"],
          ["d_1_inc.in1","_U1413.out"],
          ["cmp_time.in1","_U1414.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1415.in0"],
          ["d_1_at_max.out","d_0_am__U1415.in1"],
          ["d_0_next_value.sel","d_0_am__U1415.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1419":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1429":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1420"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1430":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1428.out"],
          ["d_1_inc.in1","_U1428.out"],
          ["cmp_time.in1","_U1429.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1430.in0"],
          ["d_1_at_max.out","d_0_am__U1430.in1"],
          ["d_0_next_value.sel","d_0_am__U1430.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1434":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1443":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1435"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1445":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1443.out"],
          ["d_1_inc.in1","_U1443.out"],
          ["cmp_time.in1","_U1444.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1445.in0"],
          ["d_1_at_max.out","d_0_am__U1445.in1"],
          ["d_0_next_value.sel","d_0_am__U1445.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1449":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1459":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1450"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1460":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1458.out"],
          ["d_1_inc.in1","_U1458.out"],
          ["cmp_time.in1","_U1459.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1460.in0"],
          ["d_1_at_max.out","d_0_am__U1460.in1"],
          ["d_0_next_value.sel","d_0_am__U1460.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U1464":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",6,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1485":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1465"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1487":{
            "modref":"corebit.and"
          },
          "d_0_am__U1488":{
            "modref":"corebit.and"
          },
          "d_0_am__U1489":{
            "modref":"corebit.and"
          },
          "d_0_am__U1490":{
            "modref":"corebit.and"
          },
          "d_0_am__U1491":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1492":{
            "modref":"corebit.and"
          },
          "d_1_am__U1493":{
            "modref":"corebit.and"
          },
          "d_1_am__U1494":{
            "modref":"corebit.and"
          },
          "d_1_am__U1495":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1496":{
            "modref":"corebit.and"
          },
          "d_2_am__U1497":{
            "modref":"corebit.and"
          },
          "d_2_am__U1498":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U1499":{
            "modref":"corebit.and"
          },
          "d_3_am__U1500":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U1501":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1485.out"],
          ["d_1_inc.in1","_U1485.out"],
          ["d_2_inc.in1","_U1485.out"],
          ["d_3_inc.in1","_U1485.out"],
          ["d_4_inc.in1","_U1485.out"],
          ["d_5_inc.in1","_U1485.out"],
          ["cmp_time.in1","_U1486.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1487.in0"],
          ["d_1_at_max.out","d_0_am__U1487.in1"],
          ["d_0_am__U1488.in0","d_0_am__U1487.out"],
          ["d_2_at_max.out","d_0_am__U1488.in1"],
          ["d_0_am__U1489.in0","d_0_am__U1488.out"],
          ["d_3_at_max.out","d_0_am__U1489.in1"],
          ["d_0_am__U1490.in0","d_0_am__U1489.out"],
          ["d_4_at_max.out","d_0_am__U1490.in1"],
          ["d_0_am__U1491.in0","d_0_am__U1490.out"],
          ["d_5_at_max.out","d_0_am__U1491.in1"],
          ["d_0_next_value.sel","d_0_am__U1491.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1492.in0"],
          ["d_2_at_max.out","d_1_am__U1492.in1"],
          ["d_1_am__U1493.in0","d_1_am__U1492.out"],
          ["d_3_at_max.out","d_1_am__U1493.in1"],
          ["d_1_am__U1494.in0","d_1_am__U1493.out"],
          ["d_4_at_max.out","d_1_am__U1494.in1"],
          ["d_1_am__U1495.in0","d_1_am__U1494.out"],
          ["d_5_at_max.out","d_1_am__U1495.in1"],
          ["d_1_next_value.sel","d_1_am__U1495.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1496.in0"],
          ["d_3_at_max.out","d_2_am__U1496.in1"],
          ["d_2_am__U1497.in0","d_2_am__U1496.out"],
          ["d_4_at_max.out","d_2_am__U1497.in1"],
          ["d_2_am__U1498.in0","d_2_am__U1497.out"],
          ["d_5_at_max.out","d_2_am__U1498.in1"],
          ["d_2_next_value.sel","d_2_am__U1498.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U1499.in0"],
          ["d_4_at_max.out","d_3_am__U1499.in1"],
          ["d_3_am__U1500.in0","d_3_am__U1499.out"],
          ["d_5_at_max.out","d_3_am__U1500.in1"],
          ["d_3_next_value.sel","d_3_am__U1500.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U1501.in0"],
          ["d_5_at_max.out","d_4_am__U1501.in1"],
          ["d_4_next_value.sel","d_4_am__U1501.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["true.out","d_5_next_value.sel"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"]
        ]
      },
      "affine_controller__U1524":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1539":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1525"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1541":{
            "modref":"corebit.and"
          },
          "d_0_am__U1542":{
            "modref":"corebit.and"
          },
          "d_0_am__U1543":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1544":{
            "modref":"corebit.and"
          },
          "d_1_am__U1545":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1546":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1539.out"],
          ["d_1_inc.in1","_U1539.out"],
          ["d_2_inc.in1","_U1539.out"],
          ["d_3_inc.in1","_U1539.out"],
          ["cmp_time.in1","_U1540.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1541.in0"],
          ["d_1_at_max.out","d_0_am__U1541.in1"],
          ["d_0_am__U1542.in0","d_0_am__U1541.out"],
          ["d_2_at_max.out","d_0_am__U1542.in1"],
          ["d_0_am__U1543.in0","d_0_am__U1542.out"],
          ["d_3_at_max.out","d_0_am__U1543.in1"],
          ["d_0_next_value.sel","d_0_am__U1543.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1544.in0"],
          ["d_2_at_max.out","d_1_am__U1544.in1"],
          ["d_1_am__U1545.in0","d_1_am__U1544.out"],
          ["d_3_at_max.out","d_1_am__U1545.in1"],
          ["d_1_next_value.sel","d_1_am__U1545.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1546.in0"],
          ["d_3_at_max.out","d_2_am__U1546.in1"],
          ["d_2_next_value.sel","d_2_am__U1546.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U1564":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1565"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1581":{
            "modref":"corebit.and"
          },
          "d_0_am__U1582":{
            "modref":"corebit.and"
          },
          "d_0_am__U1583":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U1584":{
            "modref":"corebit.and"
          },
          "d_1_am__U1585":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U1586":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000006"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h0000007f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1579.out"],
          ["d_1_inc.in1","_U1579.out"],
          ["d_2_inc.in1","_U1579.out"],
          ["d_3_inc.in1","_U1579.out"],
          ["cmp_time.in1","_U1580.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1581.in0"],
          ["d_1_at_max.out","d_0_am__U1581.in1"],
          ["d_0_am__U1582.in0","d_0_am__U1581.out"],
          ["d_2_at_max.out","d_0_am__U1582.in1"],
          ["d_0_am__U1583.in0","d_0_am__U1582.out"],
          ["d_3_at_max.out","d_0_am__U1583.in1"],
          ["d_0_next_value.sel","d_0_am__U1583.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U1584.in0"],
          ["d_2_at_max.out","d_1_am__U1584.in1"],
          ["d_1_am__U1585.in0","d_1_am__U1584.out"],
          ["d_3_at_max.out","d_1_am__U1585.in1"],
          ["d_1_next_value.sel","d_1_am__U1585.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U1586.in0"],
          ["d_3_at_max.out","d_2_am__U1586.in1"],
          ["d_2_next_value.sel","d_2_am__U1586.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U16":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U17"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U27":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U25.out"],
          ["d_1_inc.in1","_U25.out"],
          ["cmp_time.in1","_U26.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U27.in0"],
          ["d_1_at_max.out","d_0_am__U27.in1"],
          ["d_0_next_value.sel","d_0_am__U27.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U160":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",7,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U161"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U186":{
            "modref":"corebit.and"
          },
          "d_0_am__U187":{
            "modref":"corebit.and"
          },
          "d_0_am__U188":{
            "modref":"corebit.and"
          },
          "d_0_am__U189":{
            "modref":"corebit.and"
          },
          "d_0_am__U190":{
            "modref":"corebit.and"
          },
          "d_0_am__U191":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_am__U192":{
            "modref":"corebit.and"
          },
          "d_1_am__U193":{
            "modref":"corebit.and"
          },
          "d_1_am__U194":{
            "modref":"corebit.and"
          },
          "d_1_am__U195":{
            "modref":"corebit.and"
          },
          "d_1_am__U196":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_am__U197":{
            "modref":"corebit.and"
          },
          "d_2_am__U198":{
            "modref":"corebit.and"
          },
          "d_2_am__U199":{
            "modref":"corebit.and"
          },
          "d_2_am__U200":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_am__U201":{
            "modref":"corebit.and"
          },
          "d_3_am__U202":{
            "modref":"corebit.and"
          },
          "d_3_am__U203":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_am__U204":{
            "modref":"corebit.and"
          },
          "d_4_am__U205":{
            "modref":"corebit.and"
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000008"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_am__U206":{
            "modref":"corebit.and"
          },
          "d_5_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_5_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_5_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000003"]}
          },
          "d_5_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_5_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_5_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_6_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_6_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000007"]}
          },
          "d_6_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_6_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_6_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U184.out"],
          ["d_1_inc.in1","_U184.out"],
          ["d_2_inc.in1","_U184.out"],
          ["d_3_inc.in1","_U184.out"],
          ["d_4_inc.in1","_U184.out"],
          ["d_5_inc.in1","_U184.out"],
          ["d_6_inc.in1","_U184.out"],
          ["cmp_time.in1","_U185.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["d_5_reg.out","affine_func.d.5"],
          ["d_6_reg.out","affine_func.d.6"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["d_5_reg.en","cmp_time.out"],
          ["d_6_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U186.in0"],
          ["d_1_at_max.out","d_0_am__U186.in1"],
          ["d_0_am__U187.in0","d_0_am__U186.out"],
          ["d_2_at_max.out","d_0_am__U187.in1"],
          ["d_0_am__U188.in0","d_0_am__U187.out"],
          ["d_3_at_max.out","d_0_am__U188.in1"],
          ["d_0_am__U189.in0","d_0_am__U188.out"],
          ["d_4_at_max.out","d_0_am__U189.in1"],
          ["d_0_am__U190.in0","d_0_am__U189.out"],
          ["d_5_at_max.out","d_0_am__U190.in1"],
          ["d_0_am__U191.in0","d_0_am__U190.out"],
          ["d_6_at_max.out","d_0_am__U191.in1"],
          ["d_0_next_value.sel","d_0_am__U191.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U192.in0"],
          ["d_2_at_max.out","d_1_am__U192.in1"],
          ["d_1_am__U193.in0","d_1_am__U192.out"],
          ["d_3_at_max.out","d_1_am__U193.in1"],
          ["d_1_am__U194.in0","d_1_am__U193.out"],
          ["d_4_at_max.out","d_1_am__U194.in1"],
          ["d_1_am__U195.in0","d_1_am__U194.out"],
          ["d_5_at_max.out","d_1_am__U195.in1"],
          ["d_1_am__U196.in0","d_1_am__U195.out"],
          ["d_6_at_max.out","d_1_am__U196.in1"],
          ["d_1_next_value.sel","d_1_am__U196.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U197.in0"],
          ["d_3_at_max.out","d_2_am__U197.in1"],
          ["d_2_am__U198.in0","d_2_am__U197.out"],
          ["d_4_at_max.out","d_2_am__U198.in1"],
          ["d_2_am__U199.in0","d_2_am__U198.out"],
          ["d_5_at_max.out","d_2_am__U199.in1"],
          ["d_2_am__U200.in0","d_2_am__U199.out"],
          ["d_6_at_max.out","d_2_am__U200.in1"],
          ["d_2_next_value.sel","d_2_am__U200.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.rst_n","d_2_reg.clr"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U201.in0"],
          ["d_4_at_max.out","d_3_am__U201.in1"],
          ["d_3_am__U202.in0","d_3_am__U201.out"],
          ["d_5_at_max.out","d_3_am__U202.in1"],
          ["d_3_am__U203.in0","d_3_am__U202.out"],
          ["d_6_at_max.out","d_3_am__U203.in1"],
          ["d_3_next_value.sel","d_3_am__U203.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.rst_n","d_3_reg.clr"],
          ["self.d.3","d_3_reg.out"],
          ["true.out","d_4_am__U204.in0"],
          ["d_5_at_max.out","d_4_am__U204.in1"],
          ["d_4_am__U205.in0","d_4_am__U204.out"],
          ["d_6_at_max.out","d_4_am__U205.in1"],
          ["d_4_next_value.sel","d_4_am__U205.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["self.clk","d_4_reg.clk"],
          ["self.rst_n","d_4_reg.clr"],
          ["self.d.4","d_4_reg.out"],
          ["true.out","d_5_am__U206.in0"],
          ["d_6_at_max.out","d_5_am__U206.in1"],
          ["d_5_next_value.sel","d_5_am__U206.out"],
          ["d_5_reg.out","d_5_at_max.in0"],
          ["d_5_max.out","d_5_at_max.in1"],
          ["d_5_next_value_at_max.sel","d_5_at_max.out"],
          ["d_5_reg.out","d_5_inc.in0"],
          ["d_5_next_value_at_max.in0","d_5_inc.out"],
          ["d_5_next_value_at_max.in1","d_5_min.out"],
          ["d_5_reg.out","d_5_next_value.in0"],
          ["d_5_next_value_at_max.out","d_5_next_value.in1"],
          ["d_5_reg.in","d_5_next_value.out"],
          ["self.clk","d_5_reg.clk"],
          ["self.rst_n","d_5_reg.clr"],
          ["self.d.5","d_5_reg.out"],
          ["d_6_reg.out","d_6_at_max.in0"],
          ["d_6_max.out","d_6_at_max.in1"],
          ["d_6_next_value_at_max.sel","d_6_at_max.out"],
          ["d_6_reg.out","d_6_inc.in0"],
          ["d_6_next_value_at_max.in0","d_6_inc.out"],
          ["d_6_next_value_at_max.in1","d_6_min.out"],
          ["d_6_reg.out","d_6_next_value.in0"],
          ["d_6_next_value_at_max.out","d_6_next_value.in1"],
          ["d_6_reg.in","d_6_next_value.out"],
          ["true.out","d_6_next_value.sel"],
          ["self.clk","d_6_reg.clk"],
          ["self.rst_n","d_6_reg.clr"],
          ["self.d.6","d_6_reg.out"]
        ]
      },
      "affine_controller__U234":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U235"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U245":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U243.out"],
          ["d_1_inc.in1","_U243.out"],
          ["cmp_time.in1","_U244.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U245.in0"],
          ["d_1_at_max.out","d_0_am__U245.in1"],
          ["d_0_next_value.sel","d_0_am__U245.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U249":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U250"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U260":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U258.out"],
          ["d_1_inc.in1","_U258.out"],
          ["cmp_time.in1","_U259.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U260.in0"],
          ["d_1_at_max.out","d_0_am__U260.in1"],
          ["d_0_next_value.sel","d_0_am__U260.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U264":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U274":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U265"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U275":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U273.out"],
          ["d_1_inc.in1","_U273.out"],
          ["cmp_time.in1","_U274.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U275.in0"],
          ["d_1_at_max.out","d_0_am__U275.in1"],
          ["d_0_next_value.sel","d_0_am__U275.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U279":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U288":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U280"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U290":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U288.out"],
          ["d_1_inc.in1","_U288.out"],
          ["cmp_time.in1","_U289.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U290.in0"],
          ["d_1_at_max.out","d_0_am__U290.in1"],
          ["d_0_next_value.sel","d_0_am__U290.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U294":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U304":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U295"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U305":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U303.out"],
          ["d_1_inc.in1","_U303.out"],
          ["cmp_time.in1","_U304.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U305.in0"],
          ["d_1_at_max.out","d_0_am__U305.in1"],
          ["d_0_next_value.sel","d_0_am__U305.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U309":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U319":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U310"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U320":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U318.out"],
          ["d_1_inc.in1","_U318.out"],
          ["cmp_time.in1","_U319.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U320.in0"],
          ["d_1_at_max.out","d_0_am__U320.in1"],
          ["d_0_next_value.sel","d_0_am__U320.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U31":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U40":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U41":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U32"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U42":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U40.out"],
          ["d_1_inc.in1","_U40.out"],
          ["cmp_time.in1","_U41.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U42.in0"],
          ["d_1_at_max.out","d_0_am__U42.in1"],
          ["d_0_next_value.sel","d_0_am__U42.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U324":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U333":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U325"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U335":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U333.out"],
          ["d_1_inc.in1","_U333.out"],
          ["cmp_time.in1","_U334.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U335.in0"],
          ["d_1_at_max.out","d_0_am__U335.in1"],
          ["d_0_next_value.sel","d_0_am__U335.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U339":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U348":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U349":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U340"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U350":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U348.out"],
          ["d_1_inc.in1","_U348.out"],
          ["cmp_time.in1","_U349.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U350.in0"],
          ["d_1_at_max.out","d_0_am__U350.in1"],
          ["d_0_next_value.sel","d_0_am__U350.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U354":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U364":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U355"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U365":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U363.out"],
          ["d_1_inc.in1","_U363.out"],
          ["cmp_time.in1","_U364.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U365.in0"],
          ["d_1_at_max.out","d_0_am__U365.in1"],
          ["d_0_next_value.sel","d_0_am__U365.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U369":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U379":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U370"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U380":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U378.out"],
          ["d_1_inc.in1","_U378.out"],
          ["cmp_time.in1","_U379.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U380.in0"],
          ["d_1_at_max.out","d_0_am__U380.in1"],
          ["d_0_next_value.sel","d_0_am__U380.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U384":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U394":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U385"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U395":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U393.out"],
          ["d_1_inc.in1","_U393.out"],
          ["cmp_time.in1","_U394.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U395.in0"],
          ["d_1_at_max.out","d_0_am__U395.in1"],
          ["d_0_next_value.sel","d_0_am__U395.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U399":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U409":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U400"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U410":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U408.out"],
          ["d_1_inc.in1","_U408.out"],
          ["cmp_time.in1","_U409.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U410.in0"],
          ["d_1_at_max.out","d_0_am__U410.in1"],
          ["d_0_next_value.sel","d_0_am__U410.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U414":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U423":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U415"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U425":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U423.out"],
          ["d_1_inc.in1","_U423.out"],
          ["cmp_time.in1","_U424.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U425.in0"],
          ["d_1_at_max.out","d_0_am__U425.in1"],
          ["d_0_next_value.sel","d_0_am__U425.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U429":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U438":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U439":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U430"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U440":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U438.out"],
          ["d_1_inc.in1","_U438.out"],
          ["cmp_time.in1","_U439.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U440.in0"],
          ["d_1_at_max.out","d_0_am__U440.in1"],
          ["d_0_next_value.sel","d_0_am__U440.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U444":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U454":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U445"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U455":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U453.out"],
          ["d_1_inc.in1","_U453.out"],
          ["cmp_time.in1","_U454.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U455.in0"],
          ["d_1_at_max.out","d_0_am__U455.in1"],
          ["d_0_next_value.sel","d_0_am__U455.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U459":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U469":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U460"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U470":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U468.out"],
          ["d_1_inc.in1","_U468.out"],
          ["cmp_time.in1","_U469.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U470.in0"],
          ["d_1_at_max.out","d_0_am__U470.in1"],
          ["d_0_next_value.sel","d_0_am__U470.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U47"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U57":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U55.out"],
          ["d_1_inc.in1","_U55.out"],
          ["cmp_time.in1","_U56.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U57.in0"],
          ["d_1_at_max.out","d_0_am__U57.in1"],
          ["d_0_next_value.sel","d_0_am__U57.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U474":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U483":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U475"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U485":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U483.out"],
          ["d_1_inc.in1","_U483.out"],
          ["cmp_time.in1","_U484.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U485.in0"],
          ["d_1_at_max.out","d_0_am__U485.in1"],
          ["d_0_next_value.sel","d_0_am__U485.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U489":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U499":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U490"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U500":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U498.out"],
          ["d_1_inc.in1","_U498.out"],
          ["cmp_time.in1","_U499.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U500.in0"],
          ["d_1_at_max.out","d_0_am__U500.in1"],
          ["d_0_next_value.sel","d_0_am__U500.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U504":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U513":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U505"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U515":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U513.out"],
          ["d_1_inc.in1","_U513.out"],
          ["cmp_time.in1","_U514.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U515.in0"],
          ["d_1_at_max.out","d_0_am__U515.in1"],
          ["d_0_next_value.sel","d_0_am__U515.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U519":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U529":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U520"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U530":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U528.out"],
          ["d_1_inc.in1","_U528.out"],
          ["cmp_time.in1","_U529.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U530.in0"],
          ["d_1_at_max.out","d_0_am__U530.in1"],
          ["d_0_next_value.sel","d_0_am__U530.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U534":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U543":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U544":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U535"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U545":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U543.out"],
          ["d_1_inc.in1","_U543.out"],
          ["cmp_time.in1","_U544.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U545.in0"],
          ["d_1_at_max.out","d_0_am__U545.in1"],
          ["d_0_next_value.sel","d_0_am__U545.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U549":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U559":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U550"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U560":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U558.out"],
          ["d_1_inc.in1","_U558.out"],
          ["cmp_time.in1","_U559.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U560.in0"],
          ["d_1_at_max.out","d_0_am__U560.in1"],
          ["d_0_next_value.sel","d_0_am__U560.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U564":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U573":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U574":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U565"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U575":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U573.out"],
          ["d_1_inc.in1","_U573.out"],
          ["cmp_time.in1","_U574.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U575.in0"],
          ["d_1_at_max.out","d_0_am__U575.in1"],
          ["d_0_next_value.sel","d_0_am__U575.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U579":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U580"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U590":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U588.out"],
          ["d_1_inc.in1","_U588.out"],
          ["cmp_time.in1","_U589.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U590.in0"],
          ["d_1_at_max.out","d_0_am__U590.in1"],
          ["d_0_next_value.sel","d_0_am__U590.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U594":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U603":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U595"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U605":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U603.out"],
          ["d_1_inc.in1","_U603.out"],
          ["cmp_time.in1","_U604.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U605.in0"],
          ["d_1_at_max.out","d_0_am__U605.in1"],
          ["d_0_next_value.sel","d_0_am__U605.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U609":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U618":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U619":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U610"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U620":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U618.out"],
          ["d_1_inc.in1","_U618.out"],
          ["cmp_time.in1","_U619.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U620.in0"],
          ["d_1_at_max.out","d_0_am__U620.in1"],
          ["d_0_next_value.sel","d_0_am__U620.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U61":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U62"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U72":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U70.out"],
          ["d_1_inc.in1","_U70.out"],
          ["cmp_time.in1","_U71.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U72.in0"],
          ["d_1_at_max.out","d_0_am__U72.in1"],
          ["d_0_next_value.sel","d_0_am__U72.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U624":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U633":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U634":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U625"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U635":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U633.out"],
          ["d_1_inc.in1","_U633.out"],
          ["cmp_time.in1","_U634.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U635.in0"],
          ["d_1_at_max.out","d_0_am__U635.in1"],
          ["d_0_next_value.sel","d_0_am__U635.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U639":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U649":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U640"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U650":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U648.out"],
          ["d_1_inc.in1","_U648.out"],
          ["cmp_time.in1","_U649.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U650.in0"],
          ["d_1_at_max.out","d_0_am__U650.in1"],
          ["d_0_next_value.sel","d_0_am__U650.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U654":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U663":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U655"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U665":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U663.out"],
          ["d_1_inc.in1","_U663.out"],
          ["cmp_time.in1","_U664.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U665.in0"],
          ["d_1_at_max.out","d_0_am__U665.in1"],
          ["d_0_next_value.sel","d_0_am__U665.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U669":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U670"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U680":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U678.out"],
          ["d_1_inc.in1","_U678.out"],
          ["cmp_time.in1","_U679.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U680.in0"],
          ["d_1_at_max.out","d_0_am__U680.in1"],
          ["d_0_next_value.sel","d_0_am__U680.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U684":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U693":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U685"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U695":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U693.out"],
          ["d_1_inc.in1","_U693.out"],
          ["cmp_time.in1","_U694.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U695.in0"],
          ["d_1_at_max.out","d_0_am__U695.in1"],
          ["d_0_next_value.sel","d_0_am__U695.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U699":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U709":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U700"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U710":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U708.out"],
          ["d_1_inc.in1","_U708.out"],
          ["cmp_time.in1","_U709.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U710.in0"],
          ["d_1_at_max.out","d_0_am__U710.in1"],
          ["d_0_next_value.sel","d_0_am__U710.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U714":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U723":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U715"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U725":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U723.out"],
          ["d_1_inc.in1","_U723.out"],
          ["cmp_time.in1","_U724.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U725.in0"],
          ["d_1_at_max.out","d_0_am__U725.in1"],
          ["d_0_next_value.sel","d_0_am__U725.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U729":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U738":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U730"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U740":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U738.out"],
          ["d_1_inc.in1","_U738.out"],
          ["cmp_time.in1","_U739.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U740.in0"],
          ["d_1_at_max.out","d_0_am__U740.in1"],
          ["d_0_next_value.sel","d_0_am__U740.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U744":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U753":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U754":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U745"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U755":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U753.out"],
          ["d_1_inc.in1","_U753.out"],
          ["cmp_time.in1","_U754.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U755.in0"],
          ["d_1_at_max.out","d_0_am__U755.in1"],
          ["d_0_next_value.sel","d_0_am__U755.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U759":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U769":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U760"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U770":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U768.out"],
          ["d_1_inc.in1","_U768.out"],
          ["cmp_time.in1","_U769.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U770.in0"],
          ["d_1_at_max.out","d_0_am__U770.in1"],
          ["d_0_next_value.sel","d_0_am__U770.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U76":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U86":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U77"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U87":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U85.out"],
          ["d_1_inc.in1","_U85.out"],
          ["cmp_time.in1","_U86.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U87.in0"],
          ["d_1_at_max.out","d_0_am__U87.in1"],
          ["d_0_next_value.sel","d_0_am__U87.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U774":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U783":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U775"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U785":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U783.out"],
          ["d_1_inc.in1","_U783.out"],
          ["cmp_time.in1","_U784.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U785.in0"],
          ["d_1_at_max.out","d_0_am__U785.in1"],
          ["d_0_next_value.sel","d_0_am__U785.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U789":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U799":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U790"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U800":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U798.out"],
          ["d_1_inc.in1","_U798.out"],
          ["cmp_time.in1","_U799.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U800.in0"],
          ["d_1_at_max.out","d_0_am__U800.in1"],
          ["d_0_next_value.sel","d_0_am__U800.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U804":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U813":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U805"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U815":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U813.out"],
          ["d_1_inc.in1","_U813.out"],
          ["cmp_time.in1","_U814.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U815.in0"],
          ["d_1_at_max.out","d_0_am__U815.in1"],
          ["d_0_next_value.sel","d_0_am__U815.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U819":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U828":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U829":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U820"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U830":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U828.out"],
          ["d_1_inc.in1","_U828.out"],
          ["cmp_time.in1","_U829.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U830.in0"],
          ["d_1_at_max.out","d_0_am__U830.in1"],
          ["d_0_next_value.sel","d_0_am__U830.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U834":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U843":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U844":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U835"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U845":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U843.out"],
          ["d_1_inc.in1","_U843.out"],
          ["cmp_time.in1","_U844.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U845.in0"],
          ["d_1_at_max.out","d_0_am__U845.in1"],
          ["d_0_next_value.sel","d_0_am__U845.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U849":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U859":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U850"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U860":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U858.out"],
          ["d_1_inc.in1","_U858.out"],
          ["cmp_time.in1","_U859.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U860.in0"],
          ["d_1_at_max.out","d_0_am__U860.in1"],
          ["d_0_next_value.sel","d_0_am__U860.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U864":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U873":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U865"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U875":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U873.out"],
          ["d_1_inc.in1","_U873.out"],
          ["cmp_time.in1","_U874.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U875.in0"],
          ["d_1_at_max.out","d_0_am__U875.in1"],
          ["d_0_next_value.sel","d_0_am__U875.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U879":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U889":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U880"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U890":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U888.out"],
          ["d_1_inc.in1","_U888.out"],
          ["cmp_time.in1","_U889.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U890.in0"],
          ["d_1_at_max.out","d_0_am__U890.in1"],
          ["d_0_next_value.sel","d_0_am__U890.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U894":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U903":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U895"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U905":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U903.out"],
          ["d_1_inc.in1","_U903.out"],
          ["cmp_time.in1","_U904.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U905.in0"],
          ["d_1_at_max.out","d_0_am__U905.in1"],
          ["d_0_next_value.sel","d_0_am__U905.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U909":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U918":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U919":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U910"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U920":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U918.out"],
          ["d_1_inc.in1","_U918.out"],
          ["cmp_time.in1","_U919.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U920.in0"],
          ["d_1_at_max.out","d_0_am__U920.in1"],
          ["d_0_next_value.sel","d_0_am__U920.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U91":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U92"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U102":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U100.out"],
          ["d_1_inc.in1","_U100.out"],
          ["cmp_time.in1","_U101.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U102.in0"],
          ["d_1_at_max.out","d_0_am__U102.in1"],
          ["d_0_next_value.sel","d_0_am__U102.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U924":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U933":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U934":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U925"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U935":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U933.out"],
          ["d_1_inc.in1","_U933.out"],
          ["cmp_time.in1","_U934.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U935.in0"],
          ["d_1_at_max.out","d_0_am__U935.in1"],
          ["d_0_next_value.sel","d_0_am__U935.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U939":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U949":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U940"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U950":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U948.out"],
          ["d_1_inc.in1","_U948.out"],
          ["cmp_time.in1","_U949.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U950.in0"],
          ["d_1_at_max.out","d_0_am__U950.in1"],
          ["d_0_next_value.sel","d_0_am__U950.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U954":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U963":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U955"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U965":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U963.out"],
          ["d_1_inc.in1","_U963.out"],
          ["cmp_time.in1","_U964.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U965.in0"],
          ["d_1_at_max.out","d_0_am__U965.in1"],
          ["d_0_next_value.sel","d_0_am__U965.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U969":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U979":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U970"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U980":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U978.out"],
          ["d_1_inc.in1","_U978.out"],
          ["cmp_time.in1","_U979.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U980.in0"],
          ["d_1_at_max.out","d_0_am__U980.in1"],
          ["d_0_next_value.sel","d_0_am__U980.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U984":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U993":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U985"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U995":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U993.out"],
          ["d_1_inc.in1","_U993.out"],
          ["cmp_time.in1","_U994.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U995.in0"],
          ["d_1_at_max.out","d_0_am__U995.in1"],
          ["d_0_next_value.sel","d_0_am__U995.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U999":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",32,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U1008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000001"]}
          },
          "_U1009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1000"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "cycle_time":{
            "genref":"commonlib.counter",
            "genargs":{"inc":["Int",1], "max":["Int",2147483647], "min":["Int",0], "width":["Int",32]}
          },
          "d_0_am__U1010":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",32]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",32]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",32]},
            "modargs":{"value":[["BitVector",32],"32'h00000000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",32]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",32]},
            "modargs":{"init":[["BitVector",32],"32'h00000000"]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",32]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U1008.out"],
          ["d_1_inc.in1","_U1008.out"],
          ["cmp_time.in1","_U1009.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["true.out","cycle_time.en"],
          ["time_diff.in1","cycle_time.out"],
          ["self.rst_n","cycle_time.reset"],
          ["true.out","d_0_am__U1010.in0"],
          ["d_1_at_max.out","d_0_am__U1010.in1"],
          ["d_0_next_value.sel","d_0_am__U1010.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.rst_n","d_0_reg.clr"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.rst_n","d_1_reg.clr"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_glb_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.output_glb_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_output_glb_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_glb_stencil_op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_cgra_stencil_op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_cgra_stencil"
          }
        },
        "connections":[
          ["self.input_glb_stencil_op_hcompute_input_cgra_stencil_read.0","inner_compute.in0_input_glb_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_input_cgra_stencil_write.0","inner_compute.out_input_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_input_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["input_glb_stencil_op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_input_glb_stencil"
          }
        },
        "connections":[
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","inner_compute.in0_input_host_stencil.0"],
          ["self.input_glb_stencil_op_hcompute_input_glb_stencil_write.0","inner_compute.out_input_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_cgra_stencil"
          }
        },
        "connections":[
          ["self.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read.0","inner_compute.in0_kernel_glb_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write.0","inner_compute.out_kernel_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_kernel_glb_stencil"
          }
        },
        "connections":[
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","inner_compute.in0_kernel_host_stencil.0"],
          ["self.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write.0","inner_compute.out_kernel_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_1"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_10"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_11"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_12"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_13"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_14"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_15"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_2"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_3"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_4"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_5"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_6"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_7"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_8"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_cgra_stencil_9"
          }
        },
        "connections":[
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in0_input_cgra_stencil.0"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in0_input_cgra_stencil.1"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in0_input_cgra_stencil.2"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in0_input_cgra_stencil.3"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in0_input_cgra_stencil.4"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in0_input_cgra_stencil.5"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in0_input_cgra_stencil.6"],
          ["self.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in0_input_cgra_stencil.7"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in1_kernel_cgra_stencil.0"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.1","inner_compute.in1_kernel_cgra_stencil.1"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.2","inner_compute.in1_kernel_cgra_stencil.2"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.3","inner_compute.in1_kernel_cgra_stencil.3"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.4","inner_compute.in1_kernel_cgra_stencil.4"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.5","inner_compute.in1_kernel_cgra_stencil.5"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.6","inner_compute.in1_kernel_cgra_stencil.6"],
          ["self.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.7","inner_compute.in1_kernel_cgra_stencil.7"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read.0","inner_compute.in2_output_cgra_stencil.0"],
          ["self.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write.0","inner_compute.out_output_cgra_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_output_glb_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["output_cgra_stencil_op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["output_glb_stencil_op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_output_glb_stencil"
          }
        },
        "connections":[
          ["self.output_cgra_stencil_op_hcompute_output_glb_stencil_read.0","inner_compute.in0_output_cgra_stencil.0"],
          ["self.output_glb_stencil_op_hcompute_output_glb_stencil_write.0","inner_compute.out_output_glb_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_output_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_output_glb_stencil.0"]
        ]
      },
      "hcompute_input_cgra_stencil":{
        "type":["Record",[
          ["out_input_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_cgra_stencil","self.in0_input_glb_stencil.0"]
        ]
      },
      "hcompute_input_glb_stencil":{
        "type":["Record",[
          ["out_input_glb_stencil",["Array",16,"Bit"]],
          ["in0_input_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_input_glb_stencil","self.in0_input_host_stencil.0"]
        ]
      },
      "hcompute_kernel_cgra_stencil":{
        "type":["Record",[
          ["out_kernel_cgra_stencil",["Array",16,"Bit"]],
          ["in0_kernel_glb_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_cgra_stencil","self.in0_kernel_glb_stencil.0"]
        ]
      },
      "hcompute_kernel_glb_stencil":{
        "type":["Record",[
          ["out_kernel_glb_stencil",["Array",16,"Bit"]],
          ["in0_kernel_host_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_kernel_glb_stencil","self.in0_kernel_host_stencil.0"]
        ]
      },
      "hcompute_output_cgra_stencil":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__701":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__701.out"]
        ]
      },
      "hcompute_output_cgra_stencil_1":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__710.out"]
        ]
      },
      "hcompute_output_cgra_stencil_10":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_957_971_972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_958_969_970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_968_969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_960_967_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_961_966_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_962_965_966":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_963_964_965":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_3_970_971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.out","add_957_971_972.in0"],
          ["add_output_cgra_stencil_3_970_971.out","add_957_971_972.in1"],
          ["self.out_output_cgra_stencil","add_957_971_972.out"],
          ["mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.out","add_958_969_970.in0"],
          ["add_959_968_969.out","add_958_969_970.in1"],
          ["add_output_cgra_stencil_3_970_971.in1","add_958_969_970.out"],
          ["mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.out","add_959_968_969.in0"],
          ["add_960_967_968.out","add_959_968_969.in1"],
          ["mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.out","add_960_967_968.in0"],
          ["add_961_966_967.out","add_960_967_968.in1"],
          ["mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.out","add_961_966_967.in0"],
          ["add_962_965_966.out","add_961_966_967.in1"],
          ["mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.out","add_962_965_966.in0"],
          ["add_963_964_965.out","add_962_965_966.in1"],
          ["mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.out","add_963_964_965.in0"],
          ["mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.out","add_963_964_965.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_3_970_971.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_17_input_cgra_stencil_17_957.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_18_input_cgra_stencil_18_958.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_19_input_cgra_stencil_19_959.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_20_input_cgra_stencil_20_960.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_21_input_cgra_stencil_21_961.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_22_input_cgra_stencil_22_962.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_23_input_cgra_stencil_23_963.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_24_input_cgra_stencil_24_964.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_11":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1032_1046_1047":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1033_1044_1045":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1034_1043_1044":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1035_1042_1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1036_1041_1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1037_1040_1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1038_1039_1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_4_1045_1046":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.out","add_1032_1046_1047.in0"],
          ["add_output_cgra_stencil_4_1045_1046.out","add_1032_1046_1047.in1"],
          ["self.out_output_cgra_stencil","add_1032_1046_1047.out"],
          ["mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.out","add_1033_1044_1045.in0"],
          ["add_1034_1043_1044.out","add_1033_1044_1045.in1"],
          ["add_output_cgra_stencil_4_1045_1046.in1","add_1033_1044_1045.out"],
          ["mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.out","add_1034_1043_1044.in0"],
          ["add_1035_1042_1043.out","add_1034_1043_1044.in1"],
          ["mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.out","add_1035_1042_1043.in0"],
          ["add_1036_1041_1042.out","add_1035_1042_1043.in1"],
          ["mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.out","add_1036_1041_1042.in0"],
          ["add_1037_1040_1041.out","add_1036_1041_1042.in1"],
          ["mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.out","add_1037_1040_1041.in0"],
          ["add_1038_1039_1040.out","add_1037_1040_1041.in1"],
          ["mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.out","add_1038_1039_1040.in0"],
          ["mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.out","add_1038_1039_1040.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_4_1045_1046.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_25_input_cgra_stencil_25_1032.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_26_input_cgra_stencil_26_1033.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_27_input_cgra_stencil_27_1034.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_28_input_cgra_stencil_28_1035.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_29_input_cgra_stencil_29_1036.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_30_input_cgra_stencil_30_1037.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_31_input_cgra_stencil_31_1038.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_32_input_cgra_stencil_32_1039.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_12":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1107_1121_1122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1108_1119_1120":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1109_1118_1119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1117_1118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1116_1117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1112_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1113_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_5_1120_1121":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.out","add_1107_1121_1122.in0"],
          ["add_output_cgra_stencil_5_1120_1121.out","add_1107_1121_1122.in1"],
          ["self.out_output_cgra_stencil","add_1107_1121_1122.out"],
          ["mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.out","add_1108_1119_1120.in0"],
          ["add_1109_1118_1119.out","add_1108_1119_1120.in1"],
          ["add_output_cgra_stencil_5_1120_1121.in1","add_1108_1119_1120.out"],
          ["mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.out","add_1109_1118_1119.in0"],
          ["add_1110_1117_1118.out","add_1109_1118_1119.in1"],
          ["mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.out","add_1110_1117_1118.in0"],
          ["add_1111_1116_1117.out","add_1110_1117_1118.in1"],
          ["mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.out","add_1111_1116_1117.in0"],
          ["add_1112_1115_1116.out","add_1111_1116_1117.in1"],
          ["mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.out","add_1112_1115_1116.in0"],
          ["add_1113_1114_1115.out","add_1112_1115_1116.in1"],
          ["mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.out","add_1113_1114_1115.in0"],
          ["mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.out","add_1113_1114_1115.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_5_1120_1121.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_33_input_cgra_stencil_33_1107.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_34_input_cgra_stencil_34_1108.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_35_input_cgra_stencil_35_1109.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_36_input_cgra_stencil_36_1110.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_37_input_cgra_stencil_37_1111.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_38_input_cgra_stencil_38_1112.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_39_input_cgra_stencil_39_1113.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_40_input_cgra_stencil_40_1114.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_13":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1182_1196_1197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1183_1194_1195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1184_1193_1194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1185_1192_1193":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1186_1191_1192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1187_1190_1191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1188_1189_1190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_6_1195_1196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.out","add_1182_1196_1197.in0"],
          ["add_output_cgra_stencil_6_1195_1196.out","add_1182_1196_1197.in1"],
          ["self.out_output_cgra_stencil","add_1182_1196_1197.out"],
          ["mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.out","add_1183_1194_1195.in0"],
          ["add_1184_1193_1194.out","add_1183_1194_1195.in1"],
          ["add_output_cgra_stencil_6_1195_1196.in1","add_1183_1194_1195.out"],
          ["mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.out","add_1184_1193_1194.in0"],
          ["add_1185_1192_1193.out","add_1184_1193_1194.in1"],
          ["mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.out","add_1185_1192_1193.in0"],
          ["add_1186_1191_1192.out","add_1185_1192_1193.in1"],
          ["mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.out","add_1186_1191_1192.in0"],
          ["add_1187_1190_1191.out","add_1186_1191_1192.in1"],
          ["mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.out","add_1187_1190_1191.in0"],
          ["add_1188_1189_1190.out","add_1187_1190_1191.in1"],
          ["mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.out","add_1188_1189_1190.in0"],
          ["mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.out","add_1188_1189_1190.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_6_1195_1196.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_41_input_cgra_stencil_41_1182.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_42_input_cgra_stencil_42_1183.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_43_input_cgra_stencil_43_1184.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_44_input_cgra_stencil_44_1185.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_45_input_cgra_stencil_45_1186.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_46_input_cgra_stencil_46_1187.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_47_input_cgra_stencil_47_1188.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_48_input_cgra_stencil_48_1189.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_14":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1257_1271_1272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1258_1269_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1268_1269":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1260_1267_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1261_1266_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1265_1266":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1264_1265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_7_1270_1271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.out","add_1257_1271_1272.in0"],
          ["add_output_cgra_stencil_7_1270_1271.out","add_1257_1271_1272.in1"],
          ["self.out_output_cgra_stencil","add_1257_1271_1272.out"],
          ["mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.out","add_1258_1269_1270.in0"],
          ["add_1259_1268_1269.out","add_1258_1269_1270.in1"],
          ["add_output_cgra_stencil_7_1270_1271.in1","add_1258_1269_1270.out"],
          ["mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.out","add_1259_1268_1269.in0"],
          ["add_1260_1267_1268.out","add_1259_1268_1269.in1"],
          ["mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.out","add_1260_1267_1268.in0"],
          ["add_1261_1266_1267.out","add_1260_1267_1268.in1"],
          ["mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.out","add_1261_1266_1267.in0"],
          ["add_1262_1265_1266.out","add_1261_1266_1267.in1"],
          ["mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.out","add_1262_1265_1266.in0"],
          ["add_1263_1264_1265.out","add_1262_1265_1266.in1"],
          ["mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.out","add_1263_1264_1265.in0"],
          ["mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.out","add_1263_1264_1265.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_7_1270_1271.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_49_input_cgra_stencil_49_1257.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_50_input_cgra_stencil_50_1258.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_51_input_cgra_stencil_51_1259.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_52_input_cgra_stencil_52_1260.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_53_input_cgra_stencil_53_1261.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_54_input_cgra_stencil_54_1262.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_55_input_cgra_stencil_55_1263.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_56_input_cgra_stencil_56_1264.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_15":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1332_1346_1347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1333_1344_1345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1334_1343_1344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1335_1342_1343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1336_1341_1342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1337_1340_1341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1338_1339_1340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_8_1345_1346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.out","add_1332_1346_1347.in0"],
          ["add_output_cgra_stencil_8_1345_1346.out","add_1332_1346_1347.in1"],
          ["self.out_output_cgra_stencil","add_1332_1346_1347.out"],
          ["mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.out","add_1333_1344_1345.in0"],
          ["add_1334_1343_1344.out","add_1333_1344_1345.in1"],
          ["add_output_cgra_stencil_8_1345_1346.in1","add_1333_1344_1345.out"],
          ["mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.out","add_1334_1343_1344.in0"],
          ["add_1335_1342_1343.out","add_1334_1343_1344.in1"],
          ["mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.out","add_1335_1342_1343.in0"],
          ["add_1336_1341_1342.out","add_1335_1342_1343.in1"],
          ["mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.out","add_1336_1341_1342.in0"],
          ["add_1337_1340_1341.out","add_1336_1341_1342.in1"],
          ["mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.out","add_1337_1340_1341.in0"],
          ["add_1338_1339_1340.out","add_1337_1340_1341.in1"],
          ["mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.out","add_1338_1339_1340.in0"],
          ["mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.out","add_1338_1339_1340.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_8_1345_1346.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_57_input_cgra_stencil_57_1332.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_58_input_cgra_stencil_58_1333.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_59_input_cgra_stencil_59_1334.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_60_input_cgra_stencil_60_1335.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_61_input_cgra_stencil_61_1336.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_62_input_cgra_stencil_62_1337.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_63_input_cgra_stencil_63_1338.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_64_input_cgra_stencil_64_1339.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_2":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__719":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__719.out"]
        ]
      },
      "hcompute_output_cgra_stencil_3":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__728.out"]
        ]
      },
      "hcompute_output_cgra_stencil_4":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__737":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__737.out"]
        ]
      },
      "hcompute_output_cgra_stencil_5":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__746.out"]
        ]
      },
      "hcompute_output_cgra_stencil_6":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__755.out"]
        ]
      },
      "hcompute_output_cgra_stencil_7":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_output_cgra_stencil","const_p0__764.out"]
        ]
      },
      "hcompute_output_cgra_stencil_8":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_807_821_822":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_808_819_820":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_809_818_819":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_810_817_818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_811_816_817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_812_815_816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_813_814_815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_1_820_821":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.out","add_807_821_822.in0"],
          ["add_output_cgra_stencil_1_820_821.out","add_807_821_822.in1"],
          ["self.out_output_cgra_stencil","add_807_821_822.out"],
          ["mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.out","add_808_819_820.in0"],
          ["add_809_818_819.out","add_808_819_820.in1"],
          ["add_output_cgra_stencil_1_820_821.in1","add_808_819_820.out"],
          ["mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.out","add_809_818_819.in0"],
          ["add_810_817_818.out","add_809_818_819.in1"],
          ["mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.out","add_810_817_818.in0"],
          ["add_811_816_817.out","add_810_817_818.in1"],
          ["mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.out","add_811_816_817.in0"],
          ["add_812_815_816.out","add_811_816_817.in1"],
          ["mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.out","add_812_815_816.in0"],
          ["add_813_814_815.out","add_812_815_816.in1"],
          ["mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.out","add_813_814_815.in0"],
          ["mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.out","add_813_814_815.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_1_820_821.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_1_input_cgra_stencil_1_807.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_2_input_cgra_stencil_2_808.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_3_input_cgra_stencil_3_809.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_4_input_cgra_stencil_4_810.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_5_input_cgra_stencil_5_811.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_6_input_cgra_stencil_6_812.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_7_input_cgra_stencil_7_813.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_8_input_cgra_stencil_8_814.in1"]
        ]
      },
      "hcompute_output_cgra_stencil_9":{
        "type":["Record",[
          ["out_output_cgra_stencil",["Array",16,"Bit"]],
          ["in0_input_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in1_kernel_cgra_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_882_896_897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_883_894_895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_884_893_894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_885_892_893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_886_891_892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_887_890_891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_888_889_890":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_output_cgra_stencil_2_895_896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.out","add_882_896_897.in0"],
          ["add_output_cgra_stencil_2_895_896.out","add_882_896_897.in1"],
          ["self.out_output_cgra_stencil","add_882_896_897.out"],
          ["mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.out","add_883_894_895.in0"],
          ["add_884_893_894.out","add_883_894_895.in1"],
          ["add_output_cgra_stencil_2_895_896.in1","add_883_894_895.out"],
          ["mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.out","add_884_893_894.in0"],
          ["add_885_892_893.out","add_884_893_894.in1"],
          ["mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.out","add_885_892_893.in0"],
          ["add_886_891_892.out","add_885_892_893.in1"],
          ["mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.out","add_886_891_892.in0"],
          ["add_887_890_891.out","add_886_891_892.in1"],
          ["mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.out","add_887_890_891.in0"],
          ["add_888_889_890.out","add_887_890_891.in1"],
          ["mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.out","add_888_889_890.in0"],
          ["mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.out","add_888_889_890.in1"],
          ["self.in2_output_cgra_stencil.0","add_output_cgra_stencil_2_895_896.in0"],
          ["self.in1_kernel_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in0"],
          ["self.in0_input_cgra_stencil.0","mul_kernel_cgra_stencil_10_input_cgra_stencil_10_883.in1"],
          ["self.in1_kernel_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in0"],
          ["self.in0_input_cgra_stencil.1","mul_kernel_cgra_stencil_11_input_cgra_stencil_11_884.in1"],
          ["self.in1_kernel_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in0"],
          ["self.in0_input_cgra_stencil.2","mul_kernel_cgra_stencil_12_input_cgra_stencil_12_885.in1"],
          ["self.in1_kernel_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in0"],
          ["self.in0_input_cgra_stencil.3","mul_kernel_cgra_stencil_13_input_cgra_stencil_13_886.in1"],
          ["self.in1_kernel_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in0"],
          ["self.in0_input_cgra_stencil.4","mul_kernel_cgra_stencil_14_input_cgra_stencil_14_887.in1"],
          ["self.in1_kernel_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in0"],
          ["self.in0_input_cgra_stencil.5","mul_kernel_cgra_stencil_15_input_cgra_stencil_15_888.in1"],
          ["self.in1_kernel_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in0"],
          ["self.in0_input_cgra_stencil.6","mul_kernel_cgra_stencil_16_input_cgra_stencil_16_889.in1"],
          ["self.in1_kernel_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in0"],
          ["self.in0_input_cgra_stencil.7","mul_kernel_cgra_stencil_9_input_cgra_stencil_9_882.in1"]
        ]
      },
      "hcompute_output_glb_stencil":{
        "type":["Record",[
          ["out_output_glb_stencil",["Array",16,"Bit"]],
          ["in0_output_cgra_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_output_glb_stencil","self.in0_output_cgra_stencil.0"]
        ]
      },
      "input_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U104":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U119":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U14":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U29":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U44":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U59":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U74":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U89":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U103":{
            "modref":"global.affine_controller__U91",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U118":{
            "modref":"global.affine_controller__U106",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U13":{
            "modref":"global.affine_controller__U1",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U28":{
            "modref":"global.affine_controller__U16",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U43":{
            "modref":"global.affine_controller__U31",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U58":{
            "modref":"global.affine_controller__U46",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U73":{
            "modref":"global.affine_controller__U61",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U88":{
            "modref":"global.affine_controller__U76",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ub_input_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[26],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U0"}
          },
          "ub_input_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[27],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U15"}
          },
          "ub_input_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[28],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U30"}
          },
          "ub_input_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U45"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[29],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U45"}
          },
          "ub_input_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U60"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[30],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U60"}
          },
          "ub_input_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U75"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[31],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U75"}
          },
          "ub_input_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U90"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U90"}
          },
          "ub_input_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_input_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U105"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[33],"cycle_stride":[32,288,18432],"dimensionality":3,"extent":[9,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,1,1],"write_data_starting_addr":[0],"write_data_stride":[1,9,81]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[8,32,288,18432],"dimensionality":4,"extent":[4,9,9,4],"write_data_starting_addr":[0],"write_data_stride":[1,4,4,4]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[8,32,224,1568,4704,18432],"dimensionality":6,"extent":[4,7,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,9,1,9,81],"write_data_starting_addr":[0],"write_data_stride":[0,1,1,3,3,1]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,224,1568,4704,18432],"dimensionality":6,"extent":[8,28,7,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[0,1,4,12,12,4]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U105"}
          },
          "ub_input_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_input_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U104.out"],
          ["ub_input_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U119.out"],
          ["ub_input_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U14.out"],
          ["ub_input_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U29.out"],
          ["ub_input_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U44.out"],
          ["ub_input_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U59.out"],
          ["ub_input_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U74.out"],
          ["ub_input_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U89.out"],
          ["self.clk","ctrl__U103.clk"],
          ["ub_input_cgra_stencil_BANK_6.flush","ctrl__U103.valid"],
          ["self.clk","ctrl__U118.clk"],
          ["ub_input_cgra_stencil_BANK_7.flush","ctrl__U118.valid"],
          ["self.clk","ctrl__U13.clk"],
          ["ub_input_cgra_stencil_BANK_0.flush","ctrl__U13.valid"],
          ["self.clk","ctrl__U28.clk"],
          ["ub_input_cgra_stencil_BANK_1.flush","ctrl__U28.valid"],
          ["self.clk","ctrl__U43.clk"],
          ["ub_input_cgra_stencil_BANK_2.flush","ctrl__U43.valid"],
          ["self.clk","ctrl__U58.clk"],
          ["ub_input_cgra_stencil_BANK_3.flush","ctrl__U58.valid"],
          ["self.clk","ctrl__U73.clk"],
          ["ub_input_cgra_stencil_BANK_4.flush","ctrl__U73.valid"],
          ["self.clk","ctrl__U88.clk"],
          ["ub_input_cgra_stencil_BANK_5.flush","ctrl__U88.valid"],
          ["ub_input_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_input_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_input_cgra_stencil_write.0"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_input_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_input_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_input_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_input_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_input_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_input_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_input_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_input_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.clk_en"],
          ["ub_input_cgra_stencil_BANK_0_clk_en_const.out","ub_input_cgra_stencil_BANK_0.rst_n"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.clk_en"],
          ["ub_input_cgra_stencil_BANK_1_clk_en_const.out","ub_input_cgra_stencil_BANK_1.rst_n"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.clk_en"],
          ["ub_input_cgra_stencil_BANK_2_clk_en_const.out","ub_input_cgra_stencil_BANK_2.rst_n"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.clk_en"],
          ["ub_input_cgra_stencil_BANK_3_clk_en_const.out","ub_input_cgra_stencil_BANK_3.rst_n"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.clk_en"],
          ["ub_input_cgra_stencil_BANK_4_clk_en_const.out","ub_input_cgra_stencil_BANK_4.rst_n"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.clk_en"],
          ["ub_input_cgra_stencil_BANK_5_clk_en_const.out","ub_input_cgra_stencil_BANK_5.rst_n"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.clk_en"],
          ["ub_input_cgra_stencil_BANK_6_clk_en_const.out","ub_input_cgra_stencil_BANK_6.rst_n"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.clk_en"],
          ["ub_input_cgra_stencil_BANK_7_clk_en_const.out","ub_input_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "input_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_input_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_input_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_input_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_input_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U231":{
            "modref":"global.aff__U208"
          },
          "addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U159":{
            "modref":"global.aff__U145"
          },
          "chain_en_const_U232":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U144":{
            "modref":"global.affine_controller__U121",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U207":{
            "modref":"global.affine_controller__U160",
            "metadata":{"garnet_remove":true}
          },
          "input_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","input_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[73728],"cycle_stride":[1,32,18432,36864],"dimensionality":4,"extent":[32,81,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,64,32,0]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[5184],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U120"}
          }
        },
        "connections":[
          ["ctrl__U207.d","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U231.d"],
          ["input_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_input_glb_stencil_op_hcompute_input_cgra_stencil_161_U231.out"],
          ["ctrl__U144.d","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U159.d"],
          ["input_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_input_glb_stencil_op_hcompute_input_glb_stencil_158_U159.out"],
          ["input_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U232.out"],
          ["self.clk","ctrl__U144.clk"],
          ["self.reset","ctrl__U144.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U144.valid"],
          ["self.clk","ctrl__U207.clk"],
          ["self.reset","ctrl__U207.rst_n"],
          ["input_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U207.valid"],
          ["self.clk","input_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_input_glb_stencil_write.0","input_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_input_cgra_stencil_read.0","input_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","input_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "kernel_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1012":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1027":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1042":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1057":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1072":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1087":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1102":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1117":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1132":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1147":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1162":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1177":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U1192":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U247":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U262":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U277":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U292":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U307":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U322":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U337":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U352":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U367":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U382":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U397":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U412":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U427":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U442":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U457":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U472":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U487":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U502":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U517":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U532":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U547":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U562":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U577":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U592":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U607":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U622":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U637":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U652":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U667":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U682":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U697":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U712":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U727":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U742":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U757":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U772":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U787":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U802":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U817":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U832":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U847":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U862":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U877":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U892":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U907":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U922":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U937":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U952":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U967":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U982":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "chain_en_const_U997":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1011":{
            "modref":"global.affine_controller__U999",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1026":{
            "modref":"global.affine_controller__U1014",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1041":{
            "modref":"global.affine_controller__U1029",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1056":{
            "modref":"global.affine_controller__U1044",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1071":{
            "modref":"global.affine_controller__U1059",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1086":{
            "modref":"global.affine_controller__U1074",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1101":{
            "modref":"global.affine_controller__U1089",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1116":{
            "modref":"global.affine_controller__U1104",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1131":{
            "modref":"global.affine_controller__U1119",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1146":{
            "modref":"global.affine_controller__U1134",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1161":{
            "modref":"global.affine_controller__U1149",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1176":{
            "modref":"global.affine_controller__U1164",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1191":{
            "modref":"global.affine_controller__U1179",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U246":{
            "modref":"global.affine_controller__U234",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U261":{
            "modref":"global.affine_controller__U249",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U276":{
            "modref":"global.affine_controller__U264",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U291":{
            "modref":"global.affine_controller__U279",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U306":{
            "modref":"global.affine_controller__U294",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U321":{
            "modref":"global.affine_controller__U309",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U336":{
            "modref":"global.affine_controller__U324",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U351":{
            "modref":"global.affine_controller__U339",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U366":{
            "modref":"global.affine_controller__U354",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U381":{
            "modref":"global.affine_controller__U369",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U396":{
            "modref":"global.affine_controller__U384",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U411":{
            "modref":"global.affine_controller__U399",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U426":{
            "modref":"global.affine_controller__U414",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U441":{
            "modref":"global.affine_controller__U429",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U456":{
            "modref":"global.affine_controller__U444",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U471":{
            "modref":"global.affine_controller__U459",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U486":{
            "modref":"global.affine_controller__U474",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U501":{
            "modref":"global.affine_controller__U489",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U516":{
            "modref":"global.affine_controller__U504",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U531":{
            "modref":"global.affine_controller__U519",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U546":{
            "modref":"global.affine_controller__U534",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U561":{
            "modref":"global.affine_controller__U549",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U576":{
            "modref":"global.affine_controller__U564",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U591":{
            "modref":"global.affine_controller__U579",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U606":{
            "modref":"global.affine_controller__U594",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U621":{
            "modref":"global.affine_controller__U609",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U636":{
            "modref":"global.affine_controller__U624",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U651":{
            "modref":"global.affine_controller__U639",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U666":{
            "modref":"global.affine_controller__U654",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U681":{
            "modref":"global.affine_controller__U669",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U696":{
            "modref":"global.affine_controller__U684",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U711":{
            "modref":"global.affine_controller__U699",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U726":{
            "modref":"global.affine_controller__U714",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U741":{
            "modref":"global.affine_controller__U729",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U756":{
            "modref":"global.affine_controller__U744",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U771":{
            "modref":"global.affine_controller__U759",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U786":{
            "modref":"global.affine_controller__U774",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U801":{
            "modref":"global.affine_controller__U789",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U816":{
            "modref":"global.affine_controller__U804",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U831":{
            "modref":"global.affine_controller__U819",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U846":{
            "modref":"global.affine_controller__U834",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U861":{
            "modref":"global.affine_controller__U849",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U876":{
            "modref":"global.affine_controller__U864",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U891":{
            "modref":"global.affine_controller__U879",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U906":{
            "modref":"global.affine_controller__U894",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U921":{
            "modref":"global.affine_controller__U909",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U936":{
            "modref":"global.affine_controller__U924",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U951":{
            "modref":"global.affine_controller__U939",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U966":{
            "modref":"global.affine_controller__U954",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U981":{
            "modref":"global.affine_controller__U969",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U996":{
            "modref":"global.affine_controller__U984",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ub_kernel_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U233"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[26],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U233"}
          },
          "ub_kernel_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U248"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[90],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[65],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U248"}
          },
          "ub_kernel_cgra_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U383"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[155],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U383"}
          },
          "ub_kernel_cgra_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U398"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[219],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[194],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U398"}
          },
          "ub_kernel_cgra_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U413"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[283],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[258],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U413"}
          },
          "ub_kernel_cgra_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U428"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[347],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[322],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U428"}
          },
          "ub_kernel_cgra_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U443"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[411],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[386],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U443"}
          },
          "ub_kernel_cgra_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U458"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[475],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[450],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U458"}
          },
          "ub_kernel_cgra_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U473"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[28],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U473"}
          },
          "ub_kernel_cgra_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U488"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[92],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[67],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U488"}
          },
          "ub_kernel_cgra_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U503"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[156],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[131],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U503"}
          },
          "ub_kernel_cgra_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U518"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[220],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[195],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U518"}
          },
          "ub_kernel_cgra_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U263"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[154],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[129],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U263"}
          },
          "ub_kernel_cgra_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U533"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[284],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[259],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U533"}
          },
          "ub_kernel_cgra_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U548"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[348],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[323],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U548"}
          },
          "ub_kernel_cgra_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U563"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[412],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[387],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U563"}
          },
          "ub_kernel_cgra_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U578"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[476],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[451],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U578"}
          },
          "ub_kernel_cgra_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U593"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[29],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U593"}
          },
          "ub_kernel_cgra_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U608"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[93],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[68],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U608"}
          },
          "ub_kernel_cgra_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U623"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[157],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[132],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U623"}
          },
          "ub_kernel_cgra_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U638"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[221],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[196],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U638"}
          },
          "ub_kernel_cgra_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U653"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[285],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U653"}
          },
          "ub_kernel_cgra_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U668"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[349],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[324],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U668"}
          },
          "ub_kernel_cgra_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U278"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[218],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[193],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U278"}
          },
          "ub_kernel_cgra_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U683"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[413],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[388],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U683"}
          },
          "ub_kernel_cgra_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U698"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[477],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[452],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U698"}
          },
          "ub_kernel_cgra_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U713"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[30],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U713"}
          },
          "ub_kernel_cgra_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U728"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[94],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[69],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U728"}
          },
          "ub_kernel_cgra_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U743"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[158],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[133],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U743"}
          },
          "ub_kernel_cgra_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U758"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[222],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[197],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U758"}
          },
          "ub_kernel_cgra_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_36":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U773"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[286],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[261],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U773"}
          },
          "ub_kernel_cgra_stencil_BANK_36_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U788"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[350],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[325],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U788"}
          },
          "ub_kernel_cgra_stencil_BANK_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_38":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U803"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[414],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[389],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U803"}
          },
          "ub_kernel_cgra_stencil_BANK_38_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_39":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U818"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[478],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[453],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U818"}
          },
          "ub_kernel_cgra_stencil_BANK_39_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U293"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[282],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[257],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U293"}
          },
          "ub_kernel_cgra_stencil_BANK_40":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U833"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[31],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U833"}
          },
          "ub_kernel_cgra_stencil_BANK_40_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_41":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U848"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[95],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[70],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U848"}
          },
          "ub_kernel_cgra_stencil_BANK_41_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_42":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U863"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[159],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[134],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U863"}
          },
          "ub_kernel_cgra_stencil_BANK_42_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_43":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U878"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[223],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[198],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U878"}
          },
          "ub_kernel_cgra_stencil_BANK_43_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_44":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U893"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[287],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[262],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U893"}
          },
          "ub_kernel_cgra_stencil_BANK_44_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_45":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U908"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[351],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[326],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U908"}
          },
          "ub_kernel_cgra_stencil_BANK_45_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_46":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U923"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[415],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[390],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U923"}
          },
          "ub_kernel_cgra_stencil_BANK_46_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_47":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U938"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[479],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[454],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U938"}
          },
          "ub_kernel_cgra_stencil_BANK_47_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_48":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U953"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[32],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U953"}
          },
          "ub_kernel_cgra_stencil_BANK_48_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_49":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U968"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[96],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[71],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U968"}
          },
          "ub_kernel_cgra_stencil_BANK_49_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U308"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[346],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[321],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U308"}
          },
          "ub_kernel_cgra_stencil_BANK_50":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U983"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[160],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[135],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U983"}
          },
          "ub_kernel_cgra_stencil_BANK_50_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_51":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U998"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[224],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[199],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U998"}
          },
          "ub_kernel_cgra_stencil_BANK_51_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_52":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1013"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[288],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[263],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1013"}
          },
          "ub_kernel_cgra_stencil_BANK_52_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_53":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1028"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[352],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[327],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1028"}
          },
          "ub_kernel_cgra_stencil_BANK_53_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_54":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1043"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[416],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[391],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1043"}
          },
          "ub_kernel_cgra_stencil_BANK_54_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1058"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[480],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[455],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1058"}
          },
          "ub_kernel_cgra_stencil_BANK_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_56":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1073"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[33],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1073"}
          },
          "ub_kernel_cgra_stencil_BANK_56_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_57":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1088"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[97],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[72],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1088"}
          },
          "ub_kernel_cgra_stencil_BANK_57_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_58":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1103"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[161],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[136],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1103"}
          },
          "ub_kernel_cgra_stencil_BANK_58_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_59":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1118"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[225],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[200],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1118"}
          },
          "ub_kernel_cgra_stencil_BANK_59_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U323"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[410],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[385],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U323"}
          },
          "ub_kernel_cgra_stencil_BANK_60":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1133"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[289],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[264],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1133"}
          },
          "ub_kernel_cgra_stencil_BANK_60_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_61":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1148"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[353],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[328],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1148"}
          },
          "ub_kernel_cgra_stencil_BANK_61_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_62":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1163"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[417],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[392],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1163"}
          },
          "ub_kernel_cgra_stencil_BANK_62_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_63":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1178"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[481],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[456],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1178"}
          },
          "ub_kernel_cgra_stencil_BANK_63_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U338"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[474],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[449],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U338"}
          },
          "ub_kernel_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U353"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[27],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U353"}
          },
          "ub_kernel_cgra_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_kernel_cgra_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U368"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[91],"cycle_stride":[32,512,2048,6144,18432],"dimensionality":5,"extent":[2,4,3,3,4],"read_data_starting_addr":[0],"read_data_stride":[1,2,0,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,2,8,24,72]},"in2agg_0":{"cycle_starting_addr":[66],"cycle_stride":[8,512,2048,6144,18432],"dimensionality":5,"extent":[8,4,3,3,4],"write_data_starting_addr":[0],"write_data_stride":[1,8,0,0,0]},"sram2tb_0":{"cycle_starting_addr":[18430],"cycle_stride":[4,32,1568,18432],"dimensionality":4,"extent":[8,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,72],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,32,1568,18432],"dimensionality":4,"extent":[32,49,9,4],"read_data_starting_addr":[0],"read_data_stride":[1,0,0,0]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U368"}
          },
          "ub_kernel_cgra_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_kernel_cgra_stencil_BANK_51.chain_chain_en","chain_en_const_U1012.out"],
          ["ub_kernel_cgra_stencil_BANK_52.chain_chain_en","chain_en_const_U1027.out"],
          ["ub_kernel_cgra_stencil_BANK_53.chain_chain_en","chain_en_const_U1042.out"],
          ["ub_kernel_cgra_stencil_BANK_54.chain_chain_en","chain_en_const_U1057.out"],
          ["ub_kernel_cgra_stencil_BANK_55.chain_chain_en","chain_en_const_U1072.out"],
          ["ub_kernel_cgra_stencil_BANK_56.chain_chain_en","chain_en_const_U1087.out"],
          ["ub_kernel_cgra_stencil_BANK_57.chain_chain_en","chain_en_const_U1102.out"],
          ["ub_kernel_cgra_stencil_BANK_58.chain_chain_en","chain_en_const_U1117.out"],
          ["ub_kernel_cgra_stencil_BANK_59.chain_chain_en","chain_en_const_U1132.out"],
          ["ub_kernel_cgra_stencil_BANK_60.chain_chain_en","chain_en_const_U1147.out"],
          ["ub_kernel_cgra_stencil_BANK_61.chain_chain_en","chain_en_const_U1162.out"],
          ["ub_kernel_cgra_stencil_BANK_62.chain_chain_en","chain_en_const_U1177.out"],
          ["ub_kernel_cgra_stencil_BANK_63.chain_chain_en","chain_en_const_U1192.out"],
          ["ub_kernel_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U247.out"],
          ["ub_kernel_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U262.out"],
          ["ub_kernel_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U277.out"],
          ["ub_kernel_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U292.out"],
          ["ub_kernel_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U307.out"],
          ["ub_kernel_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U322.out"],
          ["ub_kernel_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U337.out"],
          ["ub_kernel_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U352.out"],
          ["ub_kernel_cgra_stencil_BANK_8.chain_chain_en","chain_en_const_U367.out"],
          ["ub_kernel_cgra_stencil_BANK_9.chain_chain_en","chain_en_const_U382.out"],
          ["ub_kernel_cgra_stencil_BANK_10.chain_chain_en","chain_en_const_U397.out"],
          ["ub_kernel_cgra_stencil_BANK_11.chain_chain_en","chain_en_const_U412.out"],
          ["ub_kernel_cgra_stencil_BANK_12.chain_chain_en","chain_en_const_U427.out"],
          ["ub_kernel_cgra_stencil_BANK_13.chain_chain_en","chain_en_const_U442.out"],
          ["ub_kernel_cgra_stencil_BANK_14.chain_chain_en","chain_en_const_U457.out"],
          ["ub_kernel_cgra_stencil_BANK_15.chain_chain_en","chain_en_const_U472.out"],
          ["ub_kernel_cgra_stencil_BANK_16.chain_chain_en","chain_en_const_U487.out"],
          ["ub_kernel_cgra_stencil_BANK_17.chain_chain_en","chain_en_const_U502.out"],
          ["ub_kernel_cgra_stencil_BANK_18.chain_chain_en","chain_en_const_U517.out"],
          ["ub_kernel_cgra_stencil_BANK_19.chain_chain_en","chain_en_const_U532.out"],
          ["ub_kernel_cgra_stencil_BANK_20.chain_chain_en","chain_en_const_U547.out"],
          ["ub_kernel_cgra_stencil_BANK_21.chain_chain_en","chain_en_const_U562.out"],
          ["ub_kernel_cgra_stencil_BANK_22.chain_chain_en","chain_en_const_U577.out"],
          ["ub_kernel_cgra_stencil_BANK_23.chain_chain_en","chain_en_const_U592.out"],
          ["ub_kernel_cgra_stencil_BANK_24.chain_chain_en","chain_en_const_U607.out"],
          ["ub_kernel_cgra_stencil_BANK_25.chain_chain_en","chain_en_const_U622.out"],
          ["ub_kernel_cgra_stencil_BANK_26.chain_chain_en","chain_en_const_U637.out"],
          ["ub_kernel_cgra_stencil_BANK_27.chain_chain_en","chain_en_const_U652.out"],
          ["ub_kernel_cgra_stencil_BANK_28.chain_chain_en","chain_en_const_U667.out"],
          ["ub_kernel_cgra_stencil_BANK_29.chain_chain_en","chain_en_const_U682.out"],
          ["ub_kernel_cgra_stencil_BANK_30.chain_chain_en","chain_en_const_U697.out"],
          ["ub_kernel_cgra_stencil_BANK_31.chain_chain_en","chain_en_const_U712.out"],
          ["ub_kernel_cgra_stencil_BANK_32.chain_chain_en","chain_en_const_U727.out"],
          ["ub_kernel_cgra_stencil_BANK_33.chain_chain_en","chain_en_const_U742.out"],
          ["ub_kernel_cgra_stencil_BANK_34.chain_chain_en","chain_en_const_U757.out"],
          ["ub_kernel_cgra_stencil_BANK_35.chain_chain_en","chain_en_const_U772.out"],
          ["ub_kernel_cgra_stencil_BANK_36.chain_chain_en","chain_en_const_U787.out"],
          ["ub_kernel_cgra_stencil_BANK_37.chain_chain_en","chain_en_const_U802.out"],
          ["ub_kernel_cgra_stencil_BANK_38.chain_chain_en","chain_en_const_U817.out"],
          ["ub_kernel_cgra_stencil_BANK_39.chain_chain_en","chain_en_const_U832.out"],
          ["ub_kernel_cgra_stencil_BANK_40.chain_chain_en","chain_en_const_U847.out"],
          ["ub_kernel_cgra_stencil_BANK_41.chain_chain_en","chain_en_const_U862.out"],
          ["ub_kernel_cgra_stencil_BANK_42.chain_chain_en","chain_en_const_U877.out"],
          ["ub_kernel_cgra_stencil_BANK_43.chain_chain_en","chain_en_const_U892.out"],
          ["ub_kernel_cgra_stencil_BANK_44.chain_chain_en","chain_en_const_U907.out"],
          ["ub_kernel_cgra_stencil_BANK_45.chain_chain_en","chain_en_const_U922.out"],
          ["ub_kernel_cgra_stencil_BANK_46.chain_chain_en","chain_en_const_U937.out"],
          ["ub_kernel_cgra_stencil_BANK_47.chain_chain_en","chain_en_const_U952.out"],
          ["ub_kernel_cgra_stencil_BANK_48.chain_chain_en","chain_en_const_U967.out"],
          ["ub_kernel_cgra_stencil_BANK_49.chain_chain_en","chain_en_const_U982.out"],
          ["ub_kernel_cgra_stencil_BANK_50.chain_chain_en","chain_en_const_U997.out"],
          ["self.clk","ctrl__U1011.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.flush","ctrl__U1011.valid"],
          ["self.clk","ctrl__U1026.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.flush","ctrl__U1026.valid"],
          ["self.clk","ctrl__U1041.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.flush","ctrl__U1041.valid"],
          ["self.clk","ctrl__U1056.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.flush","ctrl__U1056.valid"],
          ["self.clk","ctrl__U1071.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.flush","ctrl__U1071.valid"],
          ["self.clk","ctrl__U1086.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.flush","ctrl__U1086.valid"],
          ["self.clk","ctrl__U1101.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.flush","ctrl__U1101.valid"],
          ["self.clk","ctrl__U1116.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.flush","ctrl__U1116.valid"],
          ["self.clk","ctrl__U1131.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.flush","ctrl__U1131.valid"],
          ["self.clk","ctrl__U1146.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.flush","ctrl__U1146.valid"],
          ["self.clk","ctrl__U1161.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.flush","ctrl__U1161.valid"],
          ["self.clk","ctrl__U1176.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.flush","ctrl__U1176.valid"],
          ["self.clk","ctrl__U1191.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.flush","ctrl__U1191.valid"],
          ["self.clk","ctrl__U246.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.flush","ctrl__U246.valid"],
          ["self.clk","ctrl__U261.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.flush","ctrl__U261.valid"],
          ["self.clk","ctrl__U276.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.flush","ctrl__U276.valid"],
          ["self.clk","ctrl__U291.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.flush","ctrl__U291.valid"],
          ["self.clk","ctrl__U306.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.flush","ctrl__U306.valid"],
          ["self.clk","ctrl__U321.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.flush","ctrl__U321.valid"],
          ["self.clk","ctrl__U336.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.flush","ctrl__U336.valid"],
          ["self.clk","ctrl__U351.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.flush","ctrl__U351.valid"],
          ["self.clk","ctrl__U366.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.flush","ctrl__U366.valid"],
          ["self.clk","ctrl__U381.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.flush","ctrl__U381.valid"],
          ["self.clk","ctrl__U396.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.flush","ctrl__U396.valid"],
          ["self.clk","ctrl__U411.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.flush","ctrl__U411.valid"],
          ["self.clk","ctrl__U426.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.flush","ctrl__U426.valid"],
          ["self.clk","ctrl__U441.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.flush","ctrl__U441.valid"],
          ["self.clk","ctrl__U456.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.flush","ctrl__U456.valid"],
          ["self.clk","ctrl__U471.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.flush","ctrl__U471.valid"],
          ["self.clk","ctrl__U486.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.flush","ctrl__U486.valid"],
          ["self.clk","ctrl__U501.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.flush","ctrl__U501.valid"],
          ["self.clk","ctrl__U516.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.flush","ctrl__U516.valid"],
          ["self.clk","ctrl__U531.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.flush","ctrl__U531.valid"],
          ["self.clk","ctrl__U546.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.flush","ctrl__U546.valid"],
          ["self.clk","ctrl__U561.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.flush","ctrl__U561.valid"],
          ["self.clk","ctrl__U576.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.flush","ctrl__U576.valid"],
          ["self.clk","ctrl__U591.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.flush","ctrl__U591.valid"],
          ["self.clk","ctrl__U606.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.flush","ctrl__U606.valid"],
          ["self.clk","ctrl__U621.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.flush","ctrl__U621.valid"],
          ["self.clk","ctrl__U636.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.flush","ctrl__U636.valid"],
          ["self.clk","ctrl__U651.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.flush","ctrl__U651.valid"],
          ["self.clk","ctrl__U666.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.flush","ctrl__U666.valid"],
          ["self.clk","ctrl__U681.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.flush","ctrl__U681.valid"],
          ["self.clk","ctrl__U696.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.flush","ctrl__U696.valid"],
          ["self.clk","ctrl__U711.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.flush","ctrl__U711.valid"],
          ["self.clk","ctrl__U726.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.flush","ctrl__U726.valid"],
          ["self.clk","ctrl__U741.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.flush","ctrl__U741.valid"],
          ["self.clk","ctrl__U756.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.flush","ctrl__U756.valid"],
          ["self.clk","ctrl__U771.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.flush","ctrl__U771.valid"],
          ["self.clk","ctrl__U786.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.flush","ctrl__U786.valid"],
          ["self.clk","ctrl__U801.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.flush","ctrl__U801.valid"],
          ["self.clk","ctrl__U816.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.flush","ctrl__U816.valid"],
          ["self.clk","ctrl__U831.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.flush","ctrl__U831.valid"],
          ["self.clk","ctrl__U846.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.flush","ctrl__U846.valid"],
          ["self.clk","ctrl__U861.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.flush","ctrl__U861.valid"],
          ["self.clk","ctrl__U876.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.flush","ctrl__U876.valid"],
          ["self.clk","ctrl__U891.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.flush","ctrl__U891.valid"],
          ["self.clk","ctrl__U906.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.flush","ctrl__U906.valid"],
          ["self.clk","ctrl__U921.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.flush","ctrl__U921.valid"],
          ["self.clk","ctrl__U936.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.flush","ctrl__U936.valid"],
          ["self.clk","ctrl__U951.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.flush","ctrl__U951.valid"],
          ["self.clk","ctrl__U966.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.flush","ctrl__U966.valid"],
          ["self.clk","ctrl__U981.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.flush","ctrl__U981.valid"],
          ["self.clk","ctrl__U996.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.flush","ctrl__U996.valid"],
          ["ub_kernel_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_10.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_11.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_12.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_13.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_14.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_15.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_16.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_17.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_18.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_19.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_20.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_21.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_22.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_23.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_24.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_25.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_26.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_27.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_28.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_29.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_30.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_31.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_32.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_33.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_34.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_35.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_36.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_37.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_38.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_39.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_40.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_41.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_42.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_43.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_44.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_45.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_46.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_47.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_48.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_49.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_50.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_51.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_52.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_53.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_54.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_55.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_56.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_57.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_58.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_59.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_60.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_61.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_62.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_63.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_8.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_9.clk","self.clk"],
          ["ub_kernel_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_11.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_12.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_13.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_14.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_15.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_18.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_19.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_20.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_21.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_22.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_23.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_24.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_26.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_27.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_28.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_29.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_30.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_31.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_32.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_34.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_35.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_36.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_37.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_38.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_39.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_40.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_42.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_43.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_44.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_45.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_46.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_47.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_48.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_50.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_51.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_52.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_53.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_54.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_55.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_56.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_58.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_59.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_60.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_61.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_62.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_63.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_8.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_9.data_in_0","self.op_hcompute_kernel_cgra_stencil_write.0"],
          ["ub_kernel_cgra_stencil_BANK_16.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_kernel_cgra_stencil_BANK_17.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.1"],
          ["ub_kernel_cgra_stencil_BANK_18.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.2"],
          ["ub_kernel_cgra_stencil_BANK_19.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.3"],
          ["ub_kernel_cgra_stencil_BANK_20.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.4"],
          ["ub_kernel_cgra_stencil_BANK_21.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.5"],
          ["ub_kernel_cgra_stencil_BANK_23.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.6"],
          ["ub_kernel_cgra_stencil_BANK_22.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.7"],
          ["ub_kernel_cgra_stencil_BANK_24.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_kernel_cgra_stencil_BANK_25.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.1"],
          ["ub_kernel_cgra_stencil_BANK_26.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.2"],
          ["ub_kernel_cgra_stencil_BANK_27.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.3"],
          ["ub_kernel_cgra_stencil_BANK_28.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.4"],
          ["ub_kernel_cgra_stencil_BANK_29.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.5"],
          ["ub_kernel_cgra_stencil_BANK_31.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.6"],
          ["ub_kernel_cgra_stencil_BANK_30.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.7"],
          ["ub_kernel_cgra_stencil_BANK_32.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_kernel_cgra_stencil_BANK_33.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.1"],
          ["ub_kernel_cgra_stencil_BANK_34.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.2"],
          ["ub_kernel_cgra_stencil_BANK_35.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.3"],
          ["ub_kernel_cgra_stencil_BANK_36.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.4"],
          ["ub_kernel_cgra_stencil_BANK_37.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.5"],
          ["ub_kernel_cgra_stencil_BANK_39.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.6"],
          ["ub_kernel_cgra_stencil_BANK_38.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.7"],
          ["ub_kernel_cgra_stencil_BANK_40.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_kernel_cgra_stencil_BANK_41.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.1"],
          ["ub_kernel_cgra_stencil_BANK_42.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.2"],
          ["ub_kernel_cgra_stencil_BANK_43.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.3"],
          ["ub_kernel_cgra_stencil_BANK_44.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.4"],
          ["ub_kernel_cgra_stencil_BANK_45.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.5"],
          ["ub_kernel_cgra_stencil_BANK_47.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.6"],
          ["ub_kernel_cgra_stencil_BANK_46.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.7"],
          ["ub_kernel_cgra_stencil_BANK_48.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_kernel_cgra_stencil_BANK_49.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.1"],
          ["ub_kernel_cgra_stencil_BANK_50.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.2"],
          ["ub_kernel_cgra_stencil_BANK_51.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.3"],
          ["ub_kernel_cgra_stencil_BANK_52.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.4"],
          ["ub_kernel_cgra_stencil_BANK_53.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.5"],
          ["ub_kernel_cgra_stencil_BANK_55.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.6"],
          ["ub_kernel_cgra_stencil_BANK_54.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.7"],
          ["ub_kernel_cgra_stencil_BANK_56.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_kernel_cgra_stencil_BANK_57.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.1"],
          ["ub_kernel_cgra_stencil_BANK_58.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.2"],
          ["ub_kernel_cgra_stencil_BANK_59.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.3"],
          ["ub_kernel_cgra_stencil_BANK_60.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.4"],
          ["ub_kernel_cgra_stencil_BANK_61.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.5"],
          ["ub_kernel_cgra_stencil_BANK_63.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.6"],
          ["ub_kernel_cgra_stencil_BANK_62.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_kernel_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.1"],
          ["ub_kernel_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.2"],
          ["ub_kernel_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.3"],
          ["ub_kernel_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.4"],
          ["ub_kernel_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.5"],
          ["ub_kernel_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.6"],
          ["ub_kernel_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.7"],
          ["ub_kernel_cgra_stencil_BANK_9.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_kernel_cgra_stencil_BANK_10.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.1"],
          ["ub_kernel_cgra_stencil_BANK_11.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.2"],
          ["ub_kernel_cgra_stencil_BANK_12.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.3"],
          ["ub_kernel_cgra_stencil_BANK_13.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.4"],
          ["ub_kernel_cgra_stencil_BANK_15.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.5"],
          ["ub_kernel_cgra_stencil_BANK_14.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.6"],
          ["ub_kernel_cgra_stencil_BANK_8.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.7"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_0_clk_en_const.out","ub_kernel_cgra_stencil_BANK_0.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_1_clk_en_const.out","ub_kernel_cgra_stencil_BANK_1.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_10_clk_en_const.out","ub_kernel_cgra_stencil_BANK_10.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_11_clk_en_const.out","ub_kernel_cgra_stencil_BANK_11.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_12_clk_en_const.out","ub_kernel_cgra_stencil_BANK_12.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_13_clk_en_const.out","ub_kernel_cgra_stencil_BANK_13.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_14_clk_en_const.out","ub_kernel_cgra_stencil_BANK_14.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_15_clk_en_const.out","ub_kernel_cgra_stencil_BANK_15.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_16_clk_en_const.out","ub_kernel_cgra_stencil_BANK_16.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_17_clk_en_const.out","ub_kernel_cgra_stencil_BANK_17.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_18_clk_en_const.out","ub_kernel_cgra_stencil_BANK_18.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_19_clk_en_const.out","ub_kernel_cgra_stencil_BANK_19.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_2_clk_en_const.out","ub_kernel_cgra_stencil_BANK_2.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_20_clk_en_const.out","ub_kernel_cgra_stencil_BANK_20.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_21_clk_en_const.out","ub_kernel_cgra_stencil_BANK_21.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_22_clk_en_const.out","ub_kernel_cgra_stencil_BANK_22.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_23_clk_en_const.out","ub_kernel_cgra_stencil_BANK_23.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_24_clk_en_const.out","ub_kernel_cgra_stencil_BANK_24.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_25_clk_en_const.out","ub_kernel_cgra_stencil_BANK_25.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_26_clk_en_const.out","ub_kernel_cgra_stencil_BANK_26.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_27_clk_en_const.out","ub_kernel_cgra_stencil_BANK_27.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_28_clk_en_const.out","ub_kernel_cgra_stencil_BANK_28.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_29_clk_en_const.out","ub_kernel_cgra_stencil_BANK_29.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_3_clk_en_const.out","ub_kernel_cgra_stencil_BANK_3.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_30_clk_en_const.out","ub_kernel_cgra_stencil_BANK_30.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_31_clk_en_const.out","ub_kernel_cgra_stencil_BANK_31.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_32_clk_en_const.out","ub_kernel_cgra_stencil_BANK_32.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_33_clk_en_const.out","ub_kernel_cgra_stencil_BANK_33.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_34_clk_en_const.out","ub_kernel_cgra_stencil_BANK_34.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_35_clk_en_const.out","ub_kernel_cgra_stencil_BANK_35.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_36_clk_en_const.out","ub_kernel_cgra_stencil_BANK_36.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_37_clk_en_const.out","ub_kernel_cgra_stencil_BANK_37.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_38_clk_en_const.out","ub_kernel_cgra_stencil_BANK_38.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_39_clk_en_const.out","ub_kernel_cgra_stencil_BANK_39.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_4_clk_en_const.out","ub_kernel_cgra_stencil_BANK_4.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_40_clk_en_const.out","ub_kernel_cgra_stencil_BANK_40.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_41_clk_en_const.out","ub_kernel_cgra_stencil_BANK_41.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_42_clk_en_const.out","ub_kernel_cgra_stencil_BANK_42.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_43_clk_en_const.out","ub_kernel_cgra_stencil_BANK_43.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_44_clk_en_const.out","ub_kernel_cgra_stencil_BANK_44.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_45_clk_en_const.out","ub_kernel_cgra_stencil_BANK_45.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_46_clk_en_const.out","ub_kernel_cgra_stencil_BANK_46.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_47_clk_en_const.out","ub_kernel_cgra_stencil_BANK_47.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_48_clk_en_const.out","ub_kernel_cgra_stencil_BANK_48.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_49_clk_en_const.out","ub_kernel_cgra_stencil_BANK_49.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_5_clk_en_const.out","ub_kernel_cgra_stencil_BANK_5.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_50_clk_en_const.out","ub_kernel_cgra_stencil_BANK_50.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_51_clk_en_const.out","ub_kernel_cgra_stencil_BANK_51.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_52_clk_en_const.out","ub_kernel_cgra_stencil_BANK_52.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_53_clk_en_const.out","ub_kernel_cgra_stencil_BANK_53.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_54_clk_en_const.out","ub_kernel_cgra_stencil_BANK_54.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_55_clk_en_const.out","ub_kernel_cgra_stencil_BANK_55.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_56_clk_en_const.out","ub_kernel_cgra_stencil_BANK_56.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_57_clk_en_const.out","ub_kernel_cgra_stencil_BANK_57.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_58_clk_en_const.out","ub_kernel_cgra_stencil_BANK_58.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_59_clk_en_const.out","ub_kernel_cgra_stencil_BANK_59.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_6_clk_en_const.out","ub_kernel_cgra_stencil_BANK_6.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_60_clk_en_const.out","ub_kernel_cgra_stencil_BANK_60.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_61_clk_en_const.out","ub_kernel_cgra_stencil_BANK_61.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_62_clk_en_const.out","ub_kernel_cgra_stencil_BANK_62.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_63_clk_en_const.out","ub_kernel_cgra_stencil_BANK_63.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_7_clk_en_const.out","ub_kernel_cgra_stencil_BANK_7.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_8_clk_en_const.out","ub_kernel_cgra_stencil_BANK_8.rst_n"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.clk_en"],
          ["ub_kernel_cgra_stencil_BANK_9_clk_en_const.out","ub_kernel_cgra_stencil_BANK_9.rst_n"]
        ]
      },
      "kernel_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_kernel_cgra_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_kernel_cgra_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_kernel_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_kernel_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U1341":{
            "modref":"global.aff__U1312"
          },
          "addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U1242":{
            "modref":"global.aff__U1225"
          },
          "chain_en_const_U1342":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1224":{
            "modref":"global.affine_controller__U1194",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1311":{
            "modref":"global.affine_controller__U1243",
            "metadata":{"garnet_remove":true}
          },
          "kernel_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","kernel_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[73728],"cycle_stride":[1,64,2048,18432,36864],"dimensionality":5,"extent":[64,32,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,128,8192,4096,64]},"in2glb_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[73728],"write_data_starting_addr":[0],"write_data_stride":[1]}},"mode":"glb","verilog_name":"glb__U1193"}
          }
        },
        "connections":[
          ["ctrl__U1311.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U1341.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_157_U1341.out"],
          ["ctrl__U1224.d","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U1242.d"],
          ["kernel_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_kernel_glb_stencil_op_hcompute_kernel_glb_stencil_154_U1242.out"],
          ["kernel_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1342.out"],
          ["self.clk","ctrl__U1224.clk"],
          ["self.reset","ctrl__U1224.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1224.valid"],
          ["self.clk","ctrl__U1311.clk"],
          ["self.reset","ctrl__U1311.rst_n"],
          ["kernel_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1311.valid"],
          ["self.clk","kernel_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_kernel_glb_stencil_write.0","kernel_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_kernel_cgra_stencil_read.0","kernel_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","kernel_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U1590":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U1589":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U1588":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1587":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U1592":{
        "type":["Record",[
          ["in",["Array",4,["Array",32,"BitIn"]]],
          ["out",["Array",4,["Array",32,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U1591":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_exe_start_pt__U1600":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_read_start_pt__U1599":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_input_glb_stencil_write_start_pt__U1601":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_exe_start_pt__U1595":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_read_start_pt__U1594":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_kernel_glb_stencil_write_start_pt__U1596":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "output_cgra_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_output_cgra_stencil_10_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_10_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_11_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_11_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_12_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_12_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_12_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_12_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_13_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_13_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_13_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_13_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_14_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_14_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_14_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_14_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_15_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_15_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_15_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_15_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_8_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_8_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_9_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_cgra_stencil_9_read_extra_ctrl","Bit"],
          ["op_hcompute_output_cgra_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_cgra_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_cgra_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_output_glb_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_output_glb_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_en_const_U1357":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1372":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1387":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1402":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1417":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1432":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1447":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "chain_en_const_U1462":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ctrl__U1356":{
            "modref":"global.affine_controller__U1344",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1371":{
            "modref":"global.affine_controller__U1359",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1386":{
            "modref":"global.affine_controller__U1374",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1401":{
            "modref":"global.affine_controller__U1389",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1416":{
            "modref":"global.affine_controller__U1404",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1431":{
            "modref":"global.affine_controller__U1419",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1446":{
            "modref":"global.affine_controller__U1434",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ctrl__U1461":{
            "modref":"global.affine_controller__U1449",
            "metadata":{"garnet_rewire_flush":true}
          },
          "ub_output_cgra_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1343"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50975],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50977],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1343"}
          },
          "ub_output_cgra_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1358"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"agg2sram_1":{"cycle_starting_addr":[18438],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"in2agg_1":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50976],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50978],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1358"}
          },
          "ub_output_cgra_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1373"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50976],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50979],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1373"}
          },
          "ub_output_cgra_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1388"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50978],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50980],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1388"}
          },
          "ub_output_cgra_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1403"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50979],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50981],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1403"}
          },
          "ub_output_cgra_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1418"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50980],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50982],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1418"}
          },
          "ub_output_cgra_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1433"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50981],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50983],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1433"}
          },
          "ub_output_cgra_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_output_cgra_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1448"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[18437],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,98]},"agg2sram_1":{"cycle_starting_addr":[6],"cycle_stride":[4,8,56,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,2,14,98]},"chain_en":1,"in2agg_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"write_data_starting_addr":[0],"write_data_stride":[1,0,8,0,0,8]},"in2agg_1":{"cycle_starting_addr":[1],"cycle_stride":[1,8,56,36864],"dimensionality":4,"extent":[8,7,7,2],"write_data_starting_addr":[0],"write_data_stride":[1,8,8,8]},"sram2tb_0":{"cycle_starting_addr":[18431],"cycle_stride":[4,8,32,1568,18432,36864],"dimensionality":6,"extent":[2,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,2,0,0,98],"write_data_starting_addr":[0],"write_data_stride":[1,0,2,0,0,2]},"sram2tb_1":{"cycle_starting_addr":[50982],"cycle_stride":[32,64,448,36864],"dimensionality":4,"extent":[2,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,2,14,98],"write_data_starting_addr":[0],"write_data_stride":[1,2,2,2]},"tb2out_0":{"cycle_starting_addr":[18433],"cycle_stride":[1,8,32,1568,18432,36864],"dimensionality":6,"extent":[8,4,49,9,2,2],"read_data_starting_addr":[0],"read_data_stride":[1,0,8,0,0,8]},"tb2out_1":{"cycle_starting_addr":[50984],"cycle_stride":[8,64,448,36864],"dimensionality":4,"extent":[8,7,7,2],"read_data_starting_addr":[0],"read_data_stride":[1,8,8,8]}},"drive_by_cgpl_ctrl":true,"mode":"lake","verilog_name":"lake__U1448"}
          },
          "ub_output_cgra_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_output_cgra_stencil_BANK_0.chain_chain_en","chain_en_const_U1357.out"],
          ["ub_output_cgra_stencil_BANK_1.chain_chain_en","chain_en_const_U1372.out"],
          ["ub_output_cgra_stencil_BANK_2.chain_chain_en","chain_en_const_U1387.out"],
          ["ub_output_cgra_stencil_BANK_3.chain_chain_en","chain_en_const_U1402.out"],
          ["ub_output_cgra_stencil_BANK_4.chain_chain_en","chain_en_const_U1417.out"],
          ["ub_output_cgra_stencil_BANK_5.chain_chain_en","chain_en_const_U1432.out"],
          ["ub_output_cgra_stencil_BANK_6.chain_chain_en","chain_en_const_U1447.out"],
          ["ub_output_cgra_stencil_BANK_7.chain_chain_en","chain_en_const_U1462.out"],
          ["self.clk","ctrl__U1356.clk"],
          ["ub_output_cgra_stencil_BANK_0.flush","ctrl__U1356.valid"],
          ["self.clk","ctrl__U1371.clk"],
          ["ub_output_cgra_stencil_BANK_1.flush","ctrl__U1371.valid"],
          ["self.clk","ctrl__U1386.clk"],
          ["ub_output_cgra_stencil_BANK_2.flush","ctrl__U1386.valid"],
          ["self.clk","ctrl__U1401.clk"],
          ["ub_output_cgra_stencil_BANK_3.flush","ctrl__U1401.valid"],
          ["self.clk","ctrl__U1416.clk"],
          ["ub_output_cgra_stencil_BANK_4.flush","ctrl__U1416.valid"],
          ["self.clk","ctrl__U1431.clk"],
          ["ub_output_cgra_stencil_BANK_5.flush","ctrl__U1431.valid"],
          ["self.clk","ctrl__U1446.clk"],
          ["ub_output_cgra_stencil_BANK_6.flush","ctrl__U1446.valid"],
          ["self.clk","ctrl__U1461.clk"],
          ["ub_output_cgra_stencil_BANK_7.flush","ctrl__U1461.valid"],
          ["ub_output_cgra_stencil_BANK_0.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_1.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_3.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_4.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_5.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_6.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_7.clk","self.clk"],
          ["ub_output_cgra_stencil_BANK_2.data_out_0","self.op_hcompute_output_cgra_stencil_10_read.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_0","self.op_hcompute_output_cgra_stencil_10_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_out_0","self.op_hcompute_output_cgra_stencil_11_read.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_0","self.op_hcompute_output_cgra_stencil_11_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_out_0","self.op_hcompute_output_cgra_stencil_12_read.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_0","self.op_hcompute_output_cgra_stencil_12_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_out_0","self.op_hcompute_output_cgra_stencil_13_read.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_0","self.op_hcompute_output_cgra_stencil_13_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_out_0","self.op_hcompute_output_cgra_stencil_14_read.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_0","self.op_hcompute_output_cgra_stencil_14_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_out_0","self.op_hcompute_output_cgra_stencil_15_read.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_0","self.op_hcompute_output_cgra_stencil_15_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_0","self.op_hcompute_output_cgra_stencil_1_write.0"],
          ["ub_output_cgra_stencil_BANK_2.data_in_1","self.op_hcompute_output_cgra_stencil_2_write.0"],
          ["ub_output_cgra_stencil_BANK_3.data_in_1","self.op_hcompute_output_cgra_stencil_3_write.0"],
          ["ub_output_cgra_stencil_BANK_4.data_in_1","self.op_hcompute_output_cgra_stencil_4_write.0"],
          ["ub_output_cgra_stencil_BANK_5.data_in_1","self.op_hcompute_output_cgra_stencil_5_write.0"],
          ["ub_output_cgra_stencil_BANK_6.data_in_1","self.op_hcompute_output_cgra_stencil_6_write.0"],
          ["ub_output_cgra_stencil_BANK_7.data_in_1","self.op_hcompute_output_cgra_stencil_7_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_0","self.op_hcompute_output_cgra_stencil_8_read.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_0","self.op_hcompute_output_cgra_stencil_8_write.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_0","self.op_hcompute_output_cgra_stencil_9_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_in_1","self.op_hcompute_output_cgra_stencil_9_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_in_1","self.op_hcompute_output_cgra_stencil_write.0"],
          ["ub_output_cgra_stencil_BANK_0.data_out_1","self.op_hcompute_output_glb_stencil_read.0"],
          ["ub_output_cgra_stencil_BANK_1.data_out_1","ub_output_cgra_stencil_BANK_0.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.clk_en"],
          ["ub_output_cgra_stencil_BANK_0_clk_en_const.out","ub_output_cgra_stencil_BANK_0.rst_n"],
          ["ub_output_cgra_stencil_BANK_2.data_out_1","ub_output_cgra_stencil_BANK_1.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.clk_en"],
          ["ub_output_cgra_stencil_BANK_1_clk_en_const.out","ub_output_cgra_stencil_BANK_1.rst_n"],
          ["ub_output_cgra_stencil_BANK_3.data_out_1","ub_output_cgra_stencil_BANK_2.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.clk_en"],
          ["ub_output_cgra_stencil_BANK_2_clk_en_const.out","ub_output_cgra_stencil_BANK_2.rst_n"],
          ["ub_output_cgra_stencil_BANK_4.data_out_1","ub_output_cgra_stencil_BANK_3.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.clk_en"],
          ["ub_output_cgra_stencil_BANK_3_clk_en_const.out","ub_output_cgra_stencil_BANK_3.rst_n"],
          ["ub_output_cgra_stencil_BANK_5.data_out_1","ub_output_cgra_stencil_BANK_4.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.clk_en"],
          ["ub_output_cgra_stencil_BANK_4_clk_en_const.out","ub_output_cgra_stencil_BANK_4.rst_n"],
          ["ub_output_cgra_stencil_BANK_6.data_out_1","ub_output_cgra_stencil_BANK_5.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.clk_en"],
          ["ub_output_cgra_stencil_BANK_5_clk_en_const.out","ub_output_cgra_stencil_BANK_5.rst_n"],
          ["ub_output_cgra_stencil_BANK_7.data_out_1","ub_output_cgra_stencil_BANK_6.chain_data_in_1"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.clk_en"],
          ["ub_output_cgra_stencil_BANK_6_clk_en_const.out","ub_output_cgra_stencil_BANK_6.rst_n"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.clk_en"],
          ["ub_output_cgra_stencil_BANK_7_clk_en_const.out","ub_output_cgra_stencil_BANK_7.rst_n"]
        ]
      },
      "output_glb_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_output_glb_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_output_glb_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U1562":{
            "modref":"global.aff__U1548"
          },
          "addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U1523":{
            "modref":"global.aff__U1503"
          },
          "chain_en_const_U1563":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ctrl__U1502":{
            "modref":"global.affine_controller__U1464",
            "metadata":{"garnet_remove":true}
          },
          "ctrl__U1547":{
            "modref":"global.affine_controller__U1524",
            "metadata":{"garnet_remove":true}
          },
          "output_glb_stencil_BANK_0_ubuf":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","output_glb_stencil_BANK_0"], "ctrl_width":["Int",32], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]},
            "metadata":{"config":{"glb2out_0":{"cycle_starting_addr":[164704],"cycle_stride":[1],"dimensionality":1,"extent":[6272],"read_data_starting_addr":[0],"read_data_stride":[1]},"in2glb_0":{"cycle_starting_addr":[124704],"cycle_stride":[1,64,36864],"dimensionality":3,"extent":[64,49,2],"write_data_starting_addr":[0],"write_data_stride":[1,128,64]}},"mode":"glb","verilog_name":"glb__U1463"}
          }
        },
        "connections":[
          ["ctrl__U1547.d","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U1562.d"],
          ["output_glb_stencil_BANK_0_ubuf.read_addr_0","addrgen_output_glb_stencil_op_hcompute_hw_output_stencil_163_U1562.out"],
          ["ctrl__U1502.d","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U1523.d"],
          ["output_glb_stencil_BANK_0_ubuf.write_addr_0","addrgen_output_glb_stencil_op_hcompute_output_glb_stencil_0_U1523.out"],
          ["output_glb_stencil_BANK_0_ubuf.chain_chain_en","chain_en_const_U1563.out"],
          ["self.clk","ctrl__U1502.clk"],
          ["self.reset","ctrl__U1502.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.wen_0","ctrl__U1502.valid"],
          ["self.clk","ctrl__U1547.clk"],
          ["self.reset","ctrl__U1547.rst_n"],
          ["output_glb_stencil_BANK_0_ubuf.ren_0","ctrl__U1547.valid"],
          ["self.clk","output_glb_stencil_BANK_0_ubuf.clk"],
          ["self.op_hcompute_output_glb_stencil_write.0","output_glb_stencil_BANK_0_ubuf.data_in_0"],
          ["self.op_hcompute_hw_output_stencil_read.0","output_glb_stencil_BANK_0_ubuf.data_out_0"],
          ["self.reset","output_glb_stencil_BANK_0_ubuf.rst_n"]
        ]
      },
      "resnet5_x":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read_en","Bit"],
          ["input_host_stencil_op_hcompute_input_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","Bit"],
          ["kernel_host_stencil_op_hcompute_kernel_glb_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U1597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U1602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "input_cgra_stencil":{
            "modref":"global.input_cgra_stencil_ub"
          },
          "input_glb_stencil":{
            "modref":"global.input_glb_stencil_ub"
          },
          "kernel_cgra_stencil":{
            "modref":"global.kernel_cgra_stencil_ub"
          },
          "kernel_glb_stencil":{
            "modref":"global.kernel_glb_stencil_ub"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U1589"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U1590"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U1564",
            "metadata":{"lake_config":{"stencil_valid":{"cycle_starting_addr":[164704],"cycle_stride":[1,128,896],"dimensionality":3,"extent":[128,7,7]}}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U1587"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U1588"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U1591"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U1592"
          },
          "op_hcompute_input_cgra_stencil":{
            "modref":"global.cu_op_hcompute_input_cgra_stencil"
          },
          "op_hcompute_input_glb_stencil":{
            "modref":"global.cu_op_hcompute_input_glb_stencil"
          },
          "op_hcompute_input_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_input_glb_stencil_exe_start_pt__U1600"
          },
          "op_hcompute_input_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1598"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64,576],"dimensionality":3,"extent":[64,9,9]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U1598"}
          },
          "op_hcompute_input_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_input_glb_stencil_read_start":{
            "modref":"global.op_hcompute_input_glb_stencil_read_start_pt__U1599"
          },
          "op_hcompute_input_glb_stencil_write_start":{
            "modref":"global.op_hcompute_input_glb_stencil_write_start_pt__U1601"
          },
          "op_hcompute_kernel_cgra_stencil":{
            "modref":"global.cu_op_hcompute_kernel_cgra_stencil"
          },
          "op_hcompute_kernel_glb_stencil":{
            "modref":"global.cu_op_hcompute_kernel_glb_stencil"
          },
          "op_hcompute_kernel_glb_stencil_exe_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_exe_start_pt__U1595"
          },
          "op_hcompute_kernel_glb_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1593"], "ctrl_width":["Int",16], "has_chain_en":["Bool",true], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,128,8192,24576],"dimensionality":4,"extent":[128,64,3,3]}},"mode":"lake","verilog_name":"aff_ctrl_counter__U1593"}
          },
          "op_hcompute_kernel_glb_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_kernel_glb_stencil_read_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_read_start_pt__U1594"
          },
          "op_hcompute_kernel_glb_stencil_write_start":{
            "modref":"global.op_hcompute_kernel_glb_stencil_write_start_pt__U1596"
          },
          "op_hcompute_output_cgra_stencil":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil"
          },
          "op_hcompute_output_cgra_stencil_1":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_1"
          },
          "op_hcompute_output_cgra_stencil_10":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_10"
          },
          "op_hcompute_output_cgra_stencil_11":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_11"
          },
          "op_hcompute_output_cgra_stencil_12":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_12"
          },
          "op_hcompute_output_cgra_stencil_13":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_13"
          },
          "op_hcompute_output_cgra_stencil_14":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_14"
          },
          "op_hcompute_output_cgra_stencil_15":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_15"
          },
          "op_hcompute_output_cgra_stencil_2":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_2"
          },
          "op_hcompute_output_cgra_stencil_3":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_3"
          },
          "op_hcompute_output_cgra_stencil_4":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_4"
          },
          "op_hcompute_output_cgra_stencil_5":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_5"
          },
          "op_hcompute_output_cgra_stencil_6":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_6"
          },
          "op_hcompute_output_cgra_stencil_7":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_7"
          },
          "op_hcompute_output_cgra_stencil_8":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_8"
          },
          "op_hcompute_output_cgra_stencil_9":{
            "modref":"global.cu_op_hcompute_output_cgra_stencil_9"
          },
          "op_hcompute_output_glb_stencil":{
            "modref":"global.cu_op_hcompute_output_glb_stencil"
          },
          "output_cgra_stencil":{
            "modref":"global.output_cgra_stencil_ub"
          },
          "output_glb_stencil":{
            "modref":"global.output_glb_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U1597.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read.0","_U1597.in"],
          ["self.clk","_U1602.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read.0","_U1602.in"],
          ["self.clk","input_cgra_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_cgra_stencil_op_hcompute_input_cgra_stencil_write","input_cgra_stencil.op_hcompute_input_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.input_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.input_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.input_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.input_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.input_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.input_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.input_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.input_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","input_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","input_cgra_stencil.reset"],
          ["self.clk","input_glb_stencil.clk"],
          ["op_hcompute_input_cgra_stencil.input_glb_stencil_op_hcompute_input_cgra_stencil_read","input_glb_stencil.op_hcompute_input_cgra_stencil_read"],
          ["op_hcompute_input_glb_stencil.input_glb_stencil_op_hcompute_input_glb_stencil_write","input_glb_stencil.op_hcompute_input_glb_stencil_write"],
          ["self.reset","input_glb_stencil.reset"],
          ["self.clk","kernel_cgra_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_cgra_stencil_op_hcompute_kernel_cgra_stencil_write","kernel_cgra_stencil.op_hcompute_kernel_cgra_stencil_write"],
          ["op_hcompute_output_cgra_stencil_10.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_10_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_10_read"],
          ["op_hcompute_output_cgra_stencil_11.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_11_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_11_read"],
          ["op_hcompute_output_cgra_stencil_12.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_12_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_12_read"],
          ["op_hcompute_output_cgra_stencil_13.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_13_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_13_read"],
          ["op_hcompute_output_cgra_stencil_14.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_14_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_14_read"],
          ["op_hcompute_output_cgra_stencil_15.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_15_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_15_read"],
          ["op_hcompute_output_cgra_stencil_8.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_8_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_8_read"],
          ["op_hcompute_output_cgra_stencil_9.kernel_cgra_stencil_op_hcompute_output_cgra_stencil_9_read","kernel_cgra_stencil.op_hcompute_output_cgra_stencil_9_read"],
          ["self.reset","kernel_cgra_stencil.reset"],
          ["self.clk","kernel_glb_stencil.clk"],
          ["op_hcompute_kernel_cgra_stencil.kernel_glb_stencil_op_hcompute_kernel_cgra_stencil_read","kernel_glb_stencil.op_hcompute_kernel_cgra_stencil_read"],
          ["op_hcompute_kernel_glb_stencil.kernel_glb_stencil_op_hcompute_kernel_glb_stencil_write","kernel_glb_stencil.op_hcompute_kernel_glb_stencil_write"],
          ["self.reset","kernel_glb_stencil.reset"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["output_glb_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.output_glb_stencil_op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_input_cgra_stencil.clk"],
          ["self.clk","op_hcompute_input_glb_stencil.clk"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read","op_hcompute_input_glb_stencil.input_host_stencil_op_hcompute_input_glb_stencil_read"],
          ["op_hcompute_input_glb_stencil_port_controller.stencil_valid","op_hcompute_input_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_input_glb_stencil_port_controller.clk"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_input_glb_stencil_port_controller.flush"],
          ["op_hcompute_input_glb_stencil_port_controller_clk_en_const.out","op_hcompute_input_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_input_glb_stencil_read_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_input_glb_stencil_write_start.in","op_hcompute_input_glb_stencil_port_controller.stencil_valid"],
          ["self.input_host_stencil_op_hcompute_input_glb_stencil_read_en","op_hcompute_input_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_kernel_cgra_stencil.clk"],
          ["self.clk","op_hcompute_kernel_glb_stencil.clk"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read","op_hcompute_kernel_glb_stencil.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read"],
          ["op_hcompute_kernel_glb_stencil_port_controller.stencil_valid","op_hcompute_kernel_glb_stencil_exe_start.in"],
          ["self.clk","op_hcompute_kernel_glb_stencil_port_controller.clk"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_kernel_glb_stencil_port_controller.flush"],
          ["op_hcompute_kernel_glb_stencil_port_controller_clk_en_const.out","op_hcompute_kernel_glb_stencil_port_controller.rst_n"],
          ["op_hcompute_kernel_glb_stencil_read_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["op_hcompute_kernel_glb_stencil_write_start.in","op_hcompute_kernel_glb_stencil_port_controller.stencil_valid"],
          ["self.kernel_host_stencil_op_hcompute_kernel_glb_stencil_read_en","op_hcompute_kernel_glb_stencil_read_start.out"],
          ["self.clk","op_hcompute_output_cgra_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_write","op_hcompute_output_cgra_stencil.output_cgra_stencil_op_hcompute_output_cgra_stencil_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_1.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_1_write","op_hcompute_output_cgra_stencil_1.output_cgra_stencil_op_hcompute_output_cgra_stencil_1_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_10.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_read","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_10_write","op_hcompute_output_cgra_stencil_10.output_cgra_stencil_op_hcompute_output_cgra_stencil_10_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_11.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_read","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_11_write","op_hcompute_output_cgra_stencil_11.output_cgra_stencil_op_hcompute_output_cgra_stencil_11_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_12.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_read","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_12_write","op_hcompute_output_cgra_stencil_12.output_cgra_stencil_op_hcompute_output_cgra_stencil_12_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_13.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_read","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_13_write","op_hcompute_output_cgra_stencil_13.output_cgra_stencil_op_hcompute_output_cgra_stencil_13_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_14.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_read","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_14_write","op_hcompute_output_cgra_stencil_14.output_cgra_stencil_op_hcompute_output_cgra_stencil_14_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_15.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_read","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_15_write","op_hcompute_output_cgra_stencil_15.output_cgra_stencil_op_hcompute_output_cgra_stencil_15_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_2.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_2_write","op_hcompute_output_cgra_stencil_2.output_cgra_stencil_op_hcompute_output_cgra_stencil_2_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_3.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_3_write","op_hcompute_output_cgra_stencil_3.output_cgra_stencil_op_hcompute_output_cgra_stencil_3_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_4.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_4_write","op_hcompute_output_cgra_stencil_4.output_cgra_stencil_op_hcompute_output_cgra_stencil_4_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_5.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_5_write","op_hcompute_output_cgra_stencil_5.output_cgra_stencil_op_hcompute_output_cgra_stencil_5_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_6.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_6_write","op_hcompute_output_cgra_stencil_6.output_cgra_stencil_op_hcompute_output_cgra_stencil_6_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_7.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_7_write","op_hcompute_output_cgra_stencil_7.output_cgra_stencil_op_hcompute_output_cgra_stencil_7_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_8.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_read","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_8_write","op_hcompute_output_cgra_stencil_8.output_cgra_stencil_op_hcompute_output_cgra_stencil_8_write"],
          ["self.clk","op_hcompute_output_cgra_stencil_9.clk"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_read","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_read"],
          ["output_cgra_stencil.op_hcompute_output_cgra_stencil_9_write","op_hcompute_output_cgra_stencil_9.output_cgra_stencil_op_hcompute_output_cgra_stencil_9_write"],
          ["self.clk","op_hcompute_output_glb_stencil.clk"],
          ["output_cgra_stencil.op_hcompute_output_glb_stencil_read","op_hcompute_output_glb_stencil.output_cgra_stencil_op_hcompute_output_glb_stencil_read"],
          ["output_glb_stencil.op_hcompute_output_glb_stencil_write","op_hcompute_output_glb_stencil.output_glb_stencil_op_hcompute_output_glb_stencil_write"],
          ["self.clk","output_cgra_stencil.clk"],
          ["self.reset","output_cgra_stencil.reset"],
          ["self.clk","output_glb_stencil.clk"],
          ["self.reset","output_glb_stencil.reset"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
