// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/17/2023 04:06:51"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module Processor (
	Clk,
	Reset_ClearA_LoadB,
	Execute,
	S,
	HEX1,
	HEX0,
	HEX3,
	HEX2,
	Aval,
	Bval);
input 	logic Clk ;
input 	logic Reset_ClearA_LoadB ;
input 	logic Execute ;
input 	logic [7:0] S ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX2 ;
output 	logic [7:0] Aval ;
output 	logic [7:0] Bval ;

// Design Ports Information
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[0]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[3]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[4]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[6]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aval[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[0]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bval[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset_ClearA_LoadB	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Execute	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \Aval[0]~output_o ;
wire \Aval[1]~output_o ;
wire \Aval[2]~output_o ;
wire \Aval[3]~output_o ;
wire \Aval[4]~output_o ;
wire \Aval[5]~output_o ;
wire \Aval[6]~output_o ;
wire \Aval[7]~output_o ;
wire \Bval[0]~output_o ;
wire \Bval[1]~output_o ;
wire \Bval[2]~output_o ;
wire \Bval[3]~output_o ;
wire \Bval[4]~output_o ;
wire \Bval[5]~output_o ;
wire \Bval[6]~output_o ;
wire \Bval[7]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \S[5]~input_o ;
wire \Reset_ClearA_LoadB~input_o ;
wire \Reset_H~0_combout ;
wire \Reset_H~q ;
wire \S[6]~input_o ;
wire \S[7]~input_o ;
wire \S[0]~input_o ;
wire \S[1]~input_o ;
wire \S[2]~input_o ;
wire \S[3]~input_o ;
wire \S[4]~input_o ;
wire \reg_unit|reg_B|Data_Out~0_combout ;
wire \control_unit|curr_state~41_combout ;
wire \control_unit|curr_state.Add6~q ;
wire \control_unit|curr_state~32_combout ;
wire \control_unit|curr_state.Shift6~q ;
wire \control_unit|curr_state~42_combout ;
wire \control_unit|curr_state.Add7~q ;
wire \control_unit|curr_state~33_combout ;
wire \control_unit|curr_state.Shift7~q ;
wire \control_unit|curr_state~35_combout ;
wire \control_unit|curr_state.Subtract~q ;
wire \control_unit|curr_state~34_combout ;
wire \control_unit|curr_state.Shift8~feeder_combout ;
wire \control_unit|curr_state.Shift8~q ;
wire \Execute~input_o ;
wire \Run_H~0_combout ;
wire \Run_H~q ;
wire \control_unit|Selector18~0_combout ;
wire \control_unit|curr_state.Fin~q ;
wire \control_unit|curr_state~44_combout ;
wire \control_unit|curr_state.Start~q ;
wire \control_unit|curr_state~43_combout ;
wire \control_unit|curr_state.Initialization~q ;
wire \control_unit|curr_state~36_combout ;
wire \control_unit|curr_state.Add1~q ;
wire \control_unit|curr_state~27_combout ;
wire \control_unit|curr_state.Shift1~q ;
wire \control_unit|curr_state~37_combout ;
wire \control_unit|curr_state.Add2~q ;
wire \control_unit|curr_state~28_combout ;
wire \control_unit|curr_state.Shift2~q ;
wire \control_unit|curr_state~38_combout ;
wire \control_unit|curr_state.Add3~q ;
wire \control_unit|curr_state~29_combout ;
wire \control_unit|curr_state.Shift3~q ;
wire \control_unit|curr_state~39_combout ;
wire \control_unit|curr_state.Add4~q ;
wire \control_unit|curr_state~30_combout ;
wire \control_unit|curr_state.Shift4~q ;
wire \control_unit|curr_state~40_combout ;
wire \control_unit|curr_state.Add5~q ;
wire \control_unit|curr_state~31_combout ;
wire \control_unit|curr_state.Shift5~q ;
wire \control_unit|WideOr18~1_combout ;
wire \control_unit|WideOr18~0_combout ;
wire \reg_unit|reg_B|Data_Out[7]~1_combout ;
wire \reg_unit|reg_B|Data_Out~8_combout ;
wire \reg_unit|reg_B|Data_Out~7_combout ;
wire \reg_unit|reg_B|Data_Out~6_combout ;
wire \reg_unit|reg_B|Data_Out~5_combout ;
wire \comb~1_combout ;
wire \comb~0_combout ;
wire \comb~2_combout ;
wire \reg_unit|comb~0_combout ;
wire \control_unit|Sub~0_combout ;
wire \Add_Shit|fa0|cout~0_combout ;
wire \Add_Shit|fa1|cout~0_combout ;
wire \Add_Shit|fa2|s~combout ;
wire \Add_Shit|fa2|cout~0_combout ;
wire \Add_Shit|fa3|s~combout ;
wire \reg_unit|reg_A|Data_Out~6_combout ;
wire \Add_Shit|fa8|s~0_combout ;
wire \Add_Shit|fa3|cout~0_combout ;
wire \Add_Shit|fa4|cout~0_combout ;
wire \Add_Shit|fa5|cout~0_combout ;
wire \Add_Shit|fa6|cout~0_combout ;
wire \Add_Shit|fa7|cout~0_combout ;
wire \X~0_combout ;
wire \X~q ;
wire \reg_unit|reg_A|Data_Out~12_combout ;
wire \reg_unit|reg_A|Data_Out~7_combout ;
wire \reg_unit|reg_A|Data_Out[4]~3_combout ;
wire \Add_Shit|fa6|s~combout ;
wire \reg_unit|reg_A|Data_Out~5_combout ;
wire \Add_Shit|fa5|s~combout ;
wire \reg_unit|reg_A|Data_Out~4_combout ;
wire \Add_Shit|fa4|s~combout ;
wire \reg_unit|reg_A|Data_Out~2_combout ;
wire \reg_unit|reg_A|Data_Out~11_combout ;
wire \reg_unit|reg_A|Data_Out~10_combout ;
wire \Add_Shit|fa1|s~combout ;
wire \reg_unit|reg_A|Data_Out~9_combout ;
wire \Add_Shit|fa0|s~combout ;
wire \reg_unit|reg_A|Data_Out~8_combout ;
wire \reg_unit|reg_B|Data_Out~4_combout ;
wire \reg_unit|reg_B|Data_Out~3_combout ;
wire \reg_unit|reg_B|Data_Out~2_combout ;
wire \HexBU|WideOr6~0_combout ;
wire \HexBU|WideOr5~0_combout ;
wire \HexBU|WideOr4~0_combout ;
wire \HexBU|WideOr3~0_combout ;
wire \HexBU|WideOr2~0_combout ;
wire \HexBU|WideOr1~0_combout ;
wire \HexBU|WideOr0~0_combout ;
wire \HexBL|WideOr6~0_combout ;
wire \HexBL|WideOr5~0_combout ;
wire \HexBL|WideOr4~0_combout ;
wire \HexBL|WideOr3~0_combout ;
wire \HexBL|WideOr2~0_combout ;
wire \HexBL|WideOr1~0_combout ;
wire \HexBL|WideOr0~0_combout ;
wire \HexAU|WideOr6~0_combout ;
wire \HexAU|WideOr5~0_combout ;
wire \HexAU|WideOr4~0_combout ;
wire \HexAU|WideOr3~0_combout ;
wire \HexAU|WideOr2~0_combout ;
wire \HexAU|WideOr1~0_combout ;
wire \HexAU|WideOr0~0_combout ;
wire \HexAL|WideOr6~0_combout ;
wire \HexAL|WideOr5~0_combout ;
wire \HexAL|WideOr4~0_combout ;
wire \HexAL|WideOr3~0_combout ;
wire \HexAL|WideOr2~0_combout ;
wire \HexAL|WideOr1~0_combout ;
wire \HexAL|WideOr0~0_combout ;
wire [7:0] \reg_unit|reg_B|Data_Out ;
wire [7:0] \reg_unit|reg_A|Data_Out ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\HexBU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\HexBU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\HexBU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\HexBU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\HexBU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\HexBU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\HexBU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\HexBL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\HexBL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\HexBL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\HexBL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\HexBL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\HexBL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\HexBL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\HexAU|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\HexAU|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\HexAU|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\HexAU|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\HexAU|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\HexAU|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\HexAU|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\HexAL|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\HexAL|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\HexAL|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\HexAL|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\HexAL|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\HexAL|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\HexAL|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \Aval[0]~output (
	.i(\reg_unit|reg_A|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[0]~output .bus_hold = "false";
defparam \Aval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \Aval[1]~output (
	.i(\reg_unit|reg_A|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[1]~output .bus_hold = "false";
defparam \Aval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N23
fiftyfivenm_io_obuf \Aval[2]~output (
	.i(\reg_unit|reg_A|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[2]~output .bus_hold = "false";
defparam \Aval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \Aval[3]~output (
	.i(\reg_unit|reg_A|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[3]~output .bus_hold = "false";
defparam \Aval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N16
fiftyfivenm_io_obuf \Aval[4]~output (
	.i(\reg_unit|reg_A|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[4]~output .bus_hold = "false";
defparam \Aval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N24
fiftyfivenm_io_obuf \Aval[5]~output (
	.i(\reg_unit|reg_A|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[5]~output .bus_hold = "false";
defparam \Aval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N16
fiftyfivenm_io_obuf \Aval[6]~output (
	.i(\reg_unit|reg_A|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[6]~output .bus_hold = "false";
defparam \Aval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \Aval[7]~output (
	.i(\reg_unit|reg_A|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aval[7]~output .bus_hold = "false";
defparam \Aval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \Bval[0]~output (
	.i(\reg_unit|reg_B|Data_Out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[0]~output .bus_hold = "false";
defparam \Bval[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \Bval[1]~output (
	.i(\reg_unit|reg_B|Data_Out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[1]~output .bus_hold = "false";
defparam \Bval[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \Bval[2]~output (
	.i(\reg_unit|reg_B|Data_Out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[2]~output .bus_hold = "false";
defparam \Bval[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \Bval[3]~output (
	.i(\reg_unit|reg_B|Data_Out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[3]~output .bus_hold = "false";
defparam \Bval[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \Bval[4]~output (
	.i(\reg_unit|reg_B|Data_Out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[4]~output .bus_hold = "false";
defparam \Bval[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Bval[5]~output (
	.i(\reg_unit|reg_B|Data_Out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[5]~output .bus_hold = "false";
defparam \Bval[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \Bval[6]~output (
	.i(\reg_unit|reg_B|Data_Out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[6]~output .bus_hold = "false";
defparam \Bval[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \Bval[7]~output (
	.i(\reg_unit|reg_B|Data_Out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bval[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bval[7]~output .bus_hold = "false";
defparam \Bval[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .listen_to_nsleep_signal = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Reset_ClearA_LoadB~input (
	.i(Reset_ClearA_LoadB),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Reset_ClearA_LoadB~input_o ));
// synopsys translate_off
defparam \Reset_ClearA_LoadB~input .bus_hold = "false";
defparam \Reset_ClearA_LoadB~input .listen_to_nsleep_signal = "false";
defparam \Reset_ClearA_LoadB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N20
fiftyfivenm_lcell_comb \Reset_H~0 (
// Equation(s):
// \Reset_H~0_combout  = !\Reset_ClearA_LoadB~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset_ClearA_LoadB~input_o ),
	.cin(gnd),
	.combout(\Reset_H~0_combout ),
	.cout());
// synopsys translate_off
defparam \Reset_H~0 .lut_mask = 16'h00FF;
defparam \Reset_H~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y50_N21
dffeas Reset_H(
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Reset_H~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Reset_H~q ),
	.prn(vcc));
// synopsys translate_off
defparam Reset_H.is_wysiwyg = "true";
defparam Reset_H.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .listen_to_nsleep_signal = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .listen_to_nsleep_signal = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .listen_to_nsleep_signal = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .listen_to_nsleep_signal = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .listen_to_nsleep_signal = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .listen_to_nsleep_signal = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .listen_to_nsleep_signal = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~0 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~0_combout  = (\Reset_H~q  & (\S[4]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [5])))

	.dataa(\S[4]~input_o ),
	.datab(\Reset_H~q ),
	.datac(\reg_unit|reg_B|Data_Out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~0 .lut_mask = 16'hB8B8;
defparam \reg_unit|reg_B|Data_Out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N0
fiftyfivenm_lcell_comb \control_unit|curr_state~41 (
// Equation(s):
// \control_unit|curr_state~41_combout  = (!\Reset_H~q  & \control_unit|curr_state.Shift5~q )

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(\control_unit|curr_state.Shift5~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~41_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~41 .lut_mask = 16'h3030;
defparam \control_unit|curr_state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N1
dffeas \control_unit|curr_state.Add6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add6 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N28
fiftyfivenm_lcell_comb \control_unit|curr_state~32 (
// Equation(s):
// \control_unit|curr_state~32_combout  = (\control_unit|curr_state.Add6~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.Add6~q ),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~32 .lut_mask = 16'h00F0;
defparam \control_unit|curr_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N29
dffeas \control_unit|curr_state.Shift6 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift6 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N30
fiftyfivenm_lcell_comb \control_unit|curr_state~42 (
// Equation(s):
// \control_unit|curr_state~42_combout  = (\control_unit|curr_state.Shift6~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift6~q ),
	.datac(\Reset_H~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~42_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~42 .lut_mask = 16'h0C0C;
defparam \control_unit|curr_state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N31
dffeas \control_unit|curr_state.Add7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add7 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N2
fiftyfivenm_lcell_comb \control_unit|curr_state~33 (
// Equation(s):
// \control_unit|curr_state~33_combout  = (\control_unit|curr_state.Add7~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.Add7~q ),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~33 .lut_mask = 16'h00F0;
defparam \control_unit|curr_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N3
dffeas \control_unit|curr_state.Shift7 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift7 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N6
fiftyfivenm_lcell_comb \control_unit|curr_state~35 (
// Equation(s):
// \control_unit|curr_state~35_combout  = (!\Reset_H~q  & \control_unit|curr_state.Shift7~q )

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(gnd),
	.datad(\control_unit|curr_state.Shift7~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~35 .lut_mask = 16'h3300;
defparam \control_unit|curr_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N23
dffeas \control_unit|curr_state.Subtract (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_unit|curr_state~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Subtract~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Subtract .is_wysiwyg = "true";
defparam \control_unit|curr_state.Subtract .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N24
fiftyfivenm_lcell_comb \control_unit|curr_state~34 (
// Equation(s):
// \control_unit|curr_state~34_combout  = (!\Reset_H~q  & \control_unit|curr_state.Subtract~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_H~q ),
	.datad(\control_unit|curr_state.Subtract~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~34 .lut_mask = 16'h0F00;
defparam \control_unit|curr_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N4
fiftyfivenm_lcell_comb \control_unit|curr_state.Shift8~feeder (
// Equation(s):
// \control_unit|curr_state.Shift8~feeder_combout  = \control_unit|curr_state~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_unit|curr_state~34_combout ),
	.cin(gnd),
	.combout(\control_unit|curr_state.Shift8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state.Shift8~feeder .lut_mask = 16'hFF00;
defparam \control_unit|curr_state.Shift8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N5
dffeas \control_unit|curr_state.Shift8 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state.Shift8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift8 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift8 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Execute~input (
	.i(Execute),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Execute~input_o ));
// synopsys translate_off
defparam \Execute~input .bus_hold = "false";
defparam \Execute~input .listen_to_nsleep_signal = "false";
defparam \Execute~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N4
fiftyfivenm_lcell_comb \Run_H~0 (
// Equation(s):
// \Run_H~0_combout  = !\Execute~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Execute~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Run_H~0_combout ),
	.cout());
// synopsys translate_off
defparam \Run_H~0 .lut_mask = 16'h0F0F;
defparam \Run_H~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N5
dffeas Run_H(
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\Run_H~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Run_H~q ),
	.prn(vcc));
// synopsys translate_off
defparam Run_H.is_wysiwyg = "true";
defparam Run_H.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N12
fiftyfivenm_lcell_comb \control_unit|Selector18~0 (
// Equation(s):
// \control_unit|Selector18~0_combout  = (\control_unit|curr_state.Shift8~q ) # ((\control_unit|curr_state.Fin~q  & \Run_H~q ))

	.dataa(gnd),
	.datab(\control_unit|curr_state.Shift8~q ),
	.datac(\control_unit|curr_state.Fin~q ),
	.datad(\Run_H~q ),
	.cin(gnd),
	.combout(\control_unit|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Selector18~0 .lut_mask = 16'hFCCC;
defparam \control_unit|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N13
dffeas \control_unit|curr_state.Fin (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_H~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Fin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Fin .is_wysiwyg = "true";
defparam \control_unit|curr_state.Fin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N10
fiftyfivenm_lcell_comb \control_unit|curr_state~44 (
// Equation(s):
// \control_unit|curr_state~44_combout  = (!\Reset_H~q  & ((\Run_H~q ) # ((!\control_unit|curr_state.Fin~q  & \control_unit|curr_state.Start~q ))))

	.dataa(\control_unit|curr_state.Fin~q ),
	.datab(\Run_H~q ),
	.datac(\control_unit|curr_state.Start~q ),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~44_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~44 .lut_mask = 16'h00DC;
defparam \control_unit|curr_state~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N11
dffeas \control_unit|curr_state.Start (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Start .is_wysiwyg = "true";
defparam \control_unit|curr_state.Start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N18
fiftyfivenm_lcell_comb \control_unit|curr_state~43 (
// Equation(s):
// \control_unit|curr_state~43_combout  = (!\control_unit|curr_state.Start~q  & (\Run_H~q  & !\Reset_H~q ))

	.dataa(\control_unit|curr_state.Start~q ),
	.datab(gnd),
	.datac(\Run_H~q ),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~43_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~43 .lut_mask = 16'h0050;
defparam \control_unit|curr_state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N19
dffeas \control_unit|curr_state.Initialization (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Initialization~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Initialization .is_wysiwyg = "true";
defparam \control_unit|curr_state.Initialization .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
fiftyfivenm_lcell_comb \control_unit|curr_state~36 (
// Equation(s):
// \control_unit|curr_state~36_combout  = (\control_unit|curr_state.Initialization~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(\control_unit|curr_state.Initialization~q ),
	.datac(gnd),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~36 .lut_mask = 16'h00CC;
defparam \control_unit|curr_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N25
dffeas \control_unit|curr_state.Add1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add1 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N20
fiftyfivenm_lcell_comb \control_unit|curr_state~27 (
// Equation(s):
// \control_unit|curr_state~27_combout  = (\control_unit|curr_state.Add1~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(\control_unit|curr_state.Add1~q ),
	.datac(\Reset_H~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~27 .lut_mask = 16'h0C0C;
defparam \control_unit|curr_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N21
dffeas \control_unit|curr_state.Shift1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift1 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N26
fiftyfivenm_lcell_comb \control_unit|curr_state~37 (
// Equation(s):
// \control_unit|curr_state~37_combout  = (!\Reset_H~q  & \control_unit|curr_state.Shift1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_H~q ),
	.datad(\control_unit|curr_state.Shift1~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~37 .lut_mask = 16'h0F00;
defparam \control_unit|curr_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N27
dffeas \control_unit|curr_state.Add2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add2 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N14
fiftyfivenm_lcell_comb \control_unit|curr_state~28 (
// Equation(s):
// \control_unit|curr_state~28_combout  = (!\Reset_H~q  & \control_unit|curr_state.Add2~q )

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(\control_unit|curr_state.Add2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~28 .lut_mask = 16'h3030;
defparam \control_unit|curr_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N15
dffeas \control_unit|curr_state.Shift2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift2 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N16
fiftyfivenm_lcell_comb \control_unit|curr_state~38 (
// Equation(s):
// \control_unit|curr_state~38_combout  = (\control_unit|curr_state.Shift2~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.Shift2~q ),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~38 .lut_mask = 16'h00F0;
defparam \control_unit|curr_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N5
dffeas \control_unit|curr_state.Add3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_unit|curr_state~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add3 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N28
fiftyfivenm_lcell_comb \control_unit|curr_state~29 (
// Equation(s):
// \control_unit|curr_state~29_combout  = (\control_unit|curr_state.Add3~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(\control_unit|curr_state.Add3~q ),
	.datac(\Reset_H~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_unit|curr_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~29 .lut_mask = 16'h0C0C;
defparam \control_unit|curr_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N29
dffeas \control_unit|curr_state.Shift3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift3 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N18
fiftyfivenm_lcell_comb \control_unit|curr_state~39 (
// Equation(s):
// \control_unit|curr_state~39_combout  = (!\Reset_H~q  & \control_unit|curr_state.Shift3~q )

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(gnd),
	.datad(\control_unit|curr_state.Shift3~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~39 .lut_mask = 16'h3300;
defparam \control_unit|curr_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N19
dffeas \control_unit|curr_state.Add4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add4 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N4
fiftyfivenm_lcell_comb \control_unit|curr_state~30 (
// Equation(s):
// \control_unit|curr_state~30_combout  = (!\Reset_H~q  & \control_unit|curr_state.Add4~q )

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(gnd),
	.datad(\control_unit|curr_state.Add4~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~30 .lut_mask = 16'h3300;
defparam \control_unit|curr_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N7
dffeas \control_unit|curr_state.Shift4 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_unit|curr_state~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift4 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N10
fiftyfivenm_lcell_comb \control_unit|curr_state~40 (
// Equation(s):
// \control_unit|curr_state~40_combout  = (!\Reset_H~q  & \control_unit|curr_state.Shift4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset_H~q ),
	.datad(\control_unit|curr_state.Shift4~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~40 .lut_mask = 16'h0F00;
defparam \control_unit|curr_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y48_N11
dffeas \control_unit|curr_state.Add5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Add5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Add5 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Add5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N6
fiftyfivenm_lcell_comb \control_unit|curr_state~31 (
// Equation(s):
// \control_unit|curr_state~31_combout  = (\control_unit|curr_state.Add5~q  & !\Reset_H~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.Add5~q ),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\control_unit|curr_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|curr_state~31 .lut_mask = 16'h00F0;
defparam \control_unit|curr_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N7
dffeas \control_unit|curr_state.Shift5 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\control_unit|curr_state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_unit|curr_state.Shift5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_unit|curr_state.Shift5 .is_wysiwyg = "true";
defparam \control_unit|curr_state.Shift5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N22
fiftyfivenm_lcell_comb \control_unit|WideOr18~1 (
// Equation(s):
// \control_unit|WideOr18~1_combout  = (!\control_unit|curr_state.Shift5~q  & (!\control_unit|curr_state.Shift7~q  & (!\control_unit|curr_state.Shift8~q  & !\control_unit|curr_state.Shift6~q )))

	.dataa(\control_unit|curr_state.Shift5~q ),
	.datab(\control_unit|curr_state.Shift7~q ),
	.datac(\control_unit|curr_state.Shift8~q ),
	.datad(\control_unit|curr_state.Shift6~q ),
	.cin(gnd),
	.combout(\control_unit|WideOr18~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr18~1 .lut_mask = 16'h0001;
defparam \control_unit|WideOr18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N12
fiftyfivenm_lcell_comb \control_unit|WideOr18~0 (
// Equation(s):
// \control_unit|WideOr18~0_combout  = (!\control_unit|curr_state.Shift4~q  & (!\control_unit|curr_state.Shift1~q  & (!\control_unit|curr_state.Shift2~q  & !\control_unit|curr_state.Shift3~q )))

	.dataa(\control_unit|curr_state.Shift4~q ),
	.datab(\control_unit|curr_state.Shift1~q ),
	.datac(\control_unit|curr_state.Shift2~q ),
	.datad(\control_unit|curr_state.Shift3~q ),
	.cin(gnd),
	.combout(\control_unit|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr18~0 .lut_mask = 16'h0001;
defparam \control_unit|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out[7]~1 (
// Equation(s):
// \reg_unit|reg_B|Data_Out[7]~1_combout  = (\Reset_H~q ) # ((!\control_unit|WideOr18~0_combout ) # (!\control_unit|WideOr18~1_combout ))

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(\control_unit|WideOr18~1_combout ),
	.datad(\control_unit|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7]~1 .lut_mask = 16'hCFFF;
defparam \reg_unit|reg_B|Data_Out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N13
dffeas \reg_unit|reg_B|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N10
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~8 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~8_combout  = (\Reset_H~q  & (\S[3]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [4])))

	.dataa(\S[3]~input_o ),
	.datab(\Reset_H~q ),
	.datac(gnd),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~8 .lut_mask = 16'hBB88;
defparam \reg_unit|reg_B|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N11
dffeas \reg_unit|reg_B|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N10
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~7 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~7_combout  = (\Reset_H~q  & (\S[2]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [3])))

	.dataa(\S[2]~input_o ),
	.datab(gnd),
	.datac(\Reset_H~q ),
	.datad(\reg_unit|reg_B|Data_Out [3]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~7 .lut_mask = 16'hAFA0;
defparam \reg_unit|reg_B|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N11
dffeas \reg_unit|reg_B|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N16
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~6 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~6_combout  = (\Reset_H~q  & (\S[1]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [2])))

	.dataa(\Reset_H~q ),
	.datab(gnd),
	.datac(\S[1]~input_o ),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~6 .lut_mask = 16'hF5A0;
defparam \reg_unit|reg_B|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y50_N17
dffeas \reg_unit|reg_B|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N20
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~5 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~5_combout  = (\Reset_H~q  & (\S[0]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [1])))

	.dataa(gnd),
	.datab(\S[0]~input_o ),
	.datac(\Reset_H~q ),
	.datad(\reg_unit|reg_B|Data_Out [1]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~5 .lut_mask = 16'hCFC0;
defparam \reg_unit|reg_B|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \reg_unit|reg_B|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_unit|reg_B|Data_Out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N8
fiftyfivenm_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\control_unit|curr_state.Add5~q ) # ((\control_unit|curr_state.Subtract~q ) # ((\control_unit|curr_state.Add7~q ) # (\control_unit|curr_state.Add6~q )))

	.dataa(\control_unit|curr_state.Add5~q ),
	.datab(\control_unit|curr_state.Subtract~q ),
	.datac(\control_unit|curr_state.Add7~q ),
	.datad(\control_unit|curr_state.Add6~q ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'hFFFE;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N16
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\control_unit|curr_state.Add2~q ) # ((\control_unit|curr_state.Add4~q ) # ((\control_unit|curr_state.Add3~q ) # (\control_unit|curr_state.Add1~q )))

	.dataa(\control_unit|curr_state.Add2~q ),
	.datab(\control_unit|curr_state.Add4~q ),
	.datac(\control_unit|curr_state.Add3~q ),
	.datad(\control_unit|curr_state.Add1~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFFE;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N22
fiftyfivenm_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\reg_unit|reg_B|Data_Out [0] & ((\comb~1_combout ) # (\comb~0_combout )))

	.dataa(gnd),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(\comb~1_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hCCC0;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
fiftyfivenm_lcell_comb \reg_unit|comb~0 (
// Equation(s):
// \reg_unit|comb~0_combout  = (\Reset_H~q ) # (\control_unit|curr_state.Initialization~q )

	.dataa(gnd),
	.datab(\Reset_H~q ),
	.datac(\control_unit|curr_state.Initialization~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_unit|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|comb~0 .lut_mask = 16'hFCFC;
defparam \reg_unit|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
fiftyfivenm_lcell_comb \control_unit|Sub~0 (
// Equation(s):
// \control_unit|Sub~0_combout  = (\control_unit|curr_state.Subtract~q  & \reg_unit|reg_B|Data_Out [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|curr_state.Subtract~q ),
	.datad(\reg_unit|reg_B|Data_Out [0]),
	.cin(gnd),
	.combout(\control_unit|Sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Sub~0 .lut_mask = 16'hF000;
defparam \control_unit|Sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N26
fiftyfivenm_lcell_comb \Add_Shit|fa0|cout~0 (
// Equation(s):
// \Add_Shit|fa0|cout~0_combout  = (\S[0]~input_o  & (((\reg_unit|reg_A|Data_Out [0])))) # (!\S[0]~input_o  & (\reg_unit|reg_B|Data_Out [0] & (\control_unit|curr_state.Subtract~q )))

	.dataa(\S[0]~input_o ),
	.datab(\reg_unit|reg_B|Data_Out [0]),
	.datac(\control_unit|curr_state.Subtract~q ),
	.datad(\reg_unit|reg_A|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Shit|fa0|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa0|cout~0 .lut_mask = 16'hEA40;
defparam \Add_Shit|fa0|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
fiftyfivenm_lcell_comb \Add_Shit|fa1|cout~0 (
// Equation(s):
// \Add_Shit|fa1|cout~0_combout  = (\reg_unit|reg_A|Data_Out [1] & ((\Add_Shit|fa0|cout~0_combout ) # (\S[1]~input_o  $ (\control_unit|Sub~0_combout )))) # (!\reg_unit|reg_A|Data_Out [1] & (\Add_Shit|fa0|cout~0_combout  & (\S[1]~input_o  $ 
// (\control_unit|Sub~0_combout ))))

	.dataa(\S[1]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\Add_Shit|fa0|cout~0_combout ),
	.datad(\control_unit|Sub~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa1|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa1|cout~0 .lut_mask = 16'hD4E8;
defparam \Add_Shit|fa1|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
fiftyfivenm_lcell_comb \Add_Shit|fa2|s (
// Equation(s):
// \Add_Shit|fa2|s~combout  = \S[2]~input_o  $ (\control_unit|Sub~0_combout  $ (\reg_unit|reg_A|Data_Out [2] $ (\Add_Shit|fa1|cout~0_combout )))

	.dataa(\S[2]~input_o ),
	.datab(\control_unit|Sub~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [2]),
	.datad(\Add_Shit|fa1|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa2|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa2|s .lut_mask = 16'h6996;
defparam \Add_Shit|fa2|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
fiftyfivenm_lcell_comb \Add_Shit|fa2|cout~0 (
// Equation(s):
// \Add_Shit|fa2|cout~0_combout  = (\reg_unit|reg_A|Data_Out [2] & ((\Add_Shit|fa1|cout~0_combout ) # (\S[2]~input_o  $ (\control_unit|Sub~0_combout )))) # (!\reg_unit|reg_A|Data_Out [2] & (\Add_Shit|fa1|cout~0_combout  & (\S[2]~input_o  $ 
// (\control_unit|Sub~0_combout ))))

	.dataa(\S[2]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [2]),
	.datac(\control_unit|Sub~0_combout ),
	.datad(\Add_Shit|fa1|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa2|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa2|cout~0 .lut_mask = 16'hDE48;
defparam \Add_Shit|fa2|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N8
fiftyfivenm_lcell_comb \Add_Shit|fa3|s (
// Equation(s):
// \Add_Shit|fa3|s~combout  = \S[3]~input_o  $ (\control_unit|Sub~0_combout  $ (\reg_unit|reg_A|Data_Out [3] $ (\Add_Shit|fa2|cout~0_combout )))

	.dataa(\S[3]~input_o ),
	.datab(\control_unit|Sub~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\Add_Shit|fa2|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa3|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa3|s .lut_mask = 16'h6996;
defparam \Add_Shit|fa3|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~6 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~6_combout  = (\reg_unit|reg_B|Data_Out [0] & (!\reg_unit|comb~0_combout  & ((\comb~1_combout ) # (\comb~0_combout ))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~6 .lut_mask = 16'h00E0;
defparam \reg_unit|reg_A|Data_Out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N22
fiftyfivenm_lcell_comb \Add_Shit|fa8|s~0 (
// Equation(s):
// \Add_Shit|fa8|s~0_combout  = \S[7]~input_o  $ (\reg_unit|reg_A|Data_Out [7] $ (((\control_unit|curr_state.Subtract~q  & \reg_unit|reg_B|Data_Out [0]))))

	.dataa(\S[7]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [7]),
	.datac(\control_unit|curr_state.Subtract~q ),
	.datad(\reg_unit|reg_B|Data_Out [0]),
	.cin(gnd),
	.combout(\Add_Shit|fa8|s~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa8|s~0 .lut_mask = 16'h9666;
defparam \Add_Shit|fa8|s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N20
fiftyfivenm_lcell_comb \Add_Shit|fa3|cout~0 (
// Equation(s):
// \Add_Shit|fa3|cout~0_combout  = (\reg_unit|reg_A|Data_Out [3] & ((\Add_Shit|fa2|cout~0_combout ) # (\S[3]~input_o  $ (\control_unit|Sub~0_combout )))) # (!\reg_unit|reg_A|Data_Out [3] & (\Add_Shit|fa2|cout~0_combout  & (\S[3]~input_o  $ 
// (\control_unit|Sub~0_combout ))))

	.dataa(\S[3]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\control_unit|Sub~0_combout ),
	.datad(\Add_Shit|fa2|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa3|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa3|cout~0 .lut_mask = 16'hDE48;
defparam \Add_Shit|fa3|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
fiftyfivenm_lcell_comb \Add_Shit|fa4|cout~0 (
// Equation(s):
// \Add_Shit|fa4|cout~0_combout  = (\reg_unit|reg_A|Data_Out [4] & ((\Add_Shit|fa3|cout~0_combout ) # (\S[4]~input_o  $ (\control_unit|Sub~0_combout )))) # (!\reg_unit|reg_A|Data_Out [4] & (\Add_Shit|fa3|cout~0_combout  & (\S[4]~input_o  $ 
// (\control_unit|Sub~0_combout ))))

	.dataa(\S[4]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\control_unit|Sub~0_combout ),
	.datad(\Add_Shit|fa3|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa4|cout~0 .lut_mask = 16'hDE48;
defparam \Add_Shit|fa4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N0
fiftyfivenm_lcell_comb \Add_Shit|fa5|cout~0 (
// Equation(s):
// \Add_Shit|fa5|cout~0_combout  = (\reg_unit|reg_A|Data_Out [5] & ((\Add_Shit|fa4|cout~0_combout ) # (\S[5]~input_o  $ (\control_unit|Sub~0_combout )))) # (!\reg_unit|reg_A|Data_Out [5] & (\Add_Shit|fa4|cout~0_combout  & (\S[5]~input_o  $ 
// (\control_unit|Sub~0_combout ))))

	.dataa(\S[5]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [5]),
	.datac(\control_unit|Sub~0_combout ),
	.datad(\Add_Shit|fa4|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa5|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa5|cout~0 .lut_mask = 16'hDE48;
defparam \Add_Shit|fa5|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N18
fiftyfivenm_lcell_comb \Add_Shit|fa6|cout~0 (
// Equation(s):
// \Add_Shit|fa6|cout~0_combout  = (\reg_unit|reg_A|Data_Out [6] & ((\Add_Shit|fa5|cout~0_combout ) # (\control_unit|Sub~0_combout  $ (\S[6]~input_o )))) # (!\reg_unit|reg_A|Data_Out [6] & (\Add_Shit|fa5|cout~0_combout  & (\control_unit|Sub~0_combout  $ 
// (\S[6]~input_o ))))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\control_unit|Sub~0_combout ),
	.datac(\S[6]~input_o ),
	.datad(\Add_Shit|fa5|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa6|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa6|cout~0 .lut_mask = 16'hBE28;
defparam \Add_Shit|fa6|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
fiftyfivenm_lcell_comb \Add_Shit|fa7|cout~0 (
// Equation(s):
// \Add_Shit|fa7|cout~0_combout  = (\reg_unit|reg_A|Data_Out [7] & ((\Add_Shit|fa6|cout~0_combout ) # (\S[7]~input_o  $ (\control_unit|Sub~0_combout )))) # (!\reg_unit|reg_A|Data_Out [7] & (\Add_Shit|fa6|cout~0_combout  & (\S[7]~input_o  $ 
// (\control_unit|Sub~0_combout ))))

	.dataa(\S[7]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [7]),
	.datac(\control_unit|Sub~0_combout ),
	.datad(\Add_Shit|fa6|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa7|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa7|cout~0 .lut_mask = 16'hDE48;
defparam \Add_Shit|fa7|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
fiftyfivenm_lcell_comb \X~0 (
// Equation(s):
// \X~0_combout  = (\reg_unit|reg_A|Data_Out~12_combout ) # ((\reg_unit|reg_A|Data_Out~6_combout  & (\Add_Shit|fa8|s~0_combout  $ (\Add_Shit|fa7|cout~0_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out~12_combout ),
	.datab(\Add_Shit|fa8|s~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out~6_combout ),
	.datad(\Add_Shit|fa7|cout~0_combout ),
	.cin(gnd),
	.combout(\X~0_combout ),
	.cout());
// synopsys translate_off
defparam \X~0 .lut_mask = 16'hBAEA;
defparam \X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N5
dffeas X(
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\X~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\X~q ),
	.prn(vcc));
// synopsys translate_off
defparam X.is_wysiwyg = "true";
defparam X.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y48_N2
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~12 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~12_combout  = (!\control_unit|curr_state.Initialization~q  & (!\Reset_H~q  & (!\comb~2_combout  & \X~q )))

	.dataa(\control_unit|curr_state.Initialization~q ),
	.datab(\Reset_H~q ),
	.datac(\comb~2_combout ),
	.datad(\X~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~12 .lut_mask = 16'h0100;
defparam \reg_unit|reg_A|Data_Out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~7 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~7_combout  = (\reg_unit|reg_A|Data_Out~12_combout ) # ((\reg_unit|reg_A|Data_Out~6_combout  & (\Add_Shit|fa8|s~0_combout  $ (\Add_Shit|fa6|cout~0_combout ))))

	.dataa(\reg_unit|reg_A|Data_Out~6_combout ),
	.datab(\Add_Shit|fa8|s~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out~12_combout ),
	.datad(\Add_Shit|fa6|cout~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~7 .lut_mask = 16'hF2F8;
defparam \reg_unit|reg_A|Data_Out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N0
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out[4]~3 (
// Equation(s):
// \reg_unit|reg_A|Data_Out[4]~3_combout  = ((\reg_unit|comb~0_combout ) # ((\comb~2_combout ) # (!\control_unit|WideOr18~0_combout ))) # (!\control_unit|WideOr18~1_combout )

	.dataa(\control_unit|WideOr18~1_combout ),
	.datab(\reg_unit|comb~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\control_unit|WideOr18~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4]~3 .lut_mask = 16'hFDFF;
defparam \reg_unit|reg_A|Data_Out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N19
dffeas \reg_unit|reg_A|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N30
fiftyfivenm_lcell_comb \Add_Shit|fa6|s (
// Equation(s):
// \Add_Shit|fa6|s~combout  = \reg_unit|reg_A|Data_Out [6] $ (\control_unit|Sub~0_combout  $ (\S[6]~input_o  $ (\Add_Shit|fa5|cout~0_combout )))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\control_unit|Sub~0_combout ),
	.datac(\S[6]~input_o ),
	.datad(\Add_Shit|fa5|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa6|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa6|s .lut_mask = 16'h6996;
defparam \Add_Shit|fa6|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N20
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~5 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~5_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & ((\Add_Shit|fa6|s~combout ))) # (!\comb~2_combout  & (\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [7]),
	.datab(\reg_unit|comb~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\Add_Shit|fa6|s~combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~5 .lut_mask = 16'h3202;
defparam \reg_unit|reg_A|Data_Out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N21
dffeas \reg_unit|reg_A|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
fiftyfivenm_lcell_comb \Add_Shit|fa5|s (
// Equation(s):
// \Add_Shit|fa5|s~combout  = \S[5]~input_o  $ (\control_unit|Sub~0_combout  $ (\reg_unit|reg_A|Data_Out [5] $ (\Add_Shit|fa4|cout~0_combout )))

	.dataa(\S[5]~input_o ),
	.datab(\control_unit|Sub~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\Add_Shit|fa4|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa5|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa5|s .lut_mask = 16'h6996;
defparam \Add_Shit|fa5|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N26
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~4 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~4_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & ((\Add_Shit|fa5|s~combout ))) # (!\comb~2_combout  & (\reg_unit|reg_A|Data_Out [6]))))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\reg_unit|comb~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\Add_Shit|fa5|s~combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~4 .lut_mask = 16'h3202;
defparam \reg_unit|reg_A|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N27
dffeas \reg_unit|reg_A|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
fiftyfivenm_lcell_comb \Add_Shit|fa4|s (
// Equation(s):
// \Add_Shit|fa4|s~combout  = \S[4]~input_o  $ (\reg_unit|reg_A|Data_Out [4] $ (\control_unit|Sub~0_combout  $ (\Add_Shit|fa3|cout~0_combout )))

	.dataa(\S[4]~input_o ),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\control_unit|Sub~0_combout ),
	.datad(\Add_Shit|fa3|cout~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa4|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa4|s .lut_mask = 16'h6996;
defparam \Add_Shit|fa4|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~2 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~2_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & ((\Add_Shit|fa4|s~combout ))) # (!\comb~2_combout  & (\reg_unit|reg_A|Data_Out [5]))))

	.dataa(\reg_unit|reg_A|Data_Out [5]),
	.datab(\reg_unit|comb~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\Add_Shit|fa4|s~combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~2 .lut_mask = 16'h3202;
defparam \reg_unit|reg_A|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N29
dffeas \reg_unit|reg_A|Data_Out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[4] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N14
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~11 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~11_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & (\Add_Shit|fa3|s~combout )) # (!\comb~2_combout  & ((\reg_unit|reg_A|Data_Out [4])))))

	.dataa(\Add_Shit|fa3|s~combout ),
	.datab(\reg_unit|comb~0_combout ),
	.datac(\comb~2_combout ),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~11 .lut_mask = 16'h2320;
defparam \reg_unit|reg_A|Data_Out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N15
dffeas \reg_unit|reg_A|Data_Out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[3] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N8
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~10 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~10_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & (\Add_Shit|fa2|s~combout )) # (!\comb~2_combout  & ((\reg_unit|reg_A|Data_Out [3])))))

	.dataa(\Add_Shit|fa2|s~combout ),
	.datab(\reg_unit|reg_A|Data_Out [3]),
	.datac(\comb~2_combout ),
	.datad(\reg_unit|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~10 .lut_mask = 16'h00AC;
defparam \reg_unit|reg_A|Data_Out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N9
dffeas \reg_unit|reg_A|Data_Out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[2] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N6
fiftyfivenm_lcell_comb \Add_Shit|fa1|s (
// Equation(s):
// \Add_Shit|fa1|s~combout  = \S[1]~input_o  $ (\Add_Shit|fa0|cout~0_combout  $ (\reg_unit|reg_A|Data_Out [1] $ (\control_unit|Sub~0_combout )))

	.dataa(\S[1]~input_o ),
	.datab(\Add_Shit|fa0|cout~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [1]),
	.datad(\control_unit|Sub~0_combout ),
	.cin(gnd),
	.combout(\Add_Shit|fa1|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa1|s .lut_mask = 16'h6996;
defparam \Add_Shit|fa1|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~9 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~9_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & ((\Add_Shit|fa1|s~combout ))) # (!\comb~2_combout  & (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\comb~2_combout ),
	.datab(\reg_unit|comb~0_combout ),
	.datac(\reg_unit|reg_A|Data_Out [2]),
	.datad(\Add_Shit|fa1|s~combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~9 .lut_mask = 16'h3210;
defparam \reg_unit|reg_A|Data_Out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N11
dffeas \reg_unit|reg_A|Data_Out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[1] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
fiftyfivenm_lcell_comb \Add_Shit|fa0|s (
// Equation(s):
// \Add_Shit|fa0|s~combout  = \reg_unit|reg_A|Data_Out [0] $ (\S[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out [0]),
	.datad(\S[0]~input_o ),
	.cin(gnd),
	.combout(\Add_Shit|fa0|s~combout ),
	.cout());
// synopsys translate_off
defparam \Add_Shit|fa0|s .lut_mask = 16'h0FF0;
defparam \Add_Shit|fa0|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
fiftyfivenm_lcell_comb \reg_unit|reg_A|Data_Out~8 (
// Equation(s):
// \reg_unit|reg_A|Data_Out~8_combout  = (!\reg_unit|comb~0_combout  & ((\comb~2_combout  & ((\Add_Shit|fa0|s~combout ))) # (!\comb~2_combout  & (\reg_unit|reg_A|Data_Out [1]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\Add_Shit|fa0|s~combout ),
	.datac(\comb~2_combout ),
	.datad(\reg_unit|comb~0_combout ),
	.cin(gnd),
	.combout(\reg_unit|reg_A|Data_Out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out~8 .lut_mask = 16'h00CA;
defparam \reg_unit|reg_A|Data_Out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N5
dffeas \reg_unit|reg_A|Data_Out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_A|Data_Out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_A|Data_Out[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_A|Data_Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_A|Data_Out[0] .is_wysiwyg = "true";
defparam \reg_unit|reg_A|Data_Out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N22
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~4 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~4_combout  = (\Reset_H~q  & (\S[7]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_A|Data_Out [0])))

	.dataa(\S[7]~input_o ),
	.datab(gnd),
	.datac(\reg_unit|reg_A|Data_Out [0]),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~4 .lut_mask = 16'hAAF0;
defparam \reg_unit|reg_B|Data_Out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N23
dffeas \reg_unit|reg_B|Data_Out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[7] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~3 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~3_combout  = (\Reset_H~q  & (\S[6]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [7])))

	.dataa(gnd),
	.datab(\S[6]~input_o ),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\Reset_H~q ),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~3 .lut_mask = 16'hCCF0;
defparam \reg_unit|reg_B|Data_Out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N25
dffeas \reg_unit|reg_B|Data_Out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[6] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
fiftyfivenm_lcell_comb \reg_unit|reg_B|Data_Out~2 (
// Equation(s):
// \reg_unit|reg_B|Data_Out~2_combout  = (\Reset_H~q  & (\S[5]~input_o )) # (!\Reset_H~q  & ((\reg_unit|reg_B|Data_Out [6])))

	.dataa(\S[5]~input_o ),
	.datab(\Reset_H~q ),
	.datac(gnd),
	.datad(\reg_unit|reg_B|Data_Out [6]),
	.cin(gnd),
	.combout(\reg_unit|reg_B|Data_Out~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out~2 .lut_mask = 16'hBB88;
defparam \reg_unit|reg_B|Data_Out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y50_N27
dffeas \reg_unit|reg_B|Data_Out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\reg_unit|reg_B|Data_Out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_unit|reg_B|Data_Out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_unit|reg_B|Data_Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_unit|reg_B|Data_Out[5] .is_wysiwyg = "true";
defparam \reg_unit|reg_B|Data_Out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N8
fiftyfivenm_lcell_comb \HexBU|WideOr6~0 (
// Equation(s):
// \HexBU|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [5] & (\reg_unit|reg_B|Data_Out [7] $ (!\reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out 
// [5] $ (!\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr6~0 .lut_mask = 16'h6104;
defparam \HexBU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N30
fiftyfivenm_lcell_comb \HexBU|WideOr5~0 (
// Equation(s):
// \HexBU|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [7]))) # (!\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [5] & 
// (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] $ (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \HexBU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N16
fiftyfivenm_lcell_comb \HexBU|WideOr4~0 (
// Equation(s):
// \HexBU|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] & ((\reg_unit|reg_B|Data_Out [5]) # (!\reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [5] & (!\reg_unit|reg_B|Data_Out 
// [7] & !\reg_unit|reg_B|Data_Out [4])))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr4~0 .lut_mask = 16'h80C2;
defparam \HexBU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N14
fiftyfivenm_lcell_comb \HexBU|WideOr3~0 (
// Equation(s):
// \HexBU|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [6] & ((\reg_unit|reg_B|Data_Out [4]))) # (!\reg_unit|reg_B|Data_Out [6] & (\reg_unit|reg_B|Data_Out [7] & !\reg_unit|reg_B|Data_Out [4])))) # 
// (!\reg_unit|reg_B|Data_Out [5] & (!\reg_unit|reg_B|Data_Out [7] & (\reg_unit|reg_B|Data_Out [6] $ (\reg_unit|reg_B|Data_Out [4]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr3~0 .lut_mask = 16'h8924;
defparam \HexBU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N0
fiftyfivenm_lcell_comb \HexBU|WideOr2~0 (
// Equation(s):
// \HexBU|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out [5] & (((!\reg_unit|reg_B|Data_Out [7] & \reg_unit|reg_B|Data_Out [4])))) # (!\reg_unit|reg_B|Data_Out [5] & ((\reg_unit|reg_B|Data_Out [6] & (!\reg_unit|reg_B|Data_Out [7])) # 
// (!\reg_unit|reg_B|Data_Out [6] & ((\reg_unit|reg_B|Data_Out [4])))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr2~0 .lut_mask = 16'h1F04;
defparam \HexBU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N2
fiftyfivenm_lcell_comb \HexBU|WideOr1~0 (
// Equation(s):
// \HexBU|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out [5] & (!\reg_unit|reg_B|Data_Out [7] & ((\reg_unit|reg_B|Data_Out [4]) # (!\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [5] & (\reg_unit|reg_B|Data_Out [4] & (\reg_unit|reg_B|Data_Out 
// [6] $ (!\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr1~0 .lut_mask = 16'h4B02;
defparam \HexBU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
fiftyfivenm_lcell_comb \HexBU|WideOr0~0 (
// Equation(s):
// \HexBU|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [7]) # (\reg_unit|reg_B|Data_Out [5] $ (\reg_unit|reg_B|Data_Out [6])))) # (!\reg_unit|reg_B|Data_Out [4] & ((\reg_unit|reg_B|Data_Out [5]) # (\reg_unit|reg_B|Data_Out 
// [6] $ (\reg_unit|reg_B|Data_Out [7]))))

	.dataa(\reg_unit|reg_B|Data_Out [5]),
	.datab(\reg_unit|reg_B|Data_Out [6]),
	.datac(\reg_unit|reg_B|Data_Out [7]),
	.datad(\reg_unit|reg_B|Data_Out [4]),
	.cin(gnd),
	.combout(\HexBU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBU|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \HexBU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N4
fiftyfivenm_lcell_comb \HexBL|WideOr6~0 (
// Equation(s):
// \HexBL|WideOr6~0_combout  = (\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [1] $ (\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [3] & (!\reg_unit|reg_B|Data_Out [1] & (\reg_unit|reg_B|Data_Out [0] 
// $ (\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr6~0 .lut_mask = 16'h2190;
defparam \HexBL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N14
fiftyfivenm_lcell_comb \HexBL|WideOr5~0 (
// Equation(s):
// \HexBL|WideOr5~0_combout  = (\reg_unit|reg_B|Data_Out [3] & ((\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [1])) # (!\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [2]))))) # (!\reg_unit|reg_B|Data_Out [3] & 
// (\reg_unit|reg_B|Data_Out [2] & (\reg_unit|reg_B|Data_Out [1] $ (\reg_unit|reg_B|Data_Out [0]))))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr5~0 .lut_mask = 16'h9E80;
defparam \HexBL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N12
fiftyfivenm_lcell_comb \HexBL|WideOr4~0 (
// Equation(s):
// \HexBL|WideOr4~0_combout  = (\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [2] & ((\reg_unit|reg_B|Data_Out [1]) # (!\reg_unit|reg_B|Data_Out [0])))) # (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out 
// [0] & !\reg_unit|reg_B|Data_Out [2])))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr4~0 .lut_mask = 16'h8A04;
defparam \HexBL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N2
fiftyfivenm_lcell_comb \HexBL|WideOr3~0 (
// Equation(s):
// \HexBL|WideOr3~0_combout  = (\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [2]))) # (!\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out [3] & !\reg_unit|reg_B|Data_Out [2])))) # 
// (!\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [0] $ (\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr3~0 .lut_mask = 16'hC118;
defparam \HexBL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N24
fiftyfivenm_lcell_comb \HexBL|WideOr2~0 (
// Equation(s):
// \HexBL|WideOr2~0_combout  = (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & (\reg_unit|reg_B|Data_Out [0]))) # (!\reg_unit|reg_B|Data_Out [1] & ((\reg_unit|reg_B|Data_Out [2] & (!\reg_unit|reg_B|Data_Out [3])) # (!\reg_unit|reg_B|Data_Out 
// [2] & ((\reg_unit|reg_B|Data_Out [0])))))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr2~0 .lut_mask = 16'h5170;
defparam \HexBL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N30
fiftyfivenm_lcell_comb \HexBL|WideOr1~0 (
// Equation(s):
// \HexBL|WideOr1~0_combout  = (\reg_unit|reg_B|Data_Out [1] & (!\reg_unit|reg_B|Data_Out [3] & ((\reg_unit|reg_B|Data_Out [0]) # (!\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [1] & (\reg_unit|reg_B|Data_Out [0] & (\reg_unit|reg_B|Data_Out 
// [3] $ (!\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr1~0 .lut_mask = 16'h6054;
defparam \HexBL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N28
fiftyfivenm_lcell_comb \HexBL|WideOr0~0 (
// Equation(s):
// \HexBL|WideOr0~0_combout  = (\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [3]) # (\reg_unit|reg_B|Data_Out [1] $ (\reg_unit|reg_B|Data_Out [2])))) # (!\reg_unit|reg_B|Data_Out [0] & ((\reg_unit|reg_B|Data_Out [1]) # (\reg_unit|reg_B|Data_Out 
// [3] $ (\reg_unit|reg_B|Data_Out [2]))))

	.dataa(\reg_unit|reg_B|Data_Out [3]),
	.datab(\reg_unit|reg_B|Data_Out [1]),
	.datac(\reg_unit|reg_B|Data_Out [0]),
	.datad(\reg_unit|reg_B|Data_Out [2]),
	.cin(gnd),
	.combout(\HexBL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexBL|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \HexBL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N8
fiftyfivenm_lcell_comb \HexAU|WideOr6~0 (
// Equation(s):
// \HexAU|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [5] & (\reg_unit|reg_A|Data_Out [4] $ (!\reg_unit|reg_A|Data_Out [7])))) # (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out 
// [5] $ (!\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\reg_unit|reg_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr6~0 .lut_mask = 16'h2806;
defparam \HexAU|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N24
fiftyfivenm_lcell_comb \HexAU|WideOr5~0 (
// Equation(s):
// \HexAU|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [5]))) # (!\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out [6])))) # (!\reg_unit|reg_A|Data_Out [7] & 
// (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [5] $ (\reg_unit|reg_A|Data_Out [4]))))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\reg_unit|reg_A|Data_Out [7]),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \HexAU|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
fiftyfivenm_lcell_comb \HexAU|WideOr4~0 (
// Equation(s):
// \HexAU|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out [5]) # (!\reg_unit|reg_A|Data_Out [4])))) # (!\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [4] & (!\reg_unit|reg_A|Data_Out 
// [7] & \reg_unit|reg_A|Data_Out [5])))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr4~0 .lut_mask = 16'hA120;
defparam \HexAU|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N30
fiftyfivenm_lcell_comb \HexAU|WideOr3~0 (
// Equation(s):
// \HexAU|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [6] & ((\reg_unit|reg_A|Data_Out [4]))) # (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [7] & !\reg_unit|reg_A|Data_Out [4])))) # 
// (!\reg_unit|reg_A|Data_Out [5] & (!\reg_unit|reg_A|Data_Out [7] & (\reg_unit|reg_A|Data_Out [6] $ (\reg_unit|reg_A|Data_Out [4]))))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\reg_unit|reg_A|Data_Out [7]),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\reg_unit|reg_A|Data_Out [4]),
	.cin(gnd),
	.combout(\HexAU|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr3~0 .lut_mask = 16'hA142;
defparam \HexAU|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
fiftyfivenm_lcell_comb \HexAU|WideOr2~0 (
// Equation(s):
// \HexAU|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out [5] & (((\reg_unit|reg_A|Data_Out [4] & !\reg_unit|reg_A|Data_Out [7])))) # (!\reg_unit|reg_A|Data_Out [5] & ((\reg_unit|reg_A|Data_Out [6] & ((!\reg_unit|reg_A|Data_Out [7]))) # 
// (!\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4]))))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \HexAU|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
fiftyfivenm_lcell_comb \HexAU|WideOr1~0 (
// Equation(s):
// \HexAU|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out [6] & (\reg_unit|reg_A|Data_Out [4] & (\reg_unit|reg_A|Data_Out [7] $ (\reg_unit|reg_A|Data_Out [5])))) # (!\reg_unit|reg_A|Data_Out [6] & (!\reg_unit|reg_A|Data_Out [7] & ((\reg_unit|reg_A|Data_Out 
// [4]) # (\reg_unit|reg_A|Data_Out [5]))))

	.dataa(\reg_unit|reg_A|Data_Out [6]),
	.datab(\reg_unit|reg_A|Data_Out [4]),
	.datac(\reg_unit|reg_A|Data_Out [7]),
	.datad(\reg_unit|reg_A|Data_Out [5]),
	.cin(gnd),
	.combout(\HexAU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr1~0 .lut_mask = 16'h0D84;
defparam \HexAU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N6
fiftyfivenm_lcell_comb \HexAU|WideOr0~0 (
// Equation(s):
// \HexAU|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [7]) # (\reg_unit|reg_A|Data_Out [6] $ (\reg_unit|reg_A|Data_Out [5])))) # (!\reg_unit|reg_A|Data_Out [4] & ((\reg_unit|reg_A|Data_Out [5]) # (\reg_unit|reg_A|Data_Out 
// [6] $ (\reg_unit|reg_A|Data_Out [7]))))

	.dataa(\reg_unit|reg_A|Data_Out [4]),
	.datab(\reg_unit|reg_A|Data_Out [6]),
	.datac(\reg_unit|reg_A|Data_Out [5]),
	.datad(\reg_unit|reg_A|Data_Out [7]),
	.cin(gnd),
	.combout(\HexAU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAU|WideOr0~0 .lut_mask = 16'hFB7C;
defparam \HexAU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N28
fiftyfivenm_lcell_comb \HexAL|WideOr6~0 (
// Equation(s):
// \HexAL|WideOr6~0_combout  = (\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [1] $ (\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [3] & (!\reg_unit|reg_A|Data_Out [1] & (\reg_unit|reg_A|Data_Out [0] 
// $ (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr6~0 .lut_mask = 16'h2182;
defparam \HexAL|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y50_N18
fiftyfivenm_lcell_comb \HexAL|WideOr5~0 (
// Equation(s):
// \HexAL|WideOr5~0_combout  = (\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [3]))) # (!\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [1] & 
// (\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [0] $ (\reg_unit|reg_A|Data_Out [3]))))

	.dataa(\reg_unit|reg_A|Data_Out [1]),
	.datab(\reg_unit|reg_A|Data_Out [2]),
	.datac(\reg_unit|reg_A|Data_Out [0]),
	.datad(\reg_unit|reg_A|Data_Out [3]),
	.cin(gnd),
	.combout(\HexAL|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr5~0 .lut_mask = 16'hAC48;
defparam \HexAL|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N2
fiftyfivenm_lcell_comb \HexAL|WideOr4~0 (
// Equation(s):
// \HexAL|WideOr4~0_combout  = (\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [2] & ((\reg_unit|reg_A|Data_Out [1]) # (!\reg_unit|reg_A|Data_Out [0])))) # (!\reg_unit|reg_A|Data_Out [3] & (!\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out 
// [1] & !\reg_unit|reg_A|Data_Out [2])))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr4~0 .lut_mask = 16'hD004;
defparam \HexAL|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N12
fiftyfivenm_lcell_comb \HexAL|WideOr3~0 (
// Equation(s):
// \HexAL|WideOr3~0_combout  = (\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [2]))) # (!\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [3] & !\reg_unit|reg_A|Data_Out [2])))) # 
// (!\reg_unit|reg_A|Data_Out [1] & (!\reg_unit|reg_A|Data_Out [3] & (\reg_unit|reg_A|Data_Out [0] $ (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr3~0 .lut_mask = 16'h8942;
defparam \HexAL|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N30
fiftyfivenm_lcell_comb \HexAL|WideOr2~0 (
// Equation(s):
// \HexAL|WideOr2~0_combout  = (\reg_unit|reg_A|Data_Out [1] & (\reg_unit|reg_A|Data_Out [0] & (!\reg_unit|reg_A|Data_Out [3]))) # (!\reg_unit|reg_A|Data_Out [1] & ((\reg_unit|reg_A|Data_Out [2] & ((!\reg_unit|reg_A|Data_Out [3]))) # 
// (!\reg_unit|reg_A|Data_Out [2] & (\reg_unit|reg_A|Data_Out [0]))))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \HexAL|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N20
fiftyfivenm_lcell_comb \HexAL|WideOr1~0 (
// Equation(s):
// \HexAL|WideOr1~0_combout  = (\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [3] $ (((\reg_unit|reg_A|Data_Out [1]) # (!\reg_unit|reg_A|Data_Out [2]))))) # (!\reg_unit|reg_A|Data_Out [0] & (\reg_unit|reg_A|Data_Out [1] & 
// (!\reg_unit|reg_A|Data_Out [3] & !\reg_unit|reg_A|Data_Out [2])))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr1~0 .lut_mask = 16'h280E;
defparam \HexAL|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y48_N10
fiftyfivenm_lcell_comb \HexAL|WideOr0~0 (
// Equation(s):
// \HexAL|WideOr0~0_combout  = (\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [3]) # (\reg_unit|reg_A|Data_Out [1] $ (\reg_unit|reg_A|Data_Out [2])))) # (!\reg_unit|reg_A|Data_Out [0] & ((\reg_unit|reg_A|Data_Out [1]) # (\reg_unit|reg_A|Data_Out 
// [3] $ (\reg_unit|reg_A|Data_Out [2]))))

	.dataa(\reg_unit|reg_A|Data_Out [0]),
	.datab(\reg_unit|reg_A|Data_Out [1]),
	.datac(\reg_unit|reg_A|Data_Out [3]),
	.datad(\reg_unit|reg_A|Data_Out [2]),
	.cin(gnd),
	.combout(\HexAL|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \HexAL|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \HexAL|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign Aval[0] = \Aval[0]~output_o ;

assign Aval[1] = \Aval[1]~output_o ;

assign Aval[2] = \Aval[2]~output_o ;

assign Aval[3] = \Aval[3]~output_o ;

assign Aval[4] = \Aval[4]~output_o ;

assign Aval[5] = \Aval[5]~output_o ;

assign Aval[6] = \Aval[6]~output_o ;

assign Aval[7] = \Aval[7]~output_o ;

assign Bval[0] = \Bval[0]~output_o ;

assign Bval[1] = \Bval[1]~output_o ;

assign Bval[2] = \Bval[2]~output_o ;

assign Bval[3] = \Bval[3]~output_o ;

assign Bval[4] = \Bval[4]~output_o ;

assign Bval[5] = \Bval[5]~output_o ;

assign Bval[6] = \Bval[6]~output_o ;

assign Bval[7] = \Bval[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
