// Seed: 1278522970
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wand id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  input wire id_1;
  assign id_4 = -1;
  uwire id_7;
  assign id_7 = -1'h0 - -1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_8;
endmodule
