

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sat Oct  2 00:14:05 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        fir_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 10" [fir.c:73]   --->   Operation 9 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:73]   --->   Operation 10 'load' 'c_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 11 [1/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:73]   --->   Operation 11 'load' 'c_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i32 %c, i64 0, i64 9" [fir.c:73]   --->   Operation 12 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.73ns)   --->   "%c_load_1 = load i4 %c_addr_1" [fir.c:73]   --->   Operation 13 'load' 'c_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr i32 %c, i64 0, i64 8" [fir.c:73]   --->   Operation 14 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.73ns)   --->   "%c_load_2 = load i4 %c_addr_2" [fir.c:73]   --->   Operation 15 'load' 'c_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%data = load i32 %shift_reg_9" [fir.c:70]   --->   Operation 16 'load' 'data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (3.90ns)   --->   "%acc = mul i32 %c_load, i32 %data" [fir.c:73]   --->   Operation 17 'mul' 'acc' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%data_1 = load i32 %shift_reg_8" [fir.c:70]   --->   Operation 18 'load' 'data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_1, i32 %shift_reg_9" [fir.c:70]   --->   Operation 19 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.73ns)   --->   "%c_load_1 = load i4 %c_addr_1" [fir.c:73]   --->   Operation 20 'load' 'c_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 21 [1/1] (3.90ns)   --->   "%mul_ln73 = mul i32 %c_load_1, i32 %data_1" [fir.c:73]   --->   Operation 21 'mul' 'mul_ln73' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/2] (0.73ns)   --->   "%c_load_2 = load i4 %c_addr_2" [fir.c:73]   --->   Operation 22 'load' 'c_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr i32 %c, i64 0, i64 7" [fir.c:73]   --->   Operation 23 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.73ns)   --->   "%c_load_3 = load i4 %c_addr_3" [fir.c:73]   --->   Operation 24 'load' 'c_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%c_addr_4 = getelementptr i32 %c, i64 0, i64 6" [fir.c:73]   --->   Operation 25 'getelementptr' 'c_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.73ns)   --->   "%c_load_4 = load i4 %c_addr_4" [fir.c:73]   --->   Operation 26 'load' 'c_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%add_ln73 = add i32 %mul_ln73, i32 %acc" [fir.c:73]   --->   Operation 27 'add' 'add_ln73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.53>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%data_2 = load i32 %shift_reg_7" [fir.c:70]   --->   Operation 28 'load' 'data_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_2, i32 %shift_reg_8" [fir.c:70]   --->   Operation 29 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (3.90ns)   --->   "%mul_ln73_1 = mul i32 %c_load_2, i32 %data_2" [fir.c:73]   --->   Operation 30 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%data_3 = load i32 %shift_reg_6" [fir.c:70]   --->   Operation 31 'load' 'data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_3, i32 %shift_reg_7" [fir.c:70]   --->   Operation 32 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.73ns)   --->   "%c_load_3 = load i4 %c_addr_3" [fir.c:73]   --->   Operation 33 'load' 'c_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 34 [1/1] (3.90ns)   --->   "%mul_ln73_2 = mul i32 %c_load_3, i32 %data_3" [fir.c:73]   --->   Operation 34 'mul' 'mul_ln73_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%data_4 = load i32 %shift_reg_5" [fir.c:70]   --->   Operation 35 'load' 'data_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_4, i32 %shift_reg_6" [fir.c:70]   --->   Operation 36 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.73ns)   --->   "%c_load_4 = load i4 %c_addr_4" [fir.c:73]   --->   Operation 37 'load' 'c_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 38 [1/1] (3.90ns)   --->   "%mul_ln73_3 = mul i32 %c_load_4, i32 %data_4" [fir.c:73]   --->   Operation 38 'mul' 'mul_ln73_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_addr_5 = getelementptr i32 %c, i64 0, i64 5" [fir.c:73]   --->   Operation 39 'getelementptr' 'c_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (0.73ns)   --->   "%c_load_5 = load i4 %c_addr_5" [fir.c:73]   --->   Operation 40 'load' 'c_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c_addr_6 = getelementptr i32 %c, i64 0, i64 4" [fir.c:73]   --->   Operation 41 'getelementptr' 'c_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (0.73ns)   --->   "%c_load_6 = load i4 %c_addr_6" [fir.c:73]   --->   Operation 42 'load' 'c_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_1 = add i32 %mul_ln73_2, i32 %mul_ln73_3" [fir.c:73]   --->   Operation 43 'add' 'add_ln73_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln73_2 = add i32 %add_ln73_1, i32 %mul_ln73_1" [fir.c:73]   --->   Operation 44 'add' 'add_ln73_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 45 [1/2] (0.73ns)   --->   "%c_load_5 = load i4 %c_addr_5" [fir.c:73]   --->   Operation 45 'load' 'c_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 46 [1/2] (0.73ns)   --->   "%c_load_6 = load i4 %c_addr_6" [fir.c:73]   --->   Operation 46 'load' 'c_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%c_addr_7 = getelementptr i32 %c, i64 0, i64 3" [fir.c:73]   --->   Operation 47 'getelementptr' 'c_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (0.73ns)   --->   "%c_load_7 = load i4 %c_addr_7" [fir.c:73]   --->   Operation 48 'load' 'c_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%c_addr_8 = getelementptr i32 %c, i64 0, i64 2" [fir.c:73]   --->   Operation 49 'getelementptr' 'c_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (0.73ns)   --->   "%c_load_8 = load i4 %c_addr_8" [fir.c:73]   --->   Operation 50 'load' 'c_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 5.77>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%data_5 = load i32 %shift_reg_4" [fir.c:70]   --->   Operation 51 'load' 'data_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_5, i32 %shift_reg_5" [fir.c:70]   --->   Operation 52 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (3.90ns)   --->   "%mul_ln73_4 = mul i32 %c_load_5, i32 %data_5" [fir.c:73]   --->   Operation 53 'mul' 'mul_ln73_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%data_6 = load i32 %shift_reg_3" [fir.c:70]   --->   Operation 54 'load' 'data_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_6, i32 %shift_reg_4" [fir.c:70]   --->   Operation 55 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (3.90ns)   --->   "%mul_ln73_5 = mul i32 %c_load_6, i32 %data_6" [fir.c:73]   --->   Operation 56 'mul' 'mul_ln73_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%data_7 = load i32 %shift_reg_2" [fir.c:70]   --->   Operation 57 'load' 'data_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_7, i32 %shift_reg_3" [fir.c:70]   --->   Operation 58 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (0.73ns)   --->   "%c_load_7 = load i4 %c_addr_7" [fir.c:73]   --->   Operation 59 'load' 'c_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 60 [1/1] (3.90ns)   --->   "%mul_ln73_6 = mul i32 %c_load_7, i32 %data_7" [fir.c:73]   --->   Operation 60 'mul' 'mul_ln73_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (0.73ns)   --->   "%c_load_8 = load i4 %c_addr_8" [fir.c:73]   --->   Operation 61 'load' 'c_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%c_addr_9 = getelementptr i32 %c, i64 0, i64 1" [fir.c:73]   --->   Operation 62 'getelementptr' 'c_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (0.73ns)   --->   "%c_load_9 = load i4 %c_addr_9" [fir.c:73]   --->   Operation 63 'load' 'c_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%c_addr_10 = getelementptr i32 %c, i64 0, i64 0" [fir.c:73]   --->   Operation 64 'getelementptr' 'c_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [2/2] (0.73ns)   --->   "%c_load_10 = load i4 %c_addr_10" [fir.c:73]   --->   Operation 65 'load' 'c_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 66 [1/1] (1.14ns)   --->   "%add_ln73_4 = add i32 %mul_ln73_5, i32 %mul_ln73_6" [fir.c:73]   --->   Operation 66 'add' 'add_ln73_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.44>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_vld.i32, i32 %x" [fir.c:49]   --->   Operation 67 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%data_8 = load i32 %shift_reg_1" [fir.c:70]   --->   Operation 68 'load' 'data_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_8, i32 %shift_reg_2" [fir.c:70]   --->   Operation 69 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (3.90ns)   --->   "%mul_ln73_7 = mul i32 %c_load_8, i32 %data_8" [fir.c:73]   --->   Operation 70 'mul' 'mul_ln73_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%data_9 = load i32 %shift_reg_0" [fir.c:70]   --->   Operation 71 'load' 'data_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln70 = store i32 %data_9, i32 %shift_reg_1" [fir.c:70]   --->   Operation 72 'store' 'store_ln70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/2] (0.73ns)   --->   "%c_load_9 = load i4 %c_addr_9" [fir.c:73]   --->   Operation 73 'load' 'c_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 74 [1/1] (3.90ns)   --->   "%mul_ln73_8 = mul i32 %c_load_9, i32 %data_9" [fir.c:73]   --->   Operation 74 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln67 = store i32 %x_read, i32 %shift_reg_0" [fir.c:67]   --->   Operation 75 'store' 'store_ln67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/2] (0.73ns)   --->   "%c_load_10 = load i4 %c_addr_10" [fir.c:73]   --->   Operation 76 'load' 'c_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 77 [1/1] (3.90ns)   --->   "%mul_ln73_9 = mul i32 %c_load_10, i32 %x_read" [fir.c:73]   --->   Operation 77 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_5 = add i32 %add_ln73_4, i32 %mul_ln73_4" [fir.c:73]   --->   Operation 78 'add' 'add_ln73_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_6 = add i32 %mul_ln73_8, i32 %mul_ln73_9" [fir.c:73]   --->   Operation 79 'add' 'add_ln73_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 80 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln73_7 = add i32 %add_ln73_6, i32 %mul_ln73_7" [fir.c:73]   --->   Operation 80 'add' 'add_ln73_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln73_8 = add i32 %add_ln73_7, i32 %add_ln73_5" [fir.c:73]   --->   Operation 81 'add' 'add_ln73_8' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.90>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln73_3 = add i32 %add_ln73_2, i32 %add_ln73" [fir.c:73]   --->   Operation 89 'add' 'add_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%acc_1 = add i32 %add_ln73_8, i32 %add_ln73_3" [fir.c:73]   --->   Operation 90 'add' 'acc_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln75 = write void @_ssdm_op_Write.ap_vld.i32P0A, i32 %y, i32 %acc_1" [fir.c:75]   --->   Operation 91 'write' 'write_ln75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln76 = ret" [fir.c:76]   --->   Operation 92 'ret' 'ret_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_addr            (getelementptr) [ 001000000]
c_load            (load         ) [ 000100000]
c_addr_1          (getelementptr) [ 000100000]
c_addr_2          (getelementptr) [ 000100000]
data              (load         ) [ 000000000]
acc               (mul          ) [ 000000000]
data_1            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
c_load_1          (load         ) [ 000000000]
mul_ln73          (mul          ) [ 000000000]
c_load_2          (load         ) [ 000010000]
c_addr_3          (getelementptr) [ 000010000]
c_addr_4          (getelementptr) [ 000010000]
add_ln73          (add          ) [ 000011111]
data_2            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
mul_ln73_1        (mul          ) [ 000000000]
data_3            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
c_load_3          (load         ) [ 000000000]
mul_ln73_2        (mul          ) [ 000000000]
data_4            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
c_load_4          (load         ) [ 000000000]
mul_ln73_3        (mul          ) [ 000000000]
c_addr_5          (getelementptr) [ 000001000]
c_addr_6          (getelementptr) [ 000001000]
add_ln73_1        (add          ) [ 000000000]
add_ln73_2        (add          ) [ 000001111]
c_load_5          (load         ) [ 000000100]
c_load_6          (load         ) [ 000000100]
c_addr_7          (getelementptr) [ 000000100]
c_addr_8          (getelementptr) [ 000000100]
data_5            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
mul_ln73_4        (mul          ) [ 000000010]
data_6            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
mul_ln73_5        (mul          ) [ 000000000]
data_7            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
c_load_7          (load         ) [ 000000000]
mul_ln73_6        (mul          ) [ 000000000]
c_load_8          (load         ) [ 000000010]
c_addr_9          (getelementptr) [ 000000010]
c_addr_10         (getelementptr) [ 000000010]
add_ln73_4        (add          ) [ 000000010]
x_read            (read         ) [ 000000000]
data_8            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
mul_ln73_7        (mul          ) [ 000000000]
data_9            (load         ) [ 000000000]
store_ln70        (store        ) [ 000000000]
c_load_9          (load         ) [ 000000000]
mul_ln73_8        (mul          ) [ 000000000]
store_ln67        (store        ) [ 000000000]
c_load_10         (load         ) [ 000000000]
mul_ln73_9        (mul          ) [ 000000000]
add_ln73_5        (add          ) [ 000000000]
add_ln73_6        (add          ) [ 000000000]
add_ln73_7        (add          ) [ 000000000]
add_ln73_8        (add          ) [ 000000001]
spectopmodule_ln0 (spectopmodule) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
add_ln73_3        (add          ) [ 000000000]
acc_1             (add          ) [ 000000000]
write_ln75        (write        ) [ 000000000]
ret_ln76          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/7 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln75_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln75/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="c_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
<pin id="108" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 c_load_1/2 c_load_2/2 c_load_3/3 c_load_4/3 c_load_5/4 c_load_6/4 c_load_7/5 c_load_8/5 c_load_9/6 c_load_10/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="c_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="c_addr_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_addr_4_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_addr_5_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_5/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c_addr_6_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_6/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="c_addr_7_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_7/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="c_addr_8_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_8/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="c_addr_9_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_9/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="c_addr_10_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_10/6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_2 c_load_5 c_load_8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="acc_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_1_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln70_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul_ln73_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln73_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="data_2_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_2/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln70_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="mul_ln73_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_1/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="data_3_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_3/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln70_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mul_ln73_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_2/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="data_4_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_4/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln70_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mul_ln73_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_3/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln73_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln73_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="data_5_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_5/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln70_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mul_ln73_4_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_4/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="data_6_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_6/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln70_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="mul_ln73_5_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_5/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="data_7_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_7/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln70_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="mul_ln73_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_6/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln73_4_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_4/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="data_8_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_8/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln70_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="mul_ln73_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_7/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="data_9_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_9/7 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln70_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="mul_ln73_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_8/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln67_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="mul_ln73_9_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_9/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln73_5_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="1"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_5/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln73_6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_6/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln73_7_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_7/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln73_8_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_8/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln73_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="4"/>
<pin id="409" dir="0" index="1" bw="32" slack="5"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_3/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="acc_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="1"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/8 "/>
</bind>
</comp>

<comp id="417" class="1005" name="c_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="1"/>
<pin id="419" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="c_addr_1_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="c_addr_2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="c_addr_3_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="437" class="1005" name="c_addr_4_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="4" slack="1"/>
<pin id="439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="add_ln73_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="5"/>
<pin id="444" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="447" class="1005" name="c_addr_5_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="1"/>
<pin id="449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_5 "/>
</bind>
</comp>

<comp id="452" class="1005" name="c_addr_6_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="1"/>
<pin id="454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_6 "/>
</bind>
</comp>

<comp id="457" class="1005" name="add_ln73_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="4"/>
<pin id="459" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln73_2 "/>
</bind>
</comp>

<comp id="462" class="1005" name="c_load_6_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load_6 "/>
</bind>
</comp>

<comp id="467" class="1005" name="c_addr_7_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_7 "/>
</bind>
</comp>

<comp id="472" class="1005" name="c_addr_8_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_8 "/>
</bind>
</comp>

<comp id="477" class="1005" name="mul_ln73_4_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln73_4 "/>
</bind>
</comp>

<comp id="482" class="1005" name="c_addr_9_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_9 "/>
</bind>
</comp>

<comp id="487" class="1005" name="c_addr_10_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_10 "/>
</bind>
</comp>

<comp id="492" class="1005" name="add_ln73_4_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_4 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add_ln73_8_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="68" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="83" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="194"><net_src comp="91" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="91" pin="7"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="91" pin="7"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="206" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="200" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="191" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="228" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="91" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="244" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="91" pin="7"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="260" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="254" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="238" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="191" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="288" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="304" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="18" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="91" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="319" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="314" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="22" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="191" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="341" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="22" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="91" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="357" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="70" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="91" pin="7"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="70" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="393"><net_src comp="367" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="379" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="351" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="385" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="415"><net_src comp="407" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="416"><net_src comp="411" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="420"><net_src comp="83" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="425"><net_src comp="97" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="430"><net_src comp="110" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="435"><net_src comp="119" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="440"><net_src comp="128" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="445"><net_src comp="222" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="450"><net_src comp="137" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="455"><net_src comp="146" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="460"><net_src comp="282" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="465"><net_src comp="91" pin="7"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="470"><net_src comp="155" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="475"><net_src comp="164" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="480"><net_src comp="298" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="485"><net_src comp="173" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="490"><net_src comp="182" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="495"><net_src comp="335" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="500"><net_src comp="401" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="411" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {8 }
	Port: shift_reg_9 | {3 }
	Port: shift_reg_8 | {4 }
	Port: shift_reg_7 | {4 }
	Port: shift_reg_6 | {4 }
	Port: shift_reg_5 | {6 }
	Port: shift_reg_4 | {6 }
	Port: shift_reg_3 | {6 }
	Port: shift_reg_2 | {7 }
	Port: shift_reg_1 | {7 }
	Port: shift_reg_0 | {7 }
 - Input state : 
	Port: fir : c | {1 2 3 4 5 6 7 }
	Port: fir : x | {7 }
	Port: fir : shift_reg_9 | {3 }
	Port: fir : shift_reg_8 | {3 }
	Port: fir : shift_reg_7 | {4 }
	Port: fir : shift_reg_6 | {4 }
	Port: fir : shift_reg_5 | {4 }
	Port: fir : shift_reg_4 | {6 }
	Port: fir : shift_reg_3 | {6 }
	Port: fir : shift_reg_2 | {6 }
	Port: fir : shift_reg_1 | {7 }
	Port: fir : shift_reg_0 | {7 }
  - Chain level:
	State 1
		c_load : 1
	State 2
		c_load_1 : 1
		c_load_2 : 1
	State 3
		acc : 1
		store_ln70 : 1
		mul_ln73 : 1
		c_load_3 : 1
		c_load_4 : 1
		add_ln73 : 2
	State 4
		store_ln70 : 1
		mul_ln73_1 : 1
		store_ln70 : 1
		mul_ln73_2 : 1
		store_ln70 : 1
		mul_ln73_3 : 1
		c_load_5 : 1
		c_load_6 : 1
		add_ln73_1 : 2
		add_ln73_2 : 3
	State 5
		c_load_7 : 1
		c_load_8 : 1
	State 6
		store_ln70 : 1
		mul_ln73_4 : 1
		store_ln70 : 1
		mul_ln73_5 : 1
		store_ln70 : 1
		mul_ln73_6 : 1
		c_load_9 : 1
		c_load_10 : 1
		add_ln73_4 : 2
	State 7
		store_ln70 : 1
		mul_ln73_7 : 1
		store_ln70 : 1
		mul_ln73_8 : 1
		mul_ln73_9 : 1
		add_ln73_6 : 2
		add_ln73_7 : 3
		add_ln73_8 : 4
	State 8
		acc_1 : 1
		write_ln75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln73_fu_222    |    0    |    0    |    39   |
|          |    add_ln73_1_fu_276   |    0    |    0    |    32   |
|          |    add_ln73_2_fu_282   |    0    |    0    |    32   |
|          |    add_ln73_4_fu_335   |    0    |    0    |    39   |
|    add   |    add_ln73_5_fu_385   |    0    |    0    |    32   |
|          |    add_ln73_6_fu_389   |    0    |    0    |    32   |
|          |    add_ln73_7_fu_395   |    0    |    0    |    32   |
|          |    add_ln73_8_fu_401   |    0    |    0    |    32   |
|          |    add_ln73_3_fu_407   |    0    |    0    |    32   |
|          |      acc_1_fu_411      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |       acc_fu_200       |    3    |    0    |    20   |
|          |     mul_ln73_fu_216    |    3    |    0    |    20   |
|          |    mul_ln73_1_fu_238   |    3    |    0    |    20   |
|          |    mul_ln73_2_fu_254   |    3    |    0    |    20   |
|          |    mul_ln73_3_fu_270   |    3    |    0    |    20   |
|    mul   |    mul_ln73_4_fu_298   |    3    |    0    |    20   |
|          |    mul_ln73_5_fu_314   |    3    |    0    |    20   |
|          |    mul_ln73_6_fu_329   |    3    |    0    |    20   |
|          |    mul_ln73_7_fu_351   |    3    |    0    |    20   |
|          |    mul_ln73_8_fu_367   |    3    |    0    |    20   |
|          |    mul_ln73_9_fu_379   |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_70   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln75_write_fu_76 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    33   |    0    |   554   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln73_2_reg_457|   32   |
|add_ln73_4_reg_492|   32   |
|add_ln73_8_reg_497|   32   |
| add_ln73_reg_442 |   32   |
| c_addr_10_reg_487|    4   |
| c_addr_1_reg_422 |    4   |
| c_addr_2_reg_427 |    4   |
| c_addr_3_reg_432 |    4   |
| c_addr_4_reg_437 |    4   |
| c_addr_5_reg_447 |    4   |
| c_addr_6_reg_452 |    4   |
| c_addr_7_reg_467 |    4   |
| c_addr_8_reg_472 |    4   |
| c_addr_9_reg_482 |    4   |
|  c_addr_reg_417  |    4   |
| c_load_6_reg_462 |   32   |
|mul_ln73_4_reg_477|   32   |
|      reg_191     |   32   |
+------------------+--------+
|       Total      |   268  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |  12  |   4  |   48   ||    65   |
| grp_access_fu_91 |  p2  |  10  |   0  |    0   ||    54   |
|      reg_191     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||   1.97  ||   128   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   128  |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    1   |   268  |   682  |
+-----------+--------+--------+--------+--------+
