ARM Simulator

Pipeline initialized: PC=0x400000
Read 3 words from program into memory.

ARM-SIM> 
Simulating for 107 cycles...

=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X0), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 1: PC=0x400000, STALL=0
FETCH: Read 0xd61f0280 from PC=0x400000
FETCH: Advanced PC to 0x400004
=== EXECUTE STAGE ===
Instruction: 0, RD=0, RN=0(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
UNKNOWN INSTRUCTION: 0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=0, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 2: PC=0x400004, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x400004
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 3: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 4: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 5: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 6: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 7: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 8: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 9: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 10: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 11: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 12: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 13: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 14: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 15: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 16: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 17: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 18: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 19: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 20: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 21: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 22: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 23: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 24: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 25: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 26: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 27: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 28: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 29: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 30: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 31: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 32: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 33: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 34: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 35: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 36: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 37: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 38: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 39: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 40: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 41: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 42: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 43: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 44: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 45: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 46: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 47: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 48: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 49: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 50: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 51: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 52: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 53: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 54: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 55: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 56: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 57: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 58: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 59: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 60: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 61: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 62: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 63: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 64: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 65: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 66: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 67: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 68: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 69: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 70: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 71: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 72: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 73: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 74: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 75: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 76: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 77: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 78: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 79: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 80: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 81: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 82: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 83: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 84: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 85: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 86: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 87: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 88: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 89: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 90: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 91: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 92: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 93: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 94: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 95: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 96: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 97: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 98: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 99: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 100: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 101: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 102: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 103: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 104: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 105: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 106: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
=== EXECUTE STAGE ===
Instruction: 30, RD=0, RN=20(0x0), RM=0(0x0), IMM=0x0
Before calc: RN_VAL=0x0, RM_VAL=0x0, IMM=0x0
Final result: 0x0
========================
=== HAZARD CHECK DEBUG ===
DE_to_EX_PREV (currently in EX): inst=30, LOAD=0, RT_REG=0, NOP=0
Current decode: READS_RN=0 (X20), READS_RM=0 (X0), STORE=0 (X0)
No load in EX stage
==========================
FETCH CYCLE 107: PC=0x0, STALL=1
STALL active - repeating previous instruction, keeping PC at 0x0
ARM-SIM> 
Invalid Command
ARM-SIM> 

Current register/bus values :
-------------------------------------
Instruction Retired : 0
PC                : 0x0
Registers:
X0: 0x0
X1: 0x0
X2: 0x0
X3: 0x0
X4: 0x0
X5: 0x0
X6: 0x0
X7: 0x0
X8: 0x0
X9: 0x0
X10: 0x0
X11: 0x0
X12: 0x0
X13: 0x0
X14: 0x0
X15: 0x0
X16: 0x0
X17: 0x0
X18: 0x0
X19: 0x0
X20: 0x0
X21: 0x0
X22: 0x0
X23: 0x0
X24: 0x0
X25: 0x0
X26: 0x0
X27: 0x0
X28: 0x0
X29: 0x0
X30: 0x0
X31: 0x0
FLAG_N: 0
FLAG_Z: 0
No. of Cycles: 107

ARM-SIM> 

Memory content [0x10000000..0x100000ff] :
-------------------------------------
  0x10000000 (268435456) : 0x0
  0x10000004 (268435460) : 0x0
  0x10000008 (268435464) : 0x0
  0x1000000c (268435468) : 0x0
  0x10000010 (268435472) : 0x0
  0x10000014 (268435476) : 0x0
  0x10000018 (268435480) : 0x0
  0x1000001c (268435484) : 0x0
  0x10000020 (268435488) : 0x0
  0x10000024 (268435492) : 0x0
  0x10000028 (268435496) : 0x0
  0x1000002c (268435500) : 0x0
  0x10000030 (268435504) : 0x0
  0x10000034 (268435508) : 0x0
  0x10000038 (268435512) : 0x0
  0x1000003c (268435516) : 0x0
  0x10000040 (268435520) : 0x0
  0x10000044 (268435524) : 0x0
  0x10000048 (268435528) : 0x0
  0x1000004c (268435532) : 0x0
  0x10000050 (268435536) : 0x0
  0x10000054 (268435540) : 0x0
  0x10000058 (268435544) : 0x0
  0x1000005c (268435548) : 0x0
  0x10000060 (268435552) : 0x0
  0x10000064 (268435556) : 0x0
  0x10000068 (268435560) : 0x0
  0x1000006c (268435564) : 0x0
  0x10000070 (268435568) : 0x0
  0x10000074 (268435572) : 0x0
  0x10000078 (268435576) : 0x0
  0x1000007c (268435580) : 0x0
  0x10000080 (268435584) : 0x0
  0x10000084 (268435588) : 0x0
  0x10000088 (268435592) : 0x0
  0x1000008c (268435596) : 0x0
  0x10000090 (268435600) : 0x0
  0x10000094 (268435604) : 0x0
  0x10000098 (268435608) : 0x0
  0x1000009c (268435612) : 0x0
  0x100000a0 (268435616) : 0x0
  0x100000a4 (268435620) : 0x0
  0x100000a8 (268435624) : 0x0
  0x100000ac (268435628) : 0x0
  0x100000b0 (268435632) : 0x0
  0x100000b4 (268435636) : 0x0
  0x100000b8 (268435640) : 0x0
  0x100000bc (268435644) : 0x0
  0x100000c0 (268435648) : 0x0
  0x100000c4 (268435652) : 0x0
  0x100000c8 (268435656) : 0x0
  0x100000cc (268435660) : 0x0
  0x100000d0 (268435664) : 0x0
  0x100000d4 (268435668) : 0x0
  0x100000d8 (268435672) : 0x0
  0x100000dc (268435676) : 0x0
  0x100000e0 (268435680) : 0x0
  0x100000e4 (268435684) : 0x0
  0x100000e8 (268435688) : 0x0
  0x100000ec (268435692) : 0x0
  0x100000f0 (268435696) : 0x0
  0x100000f4 (268435700) : 0x0
  0x100000f8 (268435704) : 0x0
  0x100000fc (268435708) : 0x0

ARM-SIM> 