Analysis & Synthesis report for top
Sat Apr 20 06:22:53 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |top|main:main_inst|cur_state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated
 15. Source assignments for main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0|altsyncram_5tf1:auto_generated
 16. Source assignments for main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated
 17. Parameter Settings for User Entity Instance: main:main_inst
 18. Parameter Settings for User Entity Instance: main:main_inst|rom_dual_port:elaine_512_input
 19. Parameter Settings for User Entity Instance: main:main_inst|rom_dual_port:elaine_512_golden_output
 20. Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_0_sobel_output
 21. Parameter Settings for Inferred Entity Instance: main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0
 22. Parameter Settings for Inferred Entity Instance: main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0
 23. Parameter Settings for Inferred Entity Instance: main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "main:main_inst|ram_dual_port:main_0_sobel_output"
 26. Port Connectivity Checks: "main:main_inst|rom_dual_port:elaine_512_golden_output"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 20 06:22:52 2019      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; top                                        ;
; Top-level Entity Name           ; top                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 887                                        ;
; Total pins                      ; 37                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 6,291,456                                  ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E6F35C7     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; sobel.v                          ; yes             ; User Verilog HDL File                  ; /home/legup/legup-4.0/examples/11sobel/part3/sobel.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/legup/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_23l1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/legup/legup-4.0/examples/11sobel/part3/db/altsyncram_23l1.tdf           ;         ;
; UNUSED.mif                       ; yes             ; Auto-Found Memory Initialization File  ; /home/legup/legup-4.0/examples/11sobel/part3/UNUSED.mif                       ;         ;
; db/decode_sma.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/legup/legup-4.0/examples/11sobel/part3/db/decode_sma.tdf                ;         ;
; db/decode_l2a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/legup/legup-4.0/examples/11sobel/part3/db/decode_l2a.tdf                ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/legup/legup-4.0/examples/11sobel/part3/db/mux_chb.tdf                   ;         ;
; db/altsyncram_5tf1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/legup/legup-4.0/examples/11sobel/part3/db/altsyncram_5tf1.tdf           ;         ;
; elaine_512_golden_output.mif     ; yes             ; Auto-Found Memory Initialization File  ; /home/legup/legup-4.0/examples/11sobel/part3/elaine_512_golden_output.mif     ;         ;
; db/altsyncram_6jt1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/legup/legup-4.0/examples/11sobel/part3/db/altsyncram_6jt1.tdf           ;         ;
; elaine_512_input.mif             ; yes             ; Auto-Found Memory Initialization File  ; /home/legup/legup-4.0/examples/11sobel/part3/elaine_512_input.mif             ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 856       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1242      ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 403       ;
;     -- 5 input functions                    ; 135       ;
;     -- 4 input functions                    ; 68        ;
;     -- <=3 input functions                  ; 635       ;
;                                             ;           ;
; Dedicated logic registers                   ; 887       ;
;                                             ;           ;
; I/O pins                                    ; 37        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 6291456   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1655      ;
; Total fan-out                               ; 23482     ;
; Average fan-out                             ; 7.90      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                           ; 1242 (0)          ; 887 (0)      ; 6291456           ; 0          ; 37   ; 0            ; |top                                                                                                                                  ; work         ;
;    |main:main_inst|                            ; 1242 (729)        ; 887 (867)    ; 6291456           ; 0          ; 0    ; 0            ; |top|main:main_inst                                                                                                                   ; work         ;
;       |ram_dual_port:main_0_sobel_output|      ; 156 (0)           ; 5 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|ram_dual_port:main_0_sobel_output                                                                                 ; work         ;
;          |altsyncram:ram_rtl_0|                ; 156 (0)           ; 5 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0                                                            ; work         ;
;             |altsyncram_23l1:auto_generated|   ; 156 (0)           ; 5 (5)        ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated                             ; work         ;
;                |decode_l2a:rden_decode_b|      ; 35 (35)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated|decode_l2a:rden_decode_b    ; work         ;
;                |decode_sma:decode2|            ; 41 (41)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated|decode_sma:decode2          ; work         ;
;                |mux_chb:mux3|                  ; 80 (80)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated|mux_chb:mux3                ; work         ;
;       |rom_dual_port:elaine_512_golden_output| ; 113 (0)           ; 5 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_golden_output                                                                            ; work         ;
;          |altsyncram:ram_rtl_0|                ; 113 (0)           ; 5 (0)        ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0                                                       ; work         ;
;             |altsyncram_5tf1:auto_generated|   ; 113 (0)           ; 5 (5)        ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0|altsyncram_5tf1:auto_generated                        ; work         ;
;                |decode_l2a:rden_decode|        ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0|altsyncram_5tf1:auto_generated|decode_l2a:rden_decode ; work         ;
;                |mux_chb:mux2|                  ; 80 (80)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0|altsyncram_5tf1:auto_generated|mux_chb:mux2           ; work         ;
;       |rom_dual_port:elaine_512_input|         ; 244 (0)           ; 10 (0)       ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input                                                                                    ; work         ;
;          |altsyncram:ram_rtl_0|                ; 244 (0)           ; 10 (0)       ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0                                                               ; work         ;
;             |altsyncram_6jt1:auto_generated|   ; 244 (0)           ; 10 (10)      ; 2097152           ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated                                ; work         ;
;                |decode_l2a:rden_decode_a|      ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated|decode_l2a:rden_decode_a       ; work         ;
;                |decode_l2a:rden_decode_b|      ; 36 (36)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated|decode_l2a:rden_decode_b       ; work         ;
;                |mux_chb:mux4|                  ; 88 (88)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated|mux_chb:mux4                   ; work         ;
;                |mux_chb:mux5|                  ; 88 (88)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated|mux_chb:mux5                   ; work         ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+
; main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 262144       ; 8            ; 262144       ; 8            ; 2097152 ; UNUSED.mif                   ;
; main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0|altsyncram_5tf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 262144       ; 8            ; --           ; --           ; 2097152 ; elaine_512_golden_output.mif ;
; main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port   ; 262144       ; 8            ; 262144       ; 8            ; 2097152 ; elaine_512_input.mif         ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:main_inst|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------+------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------+-------------------+
; Name                                                       ; cur_state.LEGUP_F_main_BB__71_27 ; cur_state.LEGUP_F_main_BB__69_26 ; cur_state.LEGUP_F_main_BB__67_25 ; cur_state.LEGUP_F_main_BB__65_24 ; cur_state.LEGUP_F_main_BB__64_23 ; cur_state.LEGUP_F_main_BB__64_22 ; cur_state.LEGUP_loop_pipeline_wait_loop1_1_21 ; cur_state.LEGUP_F_main_BB_preheader_20 ; cur_state.LEGUP_F_main_BB_preheaderpreheader_crit_edgei_19 ; cur_state.LEGUP_F_main_BB_preheaderpreheader_18 ; cur_state.LEGUP_F_main_BB_preheaderi_17 ; cur_state.LEGUP_F_main_BB_preheaderi_16 ; cur_state.LEGUP_F_main_BB_preheaderi_15 ; cur_state.LEGUP_F_main_BB_preheaderi_14 ; cur_state.LEGUP_F_main_BB_preheaderi_13 ; cur_state.LEGUP_F_main_BB_preheaderi_12 ; cur_state.LEGUP_F_main_BB_preheaderi_11 ; cur_state.LEGUP_F_main_BB_preheaderi_10 ; cur_state.LEGUP_F_main_BB_preheaderi_9 ; cur_state.LEGUP_F_main_BB_preheaderi_8 ; cur_state.LEGUP_F_main_BB_preheaderi_7 ; cur_state.LEGUP_F_main_BB_preheaderi_6 ; cur_state.LEGUP_F_main_BB_preheaderi_5 ; cur_state.LEGUP_F_main_BB_preheaderi_4 ; cur_state.LEGUP_F_main_BB_preheaderi_3 ; cur_state.LEGUP_F_main_BB_preheaderi_2 ; cur_state.LEGUP_F_main_BB__0_1 ; cur_state.LEGUP_0 ;
+------------------------------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------+------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------+-------------------+
; cur_state.LEGUP_0                                          ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 0                 ;
; cur_state.LEGUP_F_main_BB__0_1                             ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_2                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_3                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_4                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_5                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_6                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_7                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_8                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_9                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_10                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 1                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_11                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 1                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_12                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 1                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_13                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 1                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_14                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 1                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_15                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 1                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_16                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 1                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderi_17                    ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 1                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderpreheader_18            ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 1                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheaderpreheader_crit_edgei_19 ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 1                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB_preheader_20                     ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 1                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_loop_pipeline_wait_loop1_1_21              ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB__64_22                           ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB__64_23                           ; 0                                ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB__65_24                           ; 0                                ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB__67_25                           ; 0                                ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB__69_26                           ; 0                                ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
; cur_state.LEGUP_F_main_BB__71_27                           ; 1                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                ; 0                                             ; 0                                      ; 0                                                          ; 0                                               ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                       ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                              ; 1                 ;
+------------------------------------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------+------------------------------------------------------------+-------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                           ;
+-------------------------------------------------------------+--------------------------------------------------------------+
; main:main_inst|main_preheaderi_40_reg[9..31]                ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_44_reg[8..31]                ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_24_reg[0]                    ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_40_reg[0]                    ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_59_63_reg_stage3[1..31]                 ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_13_stage0_reg[0]             ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_29_stage0_reg[0]             ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_34_reg[8..31]                ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_24_reg[9..31]                ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_18_reg[8..31]                ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_9_reg[8..31]                 ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_2_reg[1..31]                 ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheader_58_reg[9..22]                 ; Lost fanout                                                  ;
; main:main_inst|main_59_60_reg_stage1[18..31]                ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_31_reg[9..22]                ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_15_reg[18..31]               ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_6_reg[9..22]                 ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_5_reg[18..31]                ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_13_stage0_reg[10..14,16..31] ; Merged with main:main_inst|main_preheaderi_13_stage0_reg[15] ;
; main:main_inst|main_preheaderi_29_stage0_reg[10..30]        ; Merged with main:main_inst|main_preheaderi_29_stage0_reg[31] ;
; main:main_inst|main_preheaderi_2_reg[0]                     ; Merged with main:main_inst|main_preheaderi_1_reg             ;
; main:main_inst|main_preheaderi_26_reg[8]                    ; Merged with main:main_inst|main_preheaderi_42_reg[8]         ;
; main:main_inst|main_preheaderi_16_reg[8]                    ; Merged with main:main_inst|main_preheaderi_42_reg[8]         ;
; main:main_inst|main_preheaderi_26_reg[7]                    ; Merged with main:main_inst|main_preheaderi_42_reg[7]         ;
; main:main_inst|main_preheaderi_16_reg[7]                    ; Merged with main:main_inst|main_preheaderi_42_reg[7]         ;
; main:main_inst|main_preheaderi_26_reg[6]                    ; Merged with main:main_inst|main_preheaderi_42_reg[6]         ;
; main:main_inst|main_preheaderi_16_reg[6]                    ; Merged with main:main_inst|main_preheaderi_42_reg[6]         ;
; main:main_inst|main_preheaderi_26_reg[5]                    ; Merged with main:main_inst|main_preheaderi_42_reg[5]         ;
; main:main_inst|main_preheaderi_16_reg[5]                    ; Merged with main:main_inst|main_preheaderi_42_reg[5]         ;
; main:main_inst|main_preheaderi_26_reg[4]                    ; Merged with main:main_inst|main_preheaderi_42_reg[4]         ;
; main:main_inst|main_preheaderi_16_reg[4]                    ; Merged with main:main_inst|main_preheaderi_42_reg[4]         ;
; main:main_inst|main_preheaderi_26_reg[3]                    ; Merged with main:main_inst|main_preheaderi_42_reg[3]         ;
; main:main_inst|main_preheaderi_16_reg[3]                    ; Merged with main:main_inst|main_preheaderi_42_reg[3]         ;
; main:main_inst|main_preheaderi_26_reg[2]                    ; Merged with main:main_inst|main_preheaderi_42_reg[2]         ;
; main:main_inst|main_preheaderi_16_reg[2]                    ; Merged with main:main_inst|main_preheaderi_42_reg[2]         ;
; main:main_inst|main_preheaderi_26_reg[1]                    ; Merged with main:main_inst|main_preheaderi_42_reg[1]         ;
; main:main_inst|main_preheaderi_16_reg[1]                    ; Merged with main:main_inst|main_preheaderi_42_reg[1]         ;
; main:main_inst|main_preheaderi_26_reg[0]                    ; Merged with main:main_inst|main_preheaderi_16_reg[0]         ;
; main:main_inst|main_preheaderi_42_reg[0]                    ; Merged with main:main_inst|main_preheaderi_16_reg[0]         ;
; main:main_inst|main_preheaderi_32_reg[0]                    ; Merged with main:main_inst|main_preheaderi_21_reg[0]         ;
; main:main_inst|main_preheaderi_55_reg[7]                    ; Merged with main:main_inst|main_preheaderi_53_reg[7]         ;
; main:main_inst|main_preheaderi_55_reg[0]                    ; Merged with main:main_inst|main_preheaderi_53_reg[0]         ;
; main:main_inst|main_preheaderi_55_reg[6]                    ; Merged with main:main_inst|main_preheaderi_53_reg[6]         ;
; main:main_inst|main_preheaderi_55_reg[5]                    ; Merged with main:main_inst|main_preheaderi_53_reg[5]         ;
; main:main_inst|main_preheaderi_55_reg[4]                    ; Merged with main:main_inst|main_preheaderi_53_reg[4]         ;
; main:main_inst|main_preheaderi_55_reg[3]                    ; Merged with main:main_inst|main_preheaderi_53_reg[3]         ;
; main:main_inst|main_preheaderi_55_reg[2]                    ; Merged with main:main_inst|main_preheaderi_53_reg[2]         ;
; main:main_inst|main_preheaderi_55_reg[1]                    ; Merged with main:main_inst|main_preheaderi_53_reg[1]         ;
; main:main_inst|main_preheaderi_21_reg[1]                    ; Merged with main:main_inst|main_preheaderi_32_reg[1]         ;
; main:main_inst|main_preheaderi_21_reg[2]                    ; Merged with main:main_inst|main_preheaderi_32_reg[2]         ;
; main:main_inst|main_preheaderi_21_reg[3]                    ; Merged with main:main_inst|main_preheaderi_32_reg[3]         ;
; main:main_inst|main_preheaderi_21_reg[4]                    ; Merged with main:main_inst|main_preheaderi_32_reg[4]         ;
; main:main_inst|main_preheaderi_21_reg[5]                    ; Merged with main:main_inst|main_preheaderi_32_reg[5]         ;
; main:main_inst|main_preheaderi_21_reg[6]                    ; Merged with main:main_inst|main_preheaderi_32_reg[6]         ;
; main:main_inst|main_preheaderi_21_reg[7]                    ; Merged with main:main_inst|main_preheaderi_32_reg[7]         ;
; main:main_inst|main_preheaderi_21_reg[8]                    ; Merged with main:main_inst|main_preheaderi_32_reg[8]         ;
; main:main_inst|main_preheaderi_20_reg[10..31]               ; Merged with main:main_inst|main_preheaderi_20_reg[9]         ;
; main:main_inst|main_preheaderi_57_reg[0]                    ; Merged with main:main_inst|main_preheaderi_5_reg[0]          ;
; main:main_inst|main_preheaderi_15_reg[0]                    ; Merged with main:main_inst|main_preheaderi_5_reg[0]          ;
; main:main_inst|main_preheaderi_31_reg[0]                    ; Merged with main:main_inst|main_preheaderi_6_reg[0]          ;
; main:main_inst|main_preheaderi_21_reg[0]                    ; Merged with main:main_inst|main_preheaderi_16_reg[0]         ;
; main:main_inst|main_preheaderi_25_reg[11..31]               ; Merged with main:main_inst|main_preheaderi_25_reg[10]        ;
; main:main_inst|main_preheaderi_14_reg[12..31]               ; Merged with main:main_inst|main_preheaderi_14_reg[11]        ;
; main:main_inst|loop1_1_ii_state                             ; Stuck at GND due to stuck port data_in                       ;
; main:main_inst|main_preheaderi_30_reg[12..31]               ; Merged with main:main_inst|main_preheaderi_30_reg[11]        ;
; main:main_inst|main_preheaderi_19_reg[13..31]               ; Merged with main:main_inst|main_preheaderi_19_reg[12]        ;
; main:main_inst|main_preheaderi_36_reg[12..24,26..31]        ; Merged with main:main_inst|main_preheaderi_36_reg[25]        ;
; main:main_inst|main_preheaderi_35_reg[14..31]               ; Merged with main:main_inst|main_preheaderi_35_reg[13]        ;
; main:main_inst|main_preheaderi_46_reg[13..30]               ; Merged with main:main_inst|main_preheaderi_46_reg[31]        ;
; main:main_inst|main_preheaderi_41_reg[14..30]               ; Merged with main:main_inst|main_preheaderi_41_reg[31]        ;
; main:main_inst|main_preheaderi_45_reg[15..30]               ; Merged with main:main_inst|main_preheaderi_45_reg[31]        ;
; main:main_inst|main_preheaderi_51_reg[14..30]               ; Merged with main:main_inst|main_preheaderi_51_reg[31]        ;
; main:main_inst|main_preheaderi_52_reg[14..30]               ; Merged with main:main_inst|main_preheaderi_52_reg[31]        ;
; main:main_inst|cur_state~30                                 ; Lost fanout                                                  ;
; main:main_inst|cur_state~31                                 ; Lost fanout                                                  ;
; main:main_inst|cur_state~32                                 ; Lost fanout                                                  ;
; main:main_inst|cur_state~33                                 ; Lost fanout                                                  ;
; main:main_inst|cur_state~34                                 ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_49_reg[17..31]               ; Merged with main:main_inst|main_preheaderi_49_reg[16]        ;
; main:main_inst|main_preheaderi_48_reg[17..31]               ; Merged with main:main_inst|main_preheaderi_48_reg[16]        ;
; main:main_inst|main_preheaderi_53_reg[17..30]               ; Merged with main:main_inst|main_preheaderi_53_reg[31]        ;
; main:main_inst|main_preheaderi_3_reg[9..31]                 ; Lost fanout                                                  ;
; main:main_inst|main_preheaderi_y08i_reg[9..31]              ; Lost fanout                                                  ;
; Total Number of Removed Registers = 694                     ;                                                              ;
+-------------------------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                         ;
+------------------------------------------+---------------------------+----------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register       ;
+------------------------------------------+---------------------------+----------------------------------------------+
; main:main_inst|main_preheaderi_2_reg[1]  ; Stuck at GND              ; main:main_inst|main_preheaderi_y08i_reg[31], ;
;                                          ; due to stuck port data_in ; main:main_inst|main_preheaderi_y08i_reg[30], ;
;                                          ;                           ; main:main_inst|main_preheaderi_y08i_reg[29], ;
;                                          ;                           ; main:main_inst|main_preheaderi_y08i_reg[28], ;
;                                          ;                           ; main:main_inst|main_preheaderi_y08i_reg[27], ;
;                                          ;                           ; main:main_inst|main_preheaderi_y08i_reg[26], ;
;                                          ;                           ; main:main_inst|main_preheaderi_y08i_reg[25], ;
;                                          ;                           ; main:main_inst|main_preheaderi_y08i_reg[24]  ;
; main:main_inst|main_preheaderi_3_reg[27] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[23]  ;
; main:main_inst|main_preheaderi_3_reg[26] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[22]  ;
; main:main_inst|main_preheaderi_3_reg[25] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[21]  ;
; main:main_inst|main_preheaderi_3_reg[24] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[20]  ;
; main:main_inst|main_preheaderi_3_reg[23] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[19]  ;
; main:main_inst|main_preheaderi_3_reg[22] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[18]  ;
; main:main_inst|main_preheaderi_3_reg[21] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[17]  ;
; main:main_inst|main_preheaderi_3_reg[20] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[16]  ;
; main:main_inst|main_preheaderi_3_reg[19] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[15]  ;
; main:main_inst|main_preheaderi_3_reg[18] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[14]  ;
; main:main_inst|main_preheaderi_3_reg[17] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[13]  ;
; main:main_inst|main_preheaderi_3_reg[16] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[12]  ;
; main:main_inst|main_preheaderi_3_reg[15] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[11]  ;
; main:main_inst|main_preheaderi_3_reg[14] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[10]  ;
; main:main_inst|main_preheaderi_3_reg[13] ; Lost Fanouts              ; main:main_inst|main_preheaderi_y08i_reg[9]   ;
+------------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 887   ;
; Number of registers using Synchronous Clear  ; 234   ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 809   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                  ;
+----------------------------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                                        ; Megafunction                                                    ; Type ;
+----------------------------------------------------------------------+-----------------------------------------------------------------+------+
; main:main_inst|ram_dual_port:main_0_sobel_output|q_a_wire[0..7]      ; main:main_inst|ram_dual_port:main_0_sobel_output|ram_rtl_0      ; RAM  ;
; main:main_inst|rom_dual_port:elaine_512_golden_output|q_a_wire[0..7] ; main:main_inst|rom_dual_port:elaine_512_golden_output|ram_rtl_0 ; RAM  ;
; main:main_inst|rom_dual_port:elaine_512_input|q_a_wire[0..7]         ; main:main_inst|rom_dual_port:elaine_512_input|ram_rtl_0         ; RAM  ;
; main:main_inst|rom_dual_port:elaine_512_input|q_b_wire[0..7]         ; main:main_inst|rom_dual_port:elaine_512_input|ram_rtl_0         ; RAM  ;
+----------------------------------------------------------------------+-----------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|main:main_inst|return_val[27]                   ;
; 4:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |top|main:main_inst|main_preheaderi_x07i_reg[0]      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |top|main:main_inst|main_preheader_indvar2_reg[3]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|main:main_inst|main_59_result11_reg[26]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|main:main_inst|loop1_1_i_stage0[19]             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|main:main_inst|main_0_sobel_output_address_a[9] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|main:main_inst|main_0_sobel_output_in_a[1]      ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; No         ; |top|main:main_inst|elaine_512_input_address_b[2]    ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |top|main:main_inst|elaine_512_input_address_b[15]   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|main:main_inst|cur_state                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|main:main_inst|cur_state                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0|altsyncram_23l1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0|altsyncram_5tf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0|altsyncram_6jt1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst                                           ;
+--------------------------------------------------+----------------------------------+-----------------+
; Parameter Name                                   ; Value                            ; Type            ;
+--------------------------------------------------+----------------------------------+-----------------+
; LEGUP_0                                          ; 00000                            ; Unsigned Binary ;
; LEGUP_F_main_BB__0_1                             ; 00001                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_2                     ; 00010                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_3                     ; 00011                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_4                     ; 00100                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_5                     ; 00101                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_6                     ; 00110                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_7                     ; 00111                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_8                     ; 01000                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_9                     ; 01001                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_10                    ; 01010                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_11                    ; 01011                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_12                    ; 01100                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_13                    ; 01101                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_14                    ; 01110                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_15                    ; 01111                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_16                    ; 10000                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderi_17                    ; 10001                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderpreheader_18            ; 10010                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheaderpreheader_crit_edgei_19 ; 10011                            ; Unsigned Binary ;
; LEGUP_F_main_BB_preheader_20                     ; 10100                            ; Unsigned Binary ;
; LEGUP_loop_pipeline_wait_loop1_1_21              ; 10101                            ; Unsigned Binary ;
; LEGUP_F_main_BB__64_22                           ; 10110                            ; Unsigned Binary ;
; LEGUP_F_main_BB__64_23                           ; 10111                            ; Unsigned Binary ;
; LEGUP_F_main_BB__65_24                           ; 11000                            ; Unsigned Binary ;
; LEGUP_F_main_BB__67_25                           ; 11001                            ; Unsigned Binary ;
; LEGUP_F_main_BB__69_26                           ; 11010                            ; Unsigned Binary ;
; LEGUP_F_main_BB__71_27                           ; 11011                            ; Unsigned Binary ;
; tag_offset                                       ; 000000000                        ; Unsigned Binary ;
; tag_addr_offset                                  ; 00000000000000000000000000000000 ; Unsigned Binary ;
+--------------------------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|rom_dual_port:elaine_512_input ;
+----------------+----------------------+----------------------------------------------------+
; Parameter Name ; Value                ; Type                                               ;
+----------------+----------------------+----------------------------------------------------+
; width_a        ; 8                    ; Signed Integer                                     ;
; width_b        ; 8                    ; Signed Integer                                     ;
; widthad_a      ; 18                   ; Signed Integer                                     ;
; widthad_b      ; 18                   ; Signed Integer                                     ;
; numwords_a     ; 262144               ; Signed Integer                                     ;
; numwords_b     ; 262144               ; Signed Integer                                     ;
; init_file      ; elaine_512_input.mif ; String                                             ;
; latency        ; 1                    ; Signed Integer                                     ;
+----------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|rom_dual_port:elaine_512_golden_output ;
+----------------+------------------------------+----------------------------------------------------+
; Parameter Name ; Value                        ; Type                                               ;
+----------------+------------------------------+----------------------------------------------------+
; width_a        ; 8                            ; Signed Integer                                     ;
; width_b        ; 8                            ; Signed Integer                                     ;
; widthad_a      ; 18                           ; Signed Integer                                     ;
; widthad_b      ; 18                           ; Signed Integer                                     ;
; numwords_a     ; 262144                       ; Signed Integer                                     ;
; numwords_b     ; 262144                       ; Signed Integer                                     ;
; init_file      ; elaine_512_golden_output.mif ; String                                             ;
; latency        ; 1                            ; Signed Integer                                     ;
+----------------+------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_dual_port:main_0_sobel_output ;
+----------------+------------+-----------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                            ;
+----------------+------------+-----------------------------------------------------------------+
; width_a        ; 8          ; Signed Integer                                                  ;
; width_b        ; 8          ; Signed Integer                                                  ;
; widthad_a      ; 18         ; Signed Integer                                                  ;
; widthad_b      ; 18         ; Signed Integer                                                  ;
; numwords_a     ; 262144     ; Signed Integer                                                  ;
; numwords_b     ; 262144     ; Signed Integer                                                  ;
; init_file      ; UNUSED.mif ; String                                                          ;
; width_be_a     ; 1          ; Signed Integer                                                  ;
; width_be_b     ; 1          ; Signed Integer                                                  ;
; latency        ; 1          ; Signed Integer                                                  ;
+----------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 18                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 262144               ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 18                   ; Untyped                                                    ;
; NUMWORDS_B                         ; 262144               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED.mif           ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_23l1      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                    ;
+------------------------------------+------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                 ;
; WIDTH_A                            ; 8                            ; Untyped                                                 ;
; WIDTHAD_A                          ; 18                           ; Untyped                                                 ;
; NUMWORDS_A                         ; 262144                       ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                 ;
; WIDTH_B                            ; 8                            ; Signed Integer                                          ;
; WIDTHAD_B                          ; 18                           ; Signed Integer                                          ;
; NUMWORDS_B                         ; 262144                       ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                 ;
; INIT_FILE                          ; elaine_512_golden_output.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5tf1              ; Untyped                                                 ;
+------------------------------------+------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 18                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 262144               ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 18                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 262144               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; elaine_512_input.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6jt1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                          ;
; Entity Instance                           ; main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 262144                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 8                                                                          ;
;     -- NUMWORDS_B                         ; 262144                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 262144                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 8                                                                          ;
;     -- NUMWORDS_B                         ; 262144                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 8                                                                          ;
;     -- NUMWORDS_A                         ; 262144                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 8                                                                          ;
;     -- NUMWORDS_B                         ; 262144                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_dual_port:main_0_sobel_output"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|rom_dual_port:elaine_512_golden_output"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 887                         ;
;     ENA               ; 514                         ;
;     ENA SCLR          ; 231                         ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 1                           ;
;     plain             ; 74                          ;
; arriav_lcell_comb     ; 1242                        ;
;     arith             ; 487                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 306                         ;
;         2 data inputs ; 177                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 717                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 135                         ;
;         6 data inputs ; 403                         ;
;     shared            ; 37                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 20                          ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 37                          ;
; stratixv_ram_block    ; 768                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Apr 20 06:19:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 10 design units, including 10 entities, in source file sobel.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: main
    Info (12023): Found entity 3: ram_dual_port
    Info (12023): Found entity 4: rom_dual_port
    Info (12023): Found entity 5: ML605
    Info (12023): Found entity 6: de4
    Info (12023): Found entity 7: de2
    Info (12023): Found entity 8: circuit_start_control
    Info (12023): Found entity 9: hex_digits
    Info (12023): Found entity 10: main_tb
Warning (10236): Verilog HDL Implicit Net warning at sobel.v(40): created implicit net for "clk2x"
Warning (10236): Verilog HDL Implicit Net warning at sobel.v(41): created implicit net for "clk1x_follower"
Warning (10236): Verilog HDL Implicit Net warning at sobel.v(46): created implicit net for "memory_controller_waitrequest"
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "main" for hierarchy "main:main_inst"
Warning (10036): Verilog HDL or VHDL warning at sobel.v(126): object "main_preheaderi_7_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(128): object "main_preheaderi_8_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(132): object "main_preheaderi_10_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(134): object "main_preheaderi_11_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(136): object "main_preheaderi_12_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(138): object "main_preheaderi_13_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(146): object "main_preheaderi_17_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(156): object "main_preheaderi_22_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(158): object "main_preheaderi_23_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(166): object "main_preheaderi_27_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(168): object "main_preheaderi_28_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(170): object "main_preheaderi_29_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(178): object "main_preheaderi_33_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(188): object "main_preheaderi_38_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(190): object "main_preheaderi_39_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(198): object "main_preheaderi_43_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(224): object "main_preheaderi_56_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(230): object "main_preheaderpreheader_crit_edgei_indvarnext8_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(238): object "main_59_indvar_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(242): object "main_59_60_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(244): object "main_59_scevgep4_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(246): object "main_59_scevgep_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(248): object "main_59_61_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(250): object "main_59_62_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(252): object "main_59_not_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(254): object "main_59_63_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(258): object "main_59_indvarnext_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(259): object "main_59_exitcond1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(260): object "main_59_exitcond1_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(264): object "main_64_exitcond_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(266): object "main_65_66_reg" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(268): object "elaine_512_input_write_enable_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(272): object "elaine_512_input_write_enable_b" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(276): object "elaine_512_golden_output_write_enable_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(302): object "loop1_1_i_stage3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(303): object "main_59_result11_reg_stage3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sobel.v(306): object "main_59_indvarnext_reg_stage1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sobel.v(1653): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1658): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1663): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1668): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1699): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1704): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1709): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1714): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1746): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1763): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at sobel.v(1769): truncated value with size 32 to match size of target (18)
Info (12128): Elaborating entity "rom_dual_port" for hierarchy "main:main_inst|rom_dual_port:elaine_512_input"
Warning (10858): Verilog HDL warning at sobel.v(2163): object ram used but never assigned
Warning (10230): Verilog HDL assignment warning at sobel.v(2213): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sobel.v(2214): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "rom_dual_port" for hierarchy "main:main_inst|rom_dual_port:elaine_512_golden_output"
Warning (10858): Verilog HDL warning at sobel.v(2163): object ram used but never assigned
Warning (10230): Verilog HDL assignment warning at sobel.v(2213): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sobel.v(2214): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "ram_dual_port" for hierarchy "main:main_inst|ram_dual_port:main_0_sobel_output"
Warning (10230): Verilog HDL assignment warning at sobel.v(2130): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sobel.v(2131): truncated value with size 32 to match size of target (8)
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "main:main_inst|ram_dual_port:main_0_sobel_output|ram" is uninferred due to asynchronous read logic
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main:main_inst|ram_dual_port:main_0_sobel_output|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 262144
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 18
        Info (286033): Parameter NUMWORDS_B set to 262144
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to UNUSED.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main:main_inst|rom_dual_port:elaine_512_golden_output|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 262144
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to elaine_512_golden_output.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "main:main_inst|rom_dual_port:elaine_512_input|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter WIDTHAD_B set to 18
        Info (286033): Parameter NUMWORDS_A set to 262144
        Info (286033): Parameter NUMWORDS_B set to 262144
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to elaine_512_input.mif
Info (12130): Elaborated megafunction instantiation "main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "main:main_inst|ram_dual_port:main_0_sobel_output|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "262144"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "18"
    Info (12134): Parameter "NUMWORDS_B" = "262144"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "UNUSED.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23l1.tdf
    Info (12023): Found entity 1: altsyncram_23l1
Warning (113018): Width of data items in "UNUSED.mif" is greater than the memory width. Truncating data items to fit in memory.
Critical Warning (127005): Memory depth (262144) in the design file differs from memory depth (1) in the Memory Initialization File "/home/legup/legup-4.0/examples/11sobel/part3/UNUSED.mif" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf
    Info (12023): Found entity 1: decode_l2a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb
Info (12130): Elaborated megafunction instantiation "main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "main:main_inst|rom_dual_port:elaine_512_golden_output|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "262144"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "elaine_512_golden_output.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tf1.tdf
    Info (12023): Found entity 1: altsyncram_5tf1
Info (12130): Elaborated megafunction instantiation "main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "main:main_inst|rom_dual_port:elaine_512_input|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "262144"
    Info (12134): Parameter "NUMWORDS_B" = "262144"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "elaine_512_input.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jt1.tdf
    Info (12023): Found entity 1: altsyncram_6jt1
Info (286030): Timing-Driven Synthesis is running
Info (17049): 135 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/legup/legup-4.0/examples/11sobel/part3/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "waitrequest"
Info (21057): Implemented 2454 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 1649 logic cells
    Info (21064): Implemented 768 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 1419 megabytes
    Info: Processing ended: Sat Apr 20 06:22:53 2019
    Info: Elapsed time: 00:03:51
    Info: Total CPU time (on all processors): 00:02:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/legup/legup-4.0/examples/11sobel/part3/top.map.smsg.


