; ModuleID = '2rcjl2uv6ie8jyqfjvf5s1krf'
source_filename = "2rcjl2uv6ie8jyqfjvf5s1krf"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_84493569028cabfda613d91dfa8e22ba = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00#\00\00\00\0F\00\00\00" }>, align 8
@alloc_5fe6595079ba56b80875e545ded83af4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00&\00\00\00\12\00\00\00" }>, align 8
@alloc_a2c0a24abdc7f6c2194f2e5763aff173 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00-\00\00\00\09\00\00\00" }>, align 8
@alloc_a79b212470225ca6ceacffe5591619a0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00)\00\00\00%\00\00\00" }>, align 8
@alloc_3710faf6fec5008be645936189677119 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00)\00\00\00\0D\00\00\00" }>, align 8
@alloc_321f66edb7a63976bb5d8d7793d57b23 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\\\00\00\00(\00\00\00" }>, align 8
@alloc_7c1f2417962bbde59e02acb982ab8aa3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\\\00\00\00\09\00\00\00" }>, align 8
@alloc_d121e0a3666051db0c9b8203ba1d4351 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00X\00\00\00*\00\00\00" }>, align 8
@alloc_6fb141d9cd4e63d0e8d176cb5ee5e652 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00X\00\00\00\09\00\00\00" }>, align 8
@alloc_aa1dcbcfb0fe18e8d2b8abf42b25bca9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Q\00\00\00*\00\00\00" }>, align 8
@alloc_aad1b153ad67dca377fd0f3c9944bfa6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Q\00\00\00\09\00\00\00" }>, align 8
@alloc_ee7cb415bcc6b371c7bf70293b000108 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00\0C\00\00\00" }>, align 8
@alloc_cd38a0ec22d52339008ef7f8d8546983 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00%\00\00\00" }>, align 8
@alloc_7266318382290371b6814e1ff7c278f3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00I\00\00\00.\00\00\00" }>, align 8
@alloc_9d5717b4b074bb65c7f6dbd462dd54ba = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00I\00\00\00\0D\00\00\00" }>, align 8
@alloc_366b498b76712d1a2c23e5d4ad6f6407 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00C\00\00\00.\00\00\00" }>, align 8
@alloc_bf5dfb4d7285c31b1f5b7878a2814726 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00C\00\00\00\0D\00\00\00" }>, align 8
@alloc_dc8b29b3e6e2b0fa2824aa64019f0a70 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00v\00\00\00(\00\00\00" }>, align 8
@alloc_80746f2516327631595449499a11e034 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00v\00\00\00\0D\00\00\00" }>, align 8
@alloc_9a0019ddb59423dc5b8e263d639bf0cd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\84\00\00\00\0C\00\00\00" }>, align 8
@alloc_d39fe11655c37dcbd0ed514307c467fe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\84\00\00\00%\00\00\00" }>, align 8
@alloc_a00b95564715dea84d5090a027e3ebe2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B2\00\00\00\0C\00\00\00" }>, align 8
@alloc_e59b85640ffba40861921b4bee79a7ce = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\B2\00\00\00$\00\00\00" }>, align 8
@alloc_2d52299de4b8f1a386a72708b940d255 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\BA\00\00\00\0C\00\00\00" }>, align 8
@alloc_35e9e91b2a798690703f6e918029b6ec = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\BA\00\00\00%\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hbd2ea2d22cfd9196E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17ha2037abbb4e3b0e5E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define void @Insertion_Sort(ptr %A, i32 %N, i32 %Round) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %P = alloca [4 x i8], align 4
  %Tmp = alloca [4 x i8], align 4
  store i32 0, ptr %Tmp, align 4
  store i32 0, ptr %P, align 4
  store i32 0, ptr %i, align 4
  store i32 0, ptr %P, align 4
  br label %bb1

bb1:                                              ; preds = %bb22, %start
  %_8 = load i32, ptr %P, align 4
  %_7 = icmp slt i32 %_8, %Round
  br i1 %_7, label %bb2, label %bb12

bb12:                                             ; preds = %bb1
  ret void

bb2:                                              ; preds = %bb1
  %_12 = load i32, ptr %P, align 4
  %_11 = sext i32 %_12 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_11, i64 4) #7
  %_0.i13 = getelementptr inbounds i32, ptr %A, i64 %_11
  %_60 = ptrtoint ptr %_0.i13 to i64
  %_63 = and i64 %_60, 3
  %_64 = icmp eq i64 %_63, 0
  br i1 %_64, label %bb17, label %panic

bb17:                                             ; preds = %bb2
  %_66 = ptrtoint ptr %_0.i13 to i64
  %_69 = icmp eq i64 %_66, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb18, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_60, ptr align 8 @alloc_84493569028cabfda613d91dfa8e22ba) #6
  unreachable

bb18:                                             ; preds = %bb17
  %_9 = load i32, ptr %_0.i13, align 4
  store i32 %_9, ptr %Tmp, align 4
  %_13 = load i32, ptr %P, align 4
  store i32 %_13, ptr %i, align 4
  br label %bb4

panic1:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_84493569028cabfda613d91dfa8e22ba) #6
  unreachable

bb4:                                              ; preds = %bb21, %bb18
  %_15 = load i32, ptr %i, align 4
  %_14 = icmp sgt i32 %_15, 0
  br i1 %_14, label %bb5, label %bb10

bb10:                                             ; preds = %bb19, %bb4
  %_31 = load i32, ptr %Tmp, align 4
  %_34 = load i32, ptr %i, align 4
  %_33 = sext i32 %_34 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_33, i64 4) #7
  %_0.i11 = getelementptr inbounds i32, ptr %A, i64 %_33
  %_36 = ptrtoint ptr %_0.i11 to i64
  %_39 = and i64 %_36, 3
  %_40 = icmp eq i64 %_39, 0
  br i1 %_40, label %bb13, label %panic4

bb5:                                              ; preds = %bb4
  %_21 = load i32, ptr %i, align 4
  %_20 = sub i32 %_21, 1
  %_19 = sext i32 %_20 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_19, i64 4) #7
  %_0.i12 = getelementptr inbounds i32, ptr %A, i64 %_19
  %_54 = ptrtoint ptr %_0.i12 to i64
  %_57 = and i64 %_54, 3
  %_58 = icmp eq i64 %_57, 0
  br i1 %_58, label %bb16, label %panic2

bb16:                                             ; preds = %bb5
  %_73 = ptrtoint ptr %_0.i12 to i64
  %_76 = icmp eq i64 %_73, 0
  %_77 = and i1 %_76, true
  %_78 = xor i1 %_77, true
  br i1 %_78, label %bb19, label %panic3

panic2:                                           ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_54, ptr align 8 @alloc_5fe6595079ba56b80875e545ded83af4) #6
  unreachable

bb19:                                             ; preds = %bb16
  %_17 = load i32, ptr %_0.i12, align 4
  %_22 = load i32, ptr %Tmp, align 4
  %_16 = icmp sgt i32 %_17, %_22
  br i1 %_16, label %bb7, label %bb10

panic3:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5fe6595079ba56b80875e545ded83af4) #6
  unreachable

bb7:                                              ; preds = %bb19
  %_27 = load i32, ptr %i, align 4
  %_26 = sub i32 %_27, 1
  %_25 = sext i32 %_26 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_25, i64 4) #7
  %_0.i10 = getelementptr inbounds i32, ptr %A, i64 %_25
  %_48 = ptrtoint ptr %_0.i10 to i64
  %_51 = and i64 %_48, 3
  %_52 = icmp eq i64 %_51, 0
  br i1 %_52, label %bb15, label %panic6

bb13:                                             ; preds = %bb10
  %_94 = ptrtoint ptr %_0.i11 to i64
  %_97 = icmp eq i64 %_94, 0
  %_98 = and i1 %_97, true
  %_99 = xor i1 %_98, true
  br i1 %_99, label %bb22, label %panic5

panic4:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_36, ptr align 8 @alloc_a2c0a24abdc7f6c2194f2e5763aff173) #6
  unreachable

bb22:                                             ; preds = %bb13
  store i32 %_31, ptr %_0.i11, align 4
  %0 = load i32, ptr %P, align 4
  %1 = add i32 %0, 1
  store i32 %1, ptr %P, align 4
  br label %bb1

panic5:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a2c0a24abdc7f6c2194f2e5763aff173) #6
  unreachable

bb15:                                             ; preds = %bb7
  %_80 = ptrtoint ptr %_0.i10 to i64
  %_83 = icmp eq i64 %_80, 0
  %_84 = and i1 %_83, true
  %_85 = xor i1 %_84, true
  br i1 %_85, label %bb20, label %panic7

panic6:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_48, ptr align 8 @alloc_a79b212470225ca6ceacffe5591619a0) #6
  unreachable

bb20:                                             ; preds = %bb15
  %_23 = load i32, ptr %_0.i10, align 4
  %_30 = load i32, ptr %i, align 4
  %_29 = sext i32 %_30 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_29, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %A, i64 %_29
  %_42 = ptrtoint ptr %_0.i to i64
  %_45 = and i64 %_42, 3
  %_46 = icmp eq i64 %_45, 0
  br i1 %_46, label %bb14, label %panic8

panic7:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a79b212470225ca6ceacffe5591619a0) #6
  unreachable

bb14:                                             ; preds = %bb20
  %_87 = ptrtoint ptr %_0.i to i64
  %_90 = icmp eq i64 %_87, 0
  %_91 = and i1 %_90, true
  %_92 = xor i1 %_91, true
  br i1 %_92, label %bb21, label %panic9

panic8:                                           ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_42, ptr align 8 @alloc_3710faf6fec5008be645936189677119) #6
  unreachable

bb21:                                             ; preds = %bb14
  store i32 %_23, ptr %_0.i, align 4
  %2 = load i32, ptr %i, align 4
  %3 = sub i32 %2, 1
  store i32 %3, ptr %i, align 4
  br label %bb4

panic9:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3710faf6fec5008be645936189677119) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @Merge(ptr %A, ptr %TempA, i32 %0, i32 %1, i32 %2) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %Tmp = alloca [4 x i8], align 4
  %RightEnd = alloca [4 x i8], align 4
  %R = alloca [4 x i8], align 4
  %L = alloca [4 x i8], align 4
  store i32 %0, ptr %L, align 4
  store i32 %1, ptr %R, align 4
  store i32 %2, ptr %RightEnd, align 4
  %_7 = load i32, ptr %R, align 4
  %LeftEnd = sub i32 %_7, 1
  %3 = load i32, ptr %L, align 4
  store i32 %3, ptr %Tmp, align 4
  %_11 = load i32, ptr %RightEnd, align 4
  %_12 = load i32, ptr %L, align 4
  %_10 = sub i32 %_11, %_12
  %Num = add i32 %_10, 1
  br label %bb1

bb1:                                              ; preds = %bb41, %bb43, %start
  %_14 = load i32, ptr %L, align 4
  %_13 = icmp sle i32 %_14, %LeftEnd
  br i1 %_13, label %bb2, label %bb12

bb12:                                             ; preds = %bb45, %bb2, %bb1
  %_46 = load i32, ptr %L, align 4
  %_45 = icmp sle i32 %_46, %LeftEnd
  br i1 %_45, label %bb13, label %bb16

bb2:                                              ; preds = %bb1
  %_16 = load i32, ptr %R, align 4
  %_17 = load i32, ptr %RightEnd, align 4
  %_15 = icmp sle i32 %_16, %_17
  br i1 %_15, label %bb3, label %bb12

bb3:                                              ; preds = %bb2
  %_22 = load i32, ptr %L, align 4
  %_21 = sext i32 %_22 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_21, i64 4) #7
  %_0.i28 = getelementptr inbounds i32, ptr %A, i64 %_21
  %_145 = ptrtoint ptr %_0.i28 to i64
  %_148 = and i64 %_145, 3
  %_149 = icmp eq i64 %_148, 0
  br i1 %_149, label %bb37, label %panic12

bb16:                                             ; preds = %bb47, %bb12
  %_57 = load i32, ptr %R, align 4
  %_58 = load i32, ptr %RightEnd, align 4
  %_56 = icmp sle i32 %_57, %_58
  br i1 %_56, label %bb17, label %bb20

bb13:                                             ; preds = %bb12
  %fresh4 = load i32, ptr %L, align 4
  %_48 = load i32, ptr %L, align 4
  %4 = add i32 %_48, 1
  store i32 %4, ptr %L, align 4
  %fresh5 = load i32, ptr %Tmp, align 4
  %_50 = load i32, ptr %Tmp, align 4
  %5 = add i32 %_50, 1
  store i32 %5, ptr %Tmp, align 4
  %_53 = sext i32 %fresh4 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_53, i64 4) #7
  %_0.i30 = getelementptr inbounds i32, ptr %A, i64 %_53
  %_109 = ptrtoint ptr %_0.i30 to i64
  %_112 = and i64 %_109, 3
  %_113 = icmp eq i64 %_112, 0
  br i1 %_113, label %bb31, label %panic8

bb20:                                             ; preds = %bb16
  store i32 0, ptr %i, align 4
  br label %bb21

bb17:                                             ; preds = %bb16
  %fresh6 = load i32, ptr %R, align 4
  %_60 = load i32, ptr %R, align 4
  %6 = add i32 %_60, 1
  store i32 %6, ptr %R, align 4
  %fresh7 = load i32, ptr %Tmp, align 4
  %_62 = load i32, ptr %Tmp, align 4
  %7 = add i32 %_62, 1
  store i32 %7, ptr %Tmp, align 4
  %_65 = sext i32 %fresh6 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_65, i64 4) #7
  %_0.i32 = getelementptr inbounds i32, ptr %A, i64 %_65
  %_97 = ptrtoint ptr %_0.i32 to i64
  %_100 = and i64 %_97, 3
  %_101 = icmp eq i64 %_100, 0
  br i1 %_101, label %bb29, label %panic4

bb21:                                             ; preds = %bb49, %bb20
  %_70 = load i32, ptr %i, align 4
  %_69 = icmp slt i32 %_70, %Num
  br i1 %_69, label %bb22, label %bb25

bb25:                                             ; preds = %bb21
  ret void

bb22:                                             ; preds = %bb21
  %_74 = load i32, ptr %RightEnd, align 4
  %_73 = sext i32 %_74 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %TempA, i64 %_73, i64 4) #7
  %_0.i34 = getelementptr inbounds i32, ptr %TempA, i64 %_73
  %_85 = ptrtoint ptr %_0.i34 to i64
  %_88 = and i64 %_85, 3
  %_89 = icmp eq i64 %_88, 0
  br i1 %_89, label %bb27, label %panic

bb27:                                             ; preds = %bb22
  %_221 = ptrtoint ptr %_0.i34 to i64
  %_224 = icmp eq i64 %_221, 0
  %_225 = and i1 %_224, true
  %_226 = xor i1 %_225, true
  br i1 %_226, label %bb48, label %panic1

panic:                                            ; preds = %bb22
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_85, ptr align 8 @alloc_321f66edb7a63976bb5d8d7793d57b23) #6
  unreachable

bb48:                                             ; preds = %bb27
  %_71 = load i32, ptr %_0.i34, align 4
  %_77 = load i32, ptr %RightEnd, align 4
  %_76 = sext i32 %_77 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_76, i64 4) #7
  %_0.i33 = getelementptr inbounds i32, ptr %A, i64 %_76
  %_79 = ptrtoint ptr %_0.i33 to i64
  %_82 = and i64 %_79, 3
  %_83 = icmp eq i64 %_82, 0
  br i1 %_83, label %bb26, label %panic2

panic1:                                           ; preds = %bb27
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_321f66edb7a63976bb5d8d7793d57b23) #6
  unreachable

bb26:                                             ; preds = %bb48
  %_228 = ptrtoint ptr %_0.i33 to i64
  %_231 = icmp eq i64 %_228, 0
  %_232 = and i1 %_231, true
  %_233 = xor i1 %_232, true
  br i1 %_233, label %bb49, label %panic3

panic2:                                           ; preds = %bb48
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_79, ptr align 8 @alloc_7c1f2417962bbde59e02acb982ab8aa3) #6
  unreachable

bb49:                                             ; preds = %bb26
  store i32 %_71, ptr %_0.i33, align 4
  %8 = load i32, ptr %RightEnd, align 4
  %9 = sub i32 %8, 1
  store i32 %9, ptr %RightEnd, align 4
  %10 = load i32, ptr %i, align 4
  %11 = add i32 %10, 1
  store i32 %11, ptr %i, align 4
  br label %bb21

panic3:                                           ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7c1f2417962bbde59e02acb982ab8aa3) #6
  unreachable

bb29:                                             ; preds = %bb17
  %_207 = ptrtoint ptr %_0.i32 to i64
  %_210 = icmp eq i64 %_207, 0
  %_211 = and i1 %_210, true
  %_212 = xor i1 %_211, true
  br i1 %_212, label %bb46, label %panic5

panic4:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_97, ptr align 8 @alloc_d121e0a3666051db0c9b8203ba1d4351) #6
  unreachable

bb46:                                             ; preds = %bb29
  %_63 = load i32, ptr %_0.i32, align 4
  %_67 = sext i32 %fresh7 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %TempA, i64 %_67, i64 4) #7
  %_0.i31 = getelementptr inbounds i32, ptr %TempA, i64 %_67
  %_91 = ptrtoint ptr %_0.i31 to i64
  %_94 = and i64 %_91, 3
  %_95 = icmp eq i64 %_94, 0
  br i1 %_95, label %bb28, label %panic6

panic5:                                           ; preds = %bb29
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d121e0a3666051db0c9b8203ba1d4351) #6
  unreachable

bb28:                                             ; preds = %bb46
  %_214 = ptrtoint ptr %_0.i31 to i64
  %_217 = icmp eq i64 %_214, 0
  %_218 = and i1 %_217, true
  %_219 = xor i1 %_218, true
  br i1 %_219, label %bb47, label %panic7

panic6:                                           ; preds = %bb46
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_91, ptr align 8 @alloc_6fb141d9cd4e63d0e8d176cb5ee5e652) #6
  unreachable

bb47:                                             ; preds = %bb28
  store i32 %_63, ptr %_0.i31, align 4
  br label %bb16

panic7:                                           ; preds = %bb28
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6fb141d9cd4e63d0e8d176cb5ee5e652) #6
  unreachable

bb31:                                             ; preds = %bb13
  %_193 = ptrtoint ptr %_0.i30 to i64
  %_196 = icmp eq i64 %_193, 0
  %_197 = and i1 %_196, true
  %_198 = xor i1 %_197, true
  br i1 %_198, label %bb44, label %panic9

panic8:                                           ; preds = %bb13
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_109, ptr align 8 @alloc_aa1dcbcfb0fe18e8d2b8abf42b25bca9) #6
  unreachable

bb44:                                             ; preds = %bb31
  %_51 = load i32, ptr %_0.i30, align 4
  %_55 = sext i32 %fresh5 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %TempA, i64 %_55, i64 4) #7
  %_0.i29 = getelementptr inbounds i32, ptr %TempA, i64 %_55
  %_103 = ptrtoint ptr %_0.i29 to i64
  %_106 = and i64 %_103, 3
  %_107 = icmp eq i64 %_106, 0
  br i1 %_107, label %bb30, label %panic10

panic9:                                           ; preds = %bb31
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_aa1dcbcfb0fe18e8d2b8abf42b25bca9) #6
  unreachable

bb30:                                             ; preds = %bb44
  %_200 = ptrtoint ptr %_0.i29 to i64
  %_203 = icmp eq i64 %_200, 0
  %_204 = and i1 %_203, true
  %_205 = xor i1 %_204, true
  br i1 %_205, label %bb45, label %panic11

panic10:                                          ; preds = %bb44
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_103, ptr align 8 @alloc_aad1b153ad67dca377fd0f3c9944bfa6) #6
  unreachable

bb45:                                             ; preds = %bb30
  store i32 %_51, ptr %_0.i29, align 4
  br label %bb12

panic11:                                          ; preds = %bb30
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_aad1b153ad67dca377fd0f3c9944bfa6) #6
  unreachable

bb37:                                             ; preds = %bb3
  %_151 = ptrtoint ptr %_0.i28 to i64
  %_154 = icmp eq i64 %_151, 0
  %_155 = and i1 %_154, true
  %_156 = xor i1 %_155, true
  br i1 %_156, label %bb38, label %panic13

panic12:                                          ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_145, ptr align 8 @alloc_ee7cb415bcc6b371c7bf70293b000108) #6
  unreachable

bb38:                                             ; preds = %bb37
  %_19 = load i32, ptr %_0.i28, align 4
  %_26 = load i32, ptr %R, align 4
  %_25 = sext i32 %_26 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_25, i64 4) #7
  %_0.i27 = getelementptr inbounds i32, ptr %A, i64 %_25
  %_139 = ptrtoint ptr %_0.i27 to i64
  %_142 = and i64 %_139, 3
  %_143 = icmp eq i64 %_142, 0
  br i1 %_143, label %bb36, label %panic14

panic13:                                          ; preds = %bb37
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ee7cb415bcc6b371c7bf70293b000108) #6
  unreachable

bb36:                                             ; preds = %bb38
  %_158 = ptrtoint ptr %_0.i27 to i64
  %_161 = icmp eq i64 %_158, 0
  %_162 = and i1 %_161, true
  %_163 = xor i1 %_162, true
  br i1 %_163, label %bb39, label %panic15

panic14:                                          ; preds = %bb38
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_139, ptr align 8 @alloc_cd38a0ec22d52339008ef7f8d8546983) #6
  unreachable

bb39:                                             ; preds = %bb36
  %_23 = load i32, ptr %_0.i27, align 4
  %_18 = icmp sle i32 %_19, %_23
  br i1 %_18, label %bb6, label %bb9

panic15:                                          ; preds = %bb36
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cd38a0ec22d52339008ef7f8d8546983) #6
  unreachable

bb9:                                              ; preds = %bb39
  %fresh2 = load i32, ptr %R, align 4
  %_37 = load i32, ptr %R, align 4
  %12 = add i32 %_37, 1
  store i32 %12, ptr %R, align 4
  %fresh3 = load i32, ptr %Tmp, align 4
  %_39 = load i32, ptr %Tmp, align 4
  %13 = add i32 %_39, 1
  store i32 %13, ptr %Tmp, align 4
  %_42 = sext i32 %fresh2 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_42, i64 4) #7
  %_0.i26 = getelementptr inbounds i32, ptr %A, i64 %_42
  %_121 = ptrtoint ptr %_0.i26 to i64
  %_124 = and i64 %_121, 3
  %_125 = icmp eq i64 %_124, 0
  br i1 %_125, label %bb33, label %panic16

bb6:                                              ; preds = %bb39
  %fresh0 = load i32, ptr %L, align 4
  %_28 = load i32, ptr %L, align 4
  %14 = add i32 %_28, 1
  store i32 %14, ptr %L, align 4
  %fresh1 = load i32, ptr %Tmp, align 4
  %_30 = load i32, ptr %Tmp, align 4
  %15 = add i32 %_30, 1
  store i32 %15, ptr %Tmp, align 4
  %_33 = sext i32 %fresh0 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_33, i64 4) #7
  %_0.i24 = getelementptr inbounds i32, ptr %A, i64 %_33
  %_133 = ptrtoint ptr %_0.i24 to i64
  %_136 = and i64 %_133, 3
  %_137 = icmp eq i64 %_136, 0
  br i1 %_137, label %bb35, label %panic20

bb33:                                             ; preds = %bb9
  %_179 = ptrtoint ptr %_0.i26 to i64
  %_182 = icmp eq i64 %_179, 0
  %_183 = and i1 %_182, true
  %_184 = xor i1 %_183, true
  br i1 %_184, label %bb42, label %panic17

panic16:                                          ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_121, ptr align 8 @alloc_7266318382290371b6814e1ff7c278f3) #6
  unreachable

bb42:                                             ; preds = %bb33
  %_40 = load i32, ptr %_0.i26, align 4
  %_44 = sext i32 %fresh3 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %TempA, i64 %_44, i64 4) #7
  %_0.i25 = getelementptr inbounds i32, ptr %TempA, i64 %_44
  %_115 = ptrtoint ptr %_0.i25 to i64
  %_118 = and i64 %_115, 3
  %_119 = icmp eq i64 %_118, 0
  br i1 %_119, label %bb32, label %panic18

panic17:                                          ; preds = %bb33
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7266318382290371b6814e1ff7c278f3) #6
  unreachable

bb32:                                             ; preds = %bb42
  %_186 = ptrtoint ptr %_0.i25 to i64
  %_189 = icmp eq i64 %_186, 0
  %_190 = and i1 %_189, true
  %_191 = xor i1 %_190, true
  br i1 %_191, label %bb43, label %panic19

panic18:                                          ; preds = %bb42
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_115, ptr align 8 @alloc_9d5717b4b074bb65c7f6dbd462dd54ba) #6
  unreachable

bb43:                                             ; preds = %bb32
  store i32 %_40, ptr %_0.i25, align 4
  br label %bb1

panic19:                                          ; preds = %bb32
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9d5717b4b074bb65c7f6dbd462dd54ba) #6
  unreachable

bb35:                                             ; preds = %bb6
  %_165 = ptrtoint ptr %_0.i24 to i64
  %_168 = icmp eq i64 %_165, 0
  %_169 = and i1 %_168, true
  %_170 = xor i1 %_169, true
  br i1 %_170, label %bb40, label %panic21

panic20:                                          ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_133, ptr align 8 @alloc_366b498b76712d1a2c23e5d4ad6f6407) #6
  unreachable

bb40:                                             ; preds = %bb35
  %_31 = load i32, ptr %_0.i24, align 4
  %_35 = sext i32 %fresh1 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %TempA, i64 %_35, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %TempA, i64 %_35
  %_127 = ptrtoint ptr %_0.i to i64
  %_130 = and i64 %_127, 3
  %_131 = icmp eq i64 %_130, 0
  br i1 %_131, label %bb34, label %panic22

panic21:                                          ; preds = %bb35
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_366b498b76712d1a2c23e5d4ad6f6407) #6
  unreachable

bb34:                                             ; preds = %bb40
  %_172 = ptrtoint ptr %_0.i to i64
  %_175 = icmp eq i64 %_172, 0
  %_176 = and i1 %_175, true
  %_177 = xor i1 %_176, true
  br i1 %_177, label %bb41, label %panic23

panic22:                                          ; preds = %bb40
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_127, ptr align 8 @alloc_bf5dfb4d7285c31b1f5b7878a2814726) #6
  unreachable

bb41:                                             ; preds = %bb34
  store i32 %_31, ptr %_0.i, align 4
  br label %bb1

panic23:                                          ; preds = %bb34
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bf5dfb4d7285c31b1f5b7878a2814726) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @Merge_Pass(ptr %A, ptr %TmpA, i32 %N, i32 %length) unnamed_addr #2 {
start:
  %j = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  store i32 0, ptr %j, align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb2, %start
  %_8 = load i32, ptr %i, align 4
  %_10 = mul i32 2, %length
  %_9 = sub i32 %N, %_10
  %_7 = icmp sle i32 %_8, %_9
  br i1 %_7, label %bb2, label %bb4

bb4:                                              ; preds = %bb1
  %_22 = load i32, ptr %i, align 4
  %_21 = add i32 %_22, %length
  %_20 = icmp slt i32 %_21, %N
  br i1 %_20, label %bb5, label %bb6

bb2:                                              ; preds = %bb1
  %_12 = load i32, ptr %i, align 4
  %_14 = load i32, ptr %i, align 4
  %_13 = add i32 %_14, %length
  %_17 = load i32, ptr %i, align 4
  %_18 = mul i32 2, %length
  %_16 = add i32 %_17, %_18
  %_15 = sub i32 %_16, 1
  call void @Merge(ptr %A, ptr %TmpA, i32 %_12, i32 %_13, i32 %_15) #7
  %_19 = mul i32 2, %length
  %0 = load i32, ptr %i, align 4
  %1 = add i32 %0, %_19
  store i32 %1, ptr %i, align 4
  br label %bb1

bb6:                                              ; preds = %bb4
  %_28 = load i32, ptr %i, align 4
  store i32 %_28, ptr %j, align 4
  br label %bb7

bb5:                                              ; preds = %bb4
  %_24 = load i32, ptr %i, align 4
  %_26 = load i32, ptr %i, align 4
  %_25 = add i32 %_26, %length
  %_27 = sub i32 %N, 1
  call void @Merge(ptr %A, ptr %TmpA, i32 %_24, i32 %_25, i32 %_27) #7
  br label %bb11

bb7:                                              ; preds = %bb15, %bb6
  %_30 = load i32, ptr %j, align 4
  %_29 = icmp slt i32 %_30, %N
  br i1 %_29, label %bb8, label %bb11

bb11:                                             ; preds = %bb5, %bb7
  ret void

bb8:                                              ; preds = %bb7
  %_34 = load i32, ptr %j, align 4
  %_33 = sext i32 %_34 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_33, i64 4) #7
  %_0.i4 = getelementptr inbounds i32, ptr %A, i64 %_33
  %_45 = ptrtoint ptr %_0.i4 to i64
  %_48 = and i64 %_45, 3
  %_49 = icmp eq i64 %_48, 0
  br i1 %_49, label %bb13, label %panic

bb13:                                             ; preds = %bb8
  %_51 = ptrtoint ptr %_0.i4 to i64
  %_54 = icmp eq i64 %_51, 0
  %_55 = and i1 %_54, true
  %_56 = xor i1 %_55, true
  br i1 %_56, label %bb14, label %panic1

panic:                                            ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_45, ptr align 8 @alloc_dc8b29b3e6e2b0fa2824aa64019f0a70) #6
  unreachable

bb14:                                             ; preds = %bb13
  %_31 = load i32, ptr %_0.i4, align 4
  %_37 = load i32, ptr %j, align 4
  %_36 = sext i32 %_37 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %TmpA, i64 %_36, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %TmpA, i64 %_36
  %_39 = ptrtoint ptr %_0.i to i64
  %_42 = and i64 %_39, 3
  %_43 = icmp eq i64 %_42, 0
  br i1 %_43, label %bb12, label %panic2

panic1:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_dc8b29b3e6e2b0fa2824aa64019f0a70) #6
  unreachable

bb12:                                             ; preds = %bb14
  %_58 = ptrtoint ptr %_0.i to i64
  %_61 = icmp eq i64 %_58, 0
  %_62 = and i1 %_61, true
  %_63 = xor i1 %_62, true
  br i1 %_63, label %bb15, label %panic3

panic2:                                           ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_39, ptr align 8 @alloc_80746f2516327631595449499a11e034) #6
  unreachable

bb15:                                             ; preds = %bb12
  store i32 %_31, ptr %_0.i, align 4
  %2 = load i32, ptr %j, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %j, align 4
  br label %bb7

panic3:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_80746f2516327631595449499a11e034) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define zeroext i1 @Identical(ptr %A, ptr %B, i32 %N) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %_0 = alloca [1 x i8], align 1
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb6, %start
  %_6 = load i32, ptr %i, align 4
  %_5 = icmp slt i32 %_6, %N
  br i1 %_5, label %bb2, label %bb7

bb7:                                              ; preds = %bb1
  store i8 1, ptr %_0, align 1
  br label %bb8

bb2:                                              ; preds = %bb1
  %_11 = load i32, ptr %i, align 4
  %_10 = sext i32 %_11 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_10, i64 4) #7
  %_0.i4 = getelementptr inbounds i32, ptr %A, i64 %_10
  %_23 = ptrtoint ptr %_0.i4 to i64
  %_26 = and i64 %_23, 3
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb10, label %panic

bb8:                                              ; preds = %bb5, %bb7
  %0 = load i8, ptr %_0, align 1
  %1 = trunc nuw i8 %0 to i1
  ret i1 %1

bb10:                                             ; preds = %bb2
  %_29 = ptrtoint ptr %_0.i4 to i64
  %_32 = icmp eq i64 %_29, 0
  %_33 = and i1 %_32, true
  %_34 = xor i1 %_33, true
  br i1 %_34, label %bb11, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_23, ptr align 8 @alloc_9a0019ddb59423dc5b8e263d639bf0cd) #6
  unreachable

bb11:                                             ; preds = %bb10
  %_8 = load i32, ptr %_0.i4, align 4
  %_15 = load i32, ptr %i, align 4
  %_14 = sext i32 %_15 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %B, i64 %_14, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %B, i64 %_14
  %_17 = ptrtoint ptr %_0.i to i64
  %_20 = and i64 %_17, 3
  %_21 = icmp eq i64 %_20, 0
  br i1 %_21, label %bb9, label %panic2

panic1:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9a0019ddb59423dc5b8e263d639bf0cd) #6
  unreachable

bb9:                                              ; preds = %bb11
  %_36 = ptrtoint ptr %_0.i to i64
  %_39 = icmp eq i64 %_36, 0
  %_40 = and i1 %_39, true
  %_41 = xor i1 %_40, true
  br i1 %_41, label %bb12, label %panic3

panic2:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_17, ptr align 8 @alloc_d39fe11655c37dcbd0ed514307c467fe) #6
  unreachable

bb12:                                             ; preds = %bb9
  %_12 = load i32, ptr %_0.i, align 4
  %_7 = icmp ne i32 %_8, %_12
  br i1 %_7, label %bb5, label %bb6

panic3:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d39fe11655c37dcbd0ed514307c467fe) #6
  unreachable

bb6:                                              ; preds = %bb12
  %2 = load i32, ptr %i, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %i, align 4
  br label %bb1

bb5:                                              ; preds = %bb12
  store i8 0, ptr %_0, align 1
  br label %bb8
}

; Function Attrs: nounwind nonlazybind
define i32 @Merge_sort(ptr %A, ptr %B, i32 %N) unnamed_addr #2 {
start:
  %TmpA = alloca [8 x i8], align 8
  %length = alloca [4 x i8], align 4
  %_0 = alloca [4 x i8], align 4
  store i32 1, ptr %length, align 4
  store ptr null, ptr %TmpA, align 8
  %_8 = sext i32 %N to i64
  %_0.i = mul i64 %_8, 4
  %_6 = call ptr @malloc(i64 %_0.i) #7
  store ptr %_6, ptr %TmpA, align 8
  %_12 = load ptr, ptr %TmpA, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_11 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17ha2037abbb4e3b0e5E"(ptr %_12) #7
  br i1 %_11, label %bb5, label %bb6

bb6:                                              ; preds = %bb7, %start
  %_14 = load i32, ptr %length, align 4
  %_13 = icmp slt i32 %_14, %N
  br i1 %_13, label %bb7, label %bb13

bb5:                                              ; preds = %start
  store i32 0, ptr %_0, align 4
  br label %bb15

bb13:                                             ; preds = %bb6
  %_27 = load ptr, ptr %TmpA, align 8
  call void @free(ptr %_27) #7
  store i32 1, ptr %_0, align 4
  br label %bb15

bb7:                                              ; preds = %bb6
  %_16 = load ptr, ptr %TmpA, align 8
  %_17 = load i32, ptr %length, align 4
  call void @Merge_Pass(ptr %A, ptr %_16, i32 %N, i32 %_17) #7
  %0 = load i32, ptr %length, align 4
  %1 = mul i32 %0, 2
  store i32 %1, ptr %length, align 4
  %_18 = call zeroext i1 @Identical(ptr %A, ptr %B, i32 %N) #7
  br i1 %_18, label %bb10, label %bb6

bb15:                                             ; preds = %bb5, %bb10, %bb13
  %2 = load i32, ptr %_0, align 4
  ret i32 %2

bb10:                                             ; preds = %bb7
  %_20 = load ptr, ptr %TmpA, align 8
  %_21 = load i32, ptr %length, align 4
  call void @Merge_Pass(ptr %A, ptr %_20, i32 %N, i32 %_21) #7
  %_24 = load ptr, ptr %TmpA, align 8
  call void @free(ptr %_24) #7
  store i32 1, ptr %_0, align 4
  br label %bb15
}

; Function Attrs: nounwind nonlazybind
define i32 @IsInsertion(ptr %A, ptr %B, i32 %N) unnamed_addr #2 {
start:
  %j = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  %_0 = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  store i32 0, ptr %j, align 4
  store i32 0, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb5, %start
  %_7 = load i32, ptr %i, align 4
  %_6 = icmp slt i32 %_7, %N
  br i1 %_6, label %bb2, label %bb6

bb6:                                              ; preds = %bb21, %bb1
  %_18 = load i32, ptr %i, align 4
  %0 = add i32 %_18, 1
  store i32 %0, ptr %j, align 4
  br label %bb7

bb2:                                              ; preds = %bb1
  %_12 = load i32, ptr %i, align 4
  %_11 = sext i32 %_12 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %B, i64 %_11, i64 4) #7
  %_0.i10 = getelementptr inbounds i32, ptr %B, i64 %_11
  %_52 = ptrtoint ptr %_0.i10 to i64
  %_55 = and i64 %_52, 3
  %_56 = icmp eq i64 %_55, 0
  br i1 %_56, label %bb19, label %panic

bb19:                                             ; preds = %bb2
  %_58 = ptrtoint ptr %_0.i10 to i64
  %_61 = icmp eq i64 %_58, 0
  %_62 = and i1 %_61, true
  %_63 = xor i1 %_62, true
  br i1 %_63, label %bb20, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_52, ptr align 8 @alloc_a00b95564715dea84d5090a027e3ebe2) #6
  unreachable

bb20:                                             ; preds = %bb19
  %_9 = load i32, ptr %_0.i10, align 4
  %_17 = load i32, ptr %i, align 4
  %_16 = add i32 %_17, 1
  %_15 = sext i32 %_16 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %B, i64 %_15, i64 4) #7
  %_0.i9 = getelementptr inbounds i32, ptr %B, i64 %_15
  %_46 = ptrtoint ptr %_0.i9 to i64
  %_49 = and i64 %_46, 3
  %_50 = icmp eq i64 %_49, 0
  br i1 %_50, label %bb18, label %panic2

panic1:                                           ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a00b95564715dea84d5090a027e3ebe2) #6
  unreachable

bb18:                                             ; preds = %bb20
  %_65 = ptrtoint ptr %_0.i9 to i64
  %_68 = icmp eq i64 %_65, 0
  %_69 = and i1 %_68, true
  %_70 = xor i1 %_69, true
  br i1 %_70, label %bb21, label %panic3

panic2:                                           ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_46, ptr align 8 @alloc_e59b85640ffba40861921b4bee79a7ce) #6
  unreachable

bb21:                                             ; preds = %bb18
  %_13 = load i32, ptr %_0.i9, align 4
  %_8 = icmp sgt i32 %_9, %_13
  br i1 %_8, label %bb6, label %bb5

panic3:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e59b85640ffba40861921b4bee79a7ce) #6
  unreachable

bb5:                                              ; preds = %bb21
  %1 = load i32, ptr %i, align 4
  %2 = add i32 %1, 1
  store i32 %2, ptr %i, align 4
  br label %bb1

bb7:                                              ; preds = %bb11, %bb6
  %_20 = load i32, ptr %j, align 4
  %_19 = icmp slt i32 %_20, %N
  br i1 %_19, label %bb8, label %bb12

bb12:                                             ; preds = %bb23, %bb7
  %_31 = load i32, ptr %j, align 4
  %_30 = icmp ne i32 %_31, %N
  br i1 %_30, label %bb13, label %bb14

bb8:                                              ; preds = %bb7
  %_25 = load i32, ptr %j, align 4
  %_24 = sext i32 %_25 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %A, i64 %_24, i64 4) #7
  %_0.i8 = getelementptr inbounds i32, ptr %A, i64 %_24
  %_40 = ptrtoint ptr %_0.i8 to i64
  %_43 = and i64 %_40, 3
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb17, label %panic4

bb17:                                             ; preds = %bb8
  %_72 = ptrtoint ptr %_0.i8 to i64
  %_75 = icmp eq i64 %_72, 0
  %_76 = and i1 %_75, true
  %_77 = xor i1 %_76, true
  br i1 %_77, label %bb22, label %panic5

panic4:                                           ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_40, ptr align 8 @alloc_2d52299de4b8f1a386a72708b940d255) #6
  unreachable

bb22:                                             ; preds = %bb17
  %_22 = load i32, ptr %_0.i8, align 4
  %_29 = load i32, ptr %j, align 4
  %_28 = sext i32 %_29 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6b9b1addca998718E"(ptr %B, i64 %_28, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %B, i64 %_28
  %_34 = ptrtoint ptr %_0.i to i64
  %_37 = and i64 %_34, 3
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb16, label %panic6

panic5:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2d52299de4b8f1a386a72708b940d255) #6
  unreachable

bb16:                                             ; preds = %bb22
  %_79 = ptrtoint ptr %_0.i to i64
  %_82 = icmp eq i64 %_79, 0
  %_83 = and i1 %_82, true
  %_84 = xor i1 %_83, true
  br i1 %_84, label %bb23, label %panic7

panic6:                                           ; preds = %bb22
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_34, ptr align 8 @alloc_35e9e91b2a798690703f6e918029b6ec) #6
  unreachable

bb23:                                             ; preds = %bb16
  %_26 = load i32, ptr %_0.i, align 4
  %_21 = icmp ne i32 %_22, %_26
  br i1 %_21, label %bb12, label %bb11

panic7:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_35e9e91b2a798690703f6e918029b6ec) #6
  unreachable

bb11:                                             ; preds = %bb23
  %3 = load i32, ptr %j, align 4
  %4 = add i32 %3, 1
  store i32 %4, ptr %j, align 4
  br label %bb7

bb14:                                             ; preds = %bb12
  %_32 = load i32, ptr %i, align 4
  %5 = add i32 %_32, 1
  store i32 %5, ptr %_0, align 4
  br label %bb15

bb13:                                             ; preds = %bb12
  store i32 0, ptr %_0, align 4
  br label %bb15

bb15:                                             ; preds = %bb13, %bb14
  %6 = load i32, ptr %_0, align 4
  ret i32 %6
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
