# Task 2: Synchronous RAM Design

## Description
This RAM module allows:
- Writing data to memory
- Reading data from memory
- Operates synchronously with a clock signal

## Files
- `ram.v`: RAM design module
- `ram_tb.v`: Testbench to test RAM behavior

## How to Simulate
1. Compile `ram.v` and `ram_tb.v`
2. Run simulation and verify memory behavior using waveform
