{
    "cells": [
        {
            "attachments": {},
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "# Register abstraction\n",
                "\n",
                "The CoHDL standard library defines an abstraction layer that allows us to describe MMIO register devices as hierarchical structures of Python classes.\n",
                "\n",
                "These structures can be connected to interfaces such as AXI (Wishbone or Avalon should also be possible but are not implemented yet) or exported to a [SystemRDL](https://github.com/SystemRDL) file for documentation.\n"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "# This codeblock defines an AxiBaseEntity. It connect AXI-lite signals\n",
                "# to a register map defined in the abstract method gen_addr_map.\n",
                "# \n",
                "# The examples below inherit from this Entity and overload gen_addr_map.\n",
                "#\n",
                "# The introduced library abstracts interface specific operations.\n",
                "# This means, that you could implement a WishboneBaseEntity or an AvalonBaseEntity\n",
                "# and reuse all examples unchanged.\n",
                "\n",
                "from __future__ import annotations\n",
                "\n",
                "import cohdl\n",
                "from cohdl import Port, Bit, BitVector, Signal, Unsigned, Null, Full\n",
                "from cohdl import std\n",
                "from cohdl.std.axi import axi4_light as axi\n",
                "from cohdl.std.reg import reg32\n",
                "\n",
                "from typing import Annotated as Ann\n",
                "from typing import Self\n",
                "\n",
                "class AxiBaseEntity(cohdl.Entity):\n",
                "    clk = Port.input(Bit)\n",
                "    reset = Port.input(Bit)\n",
                "\n",
                "    axi_awaddr = Port.input(Unsigned[32])\n",
                "    axi_awprot = Port.input(Unsigned[3])\n",
                "    axi_awvalid = Port.input(Bit)\n",
                "    axi_awready = Port.output(Bit, default=Null)\n",
                "\n",
                "    axi_wdata = Port.input(BitVector[32])\n",
                "    axi_wstrb = Port.input(BitVector[4])\n",
                "    axi_wvalid = Port.input(Bit)\n",
                "    axi_wready = Port.output(Bit, default=Null)\n",
                "\n",
                "    axi_bresp = Port.output(BitVector[2], default=Null)\n",
                "    axi_bvalid = Port.output(Bit, default=Null)\n",
                "    axi_bready = Port.input(Bit)\n",
                "\n",
                "    axi_araddr = Port.input(Unsigned[32])\n",
                "    axi_arprot = Port.input(Unsigned[3])\n",
                "    axi_arvalid = Port.input(Bit)\n",
                "    axi_arready = Port.output(Bit, default=Null)\n",
                "\n",
                "    axi_rdata = Port.output(BitVector[32], default=Null)\n",
                "    axi_rresp = Port.output(BitVector[2], default=Null)\n",
                "    axi_rvalid = Port.output(Bit, default=Null)\n",
                "    axi_rready = Port.input(Bit)\n",
                "\n",
                "    def architecture(self):\n",
                "        clk = std.Clock(self.clk)\n",
                "        reset = std.Reset(self.reset)\n",
                "\n",
                "        axi_con = axi.Axi4Light(\n",
                "            clk=clk,\n",
                "            reset=reset,\n",
                "            wraddr=axi.Axi4Light.WrAddr(\n",
                "                valid=self.axi_awvalid,\n",
                "                ready=self.axi_awready,\n",
                "                awaddr=self.axi_awaddr,\n",
                "                awprot=self.axi_awprot,\n",
                "            ),\n",
                "            wrdata=axi.Axi4Light.WrData(\n",
                "                valid=self.axi_wvalid,\n",
                "                ready=self.axi_wready,\n",
                "                wdata=self.axi_wdata,\n",
                "                wstrb=self.axi_wstrb,\n",
                "            ),\n",
                "            wrresp=axi.Axi4Light.WrResp(\n",
                "                valid=self.axi_bvalid,\n",
                "                ready=self.axi_bready,\n",
                "                bresp=self.axi_bresp,\n",
                "            ),\n",
                "            rdaddr=axi.Axi4Light.RdAddr(\n",
                "                valid=self.axi_arvalid,\n",
                "                ready=self.axi_arready,\n",
                "                araddr=self.axi_araddr,\n",
                "                arprot=self.axi_arprot,\n",
                "            ),\n",
                "            rddata=axi.Axi4Light.RdData(\n",
                "                valid=self.axi_rvalid,\n",
                "                ready=self.axi_rready,\n",
                "                rdata=self.axi_rdata,\n",
                "                rresp=self.axi_rresp,\n",
                "            ),\n",
                "        )\n",
                "\n",
                "        # connect the AXI signals to the address map\n",
                "        # defined in the exampled derived below\n",
                "        axi_con.connect_addr_map(self.gen_addr_map())\n",
                "    \n",
                "    def gen_addr_map(self) -> reg32.AddrMap:\n",
                "        # Inherit from AxiBaseEntity and override this method\n",
                "        # to define an address map to connect to the AXI interface.\n",
                "        raise NotImplementedError()"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## AddrMap and Memory\n",
                "\n",
                "Every register map consists of one class derived from `reg32.AddrMap`. The register layout is defined using type annotations.\n",
                "\n",
                "In the following example an `ExampleAddrMap`, containing two memory regions is defined. The magic method `_config_` is called each time the class is instantiated. It is used to configure additional parameters of the memories."
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "from __future__ import annotations\n",
                "\n",
                "from cohdl.std.reg import reg32\n",
                "\n",
                "class ExampleAddrMap(reg32.AddrMap):\n",
                "    # Type annotations of AddrMap define the address layout.\n",
                "    # ExampleAddrMap contains two memory blocks.\n",
                "\n",
                "    ro_memory: reg32.RoMemory[0x0000:0x1000]    # read-only block of 0x1000 bytes at address 0x0000\n",
                "    wr_memory: reg32.Memory[0x2000:0x2800]      # writable block of 0x800 bytes at address 0x2000\n",
                "\n",
                "    def _config_(self):\n",
                "        # An optional _config_ method is used to pass additional parameters\n",
                "        # to register objects.\n",
                "        \n",
                "        # Populate read only memory with incrementing unsigned values.\n",
                "        # _config_ is executed as normal Python code\n",
                "        # so configurations could also be loaded from the file system.\n",
                "        self.ro_memory._config_(initial=[Unsigned[32](nr) for nr in range(0x1000//4)])\n",
                "\n",
                "        # Define initial state of writable memory as all ones.\n",
                "        # Set `noreset` to True so the memory keeps its content\n",
                "        # when the axi interface is reset.\n",
                "        self.wr_memory._config_(initial=Full, noreset=True)\n",
                "\n",
                "class ExampleEntity(AxiBaseEntity):\n",
                "    # ExampleEntity is derived from the previously defined AxiBaseEntity.\n",
                "    # Overloads `gen_addr_map` connect the register implementation to AXI.\n",
                "    def gen_addr_map(self):\n",
                "        return ExampleAddrMap()\n",
                "\n",
                "print(std.VhdlCompiler.to_string(ExampleEntity))"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## Registers with user defined logic\n",
                "\n",
                "In the previous example we defined two memory regions using the predefined types `reg32.Memory` and `reg32.RoMemory`. It is also possible to create custom register types with user defined behavior. The most convenient way to do this, is to inherit from `reg32.Register`. `reg32.Register` represents a single register word of 32 Bits. Similar to the overall layout of the address map, the registers structure is defined using type annotations (of `reg32.*Field`).\n"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "from __future__ import annotations\n",
                "\n",
                "from cohdl.std.reg import reg32\n",
                "\n",
                "class RegOr(reg32.Register):\n",
                "    # Type annotations of Register define the layout of the register.\n",
                "\n",
                "    # MemFields keep their value after each write operation.\n",
                "    inp_a: reg32.MemField[7:0]\n",
                "    inp_b: reg32.MemField[15:8]\n",
                "\n",
                "    # Normal fields are not automatically assigned new values.\n",
                "    # User logic like the following _impl_concurrent_ function\n",
                "    # can set their value.\n",
                "    output: reg32.Field[31:24]\n",
                "\n",
                "    # When _impl_concurrent_ is defined it is evaluated in a\n",
                "    # std.concurrent context. This example performs an or operation\n",
                "    # of the two input fields an assigns the result to the output.\n",
                "    def _impl_concurrent_(self) -> None:\n",
                "        self.output <<= self.inp_a.val() | self.inp_b.val()\n",
                "\n",
                "class AddrMap(reg32.AddrMap):\n",
                "    # this AddrMap contains three instances of RegOr\n",
                "    # at the memory offsets 0x00, 0x10 and 0x14\n",
                "\n",
                "    reg_0: RegOr[0x00]\n",
                "    reg_1: RegOr[0x10]\n",
                "    reg_2: RegOr[0x14]\n",
                "\n",
                "class ExampleEntity(AxiBaseEntity):\n",
                "    def gen_addr_map(self):\n",
                "        return AddrMap()\n",
                "\n",
                "print(std.VhdlCompiler.to_string(ExampleEntity))"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## SystemRDL\n",
                "\n",
                "It is possible, to export design documentation in the SystemRDL format. The document contains\n",
                "\n",
                "* the layout of the register device\n",
                "* Python doc strings\n",
                "* meta data added using typing.Annotated\n",
                "\n",
                "The last example in this notebook contains a more complex example and shows, how to further process SystemRDL to HTML."
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "from cohdl.std.reg import to_system_rdl\n",
                "\n",
                "class RegBinOp(reg32.Register):\n",
                "    \"\"\"\n",
                "    The doc strings of register objects are added to the SystemRDL documentation.\n",
                "\n",
                "    This register is a generalization of the previous RegOr. The binary operation\n",
                "    it performs is defined at compile time in _config_.\n",
                "    \"\"\"\n",
                "\n",
                "    inp_a: reg32.MemField[7:0]\n",
                "    inp_b: reg32.MemField[15:8]\n",
                "\n",
                "    # The declaration of register objects can be wrapped in a typing.Annotated object.\n",
                "    # This has no effect on the generated VHDL but the metadata (in this case the\n",
                "    # read-only memory attribute and a info string)\n",
                "    # will show up in the generated SystemRDL documentation.\n",
                "    output: Ann[reg32.Field[31:24], reg32.Access.r, \"this text describes the output field\"]\n",
                "\n",
                "    def _config_(self, operation):\n",
                "        # the optional config method is used to define the type of\n",
                "        # operation performed by this register\n",
                "        self.op = operation\n",
                "\n",
                "    def _impl_concurrent_(self) -> None:\n",
                "        self.output <<= self.op(self.inp_a.val(), self.inp_b.val())\n",
                "\n",
                "class SystemRdlExample(reg32.AddrMap):\n",
                "    \"\"\"\n",
                "    This address map contains multiple binary registers\n",
                "    and is documented in Python.\n",
                "    \"\"\"\n",
                "\n",
                "    # this AddrMap contains three instances of RegOr\n",
                "    # at the memory offsets 0x00, 0x10 and 0x14\n",
                "\n",
                "    reg_or: RegBinOp[0x00]\n",
                "    reg_xor: RegBinOp[0x10]\n",
                "    reg_and: RegBinOp[0x14]\n",
                "\n",
                "    def _config_(self):\n",
                "        self.reg_or._config_(lambda a, b: a|b)\n",
                "        self.reg_xor._config_(lambda a, b: a^b)\n",
                "        self.reg_and._config_(lambda a, b: a&b)\n",
                "\n",
                "# generate SystemRDL documentation\n",
                "print(to_system_rdl(SystemRdlExample()))"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## RegFiles\n",
                "\n",
                "`RegFiles` are collections of register objects, they contain `RegisterObjects` (like `reg32.Register`) or nested `RegFiles`. `AddrMap` is just a special case of a `RegFile` with the ability to connect to bus interfaces."
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "class ClkDevice(reg32.RegFile, word_count=2):\n",
                "    \"\"\"\n",
                "    Defines a counter, that is incremented synchronous to the\n",
                "    bus clock. The counter value can be used as an accurate time source.\n",
                "    \"\"\"\n",
                "\n",
                "    class Ctrl(reg32.Register):\n",
                "        \"\"\"\n",
                "        contains the control parameters of the clock device\n",
                "        \"\"\"\n",
                "\n",
                "        enable: Ann[reg32.MemField[0, Null], \"set this field to '1' to start the clock\"]\n",
                "        prescaler: Ann[reg32.MemUField[31:16, 1], \"prescaler factor\"]\n",
                "\n",
                "    ctrl: Ctrl[0]\n",
                "    count: reg32.UWord[4]\n",
                "    \n",
                "    def _config_(self):\n",
                "        self._counter = Signal[Unsigned[32]](0)\n",
                "    \n",
                "    def _impl_sequential_(self) -> None:\n",
                "        # _impl_sequential_ is similar to _impl_concurrent_\n",
                "        # it is evaluated in its own sequential context and inherits\n",
                "        # clock/reset from the bus interface\n",
                "\n",
                "        if self.ctrl.enable:\n",
                "            if self._counter >= self.ctrl.prescaler.val():\n",
                "                self.count <<= self.count.raw + 1\n",
                "                self._counter <<= 0\n",
                "            else:\n",
                "                self._counter <<= self._counter + 1"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "class RgbPwm(reg32.Register):\n",
                "    \"\"\"\n",
                "    controls the brightness of the three color channels of an rgb LED\n",
                "    \"\"\"\n",
                "\n",
                "    r: Ann[reg32.MemUField[7:0, 0], \"controls strength of color red\"]\n",
                "    g: Ann[reg32.MemUField[15:8, 0], \"controls strength of color green\"]\n",
                "    b: Ann[reg32.MemUField[23:16, 0], \"controls strength of color blue\"]\n",
                "    \n",
                "    def _config_(self, out_rgb: Signal[BitVector[3]]):\n",
                "        self._out = out_rgb\n",
                "        self._full_cnt = Signal[Unsigned[16]](0)\n",
                "        self._cnt = self._full_cnt.msb(8).unsigned\n",
                "    \n",
                "    def _impl_sequential_(self):\n",
                "        self._full_cnt <<= self._full_cnt + 1\n",
                "        self._out[0] <<= self._cnt < self.r.val()\n",
                "        self._out[1] <<= self._cnt < self.g.val()\n",
                "        self._out[2] <<= self._cnt < self.b.val()"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "class SlowTask(reg32.Register):\n",
                "    \"\"\"\n",
                "    Example for a register that performs a slow task.\n",
                "    Write '1' to 'flag' to start the task. This bit will be cleared\n",
                "    automatically once the task is done and the register is ready\n",
                "    to process more data.\n",
                "    \"\"\"\n",
                "\n",
                "    input: Ann[reg32.MemField[15:0], \"input data of the operations\"]\n",
                "    flag: Ann[reg32.FlagField[16], \"write '1' to start operation\"]\n",
                "    \n",
                "    async def _impl_sequential_(self):\n",
                "        # wait util '1' is written to bit 16 of this register\n",
                "        # `flag` will read as '1' until it is explicitly cleared\n",
                "        await self.flag.is_set()\n",
                "\n",
                "        # perform some long running task\n",
                "        counter = Signal[Unsigned[16]](self.input.val())\n",
                "        while counter:\n",
                "            counter <<= counter - 1\n",
                "        \n",
                "        # clear the flag bit to indicate, that the register\n",
                "        # is not longer busy\n",
                "        self.flag.clear()\n",
                "    \n",
                "    async def _impl_sequential_(self):\n",
                "        # equivalent to previous function but using\n",
                "        # async with to wait-for and clear the flag\n",
                "\n",
                "        async with self.flag:\n",
                "            counter = Signal[Unsigned[16]](self.input.val())\n",
                "\n",
                "            while counter:\n",
                "                counter <<= counter - 1"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "class Notifications(reg32.Register):\n",
                "    \"\"\"\n",
                "    This register demonstrates, how notification types can be used to react to\n",
                "    register reads/writes. The fields `read_count` and `write_count` are incremented\n",
                "    every time the respective operation is performed on the register.\n",
                "    `data` is a normal register field that can be read and written.\n",
                "    \"\"\"\n",
                "\n",
                "    data: reg32.MemField[15:0, Null]\n",
                "    read_count: Ann[reg32.UField[23:16, 0], reg32.Access.r, \"incremented each time the register is read\"]\n",
                "    write_count: Ann[reg32.UField[31:24, 0], reg32.Access.r, \"incremented each time the register is written\"]\n",
                "\n",
                "    notify_read: reg32.PushOnNotify.Read\n",
                "    notify_write: reg32.PushOnNotify.Write\n",
                "\n",
                "    def _impl_sequential_(self):\n",
                "        if self.notify_read:\n",
                "            # self.rd_notification is true for one clock cycle after each\n",
                "            # read from the current register\n",
                "            self.read_count <<= self.read_count.val() + 1\n",
                "        if self.notify_write:\n",
                "            # self.wr_notification is true for one clock cycle after each\n",
                "            # write to the current register\n",
                "            self.write_count <<= self.write_count.val() + 1\n"
            ]
        },
        {
            "cell_type": "markdown",
            "metadata": {},
            "source": [
                "## customizing read and write behavior\n",
                "\n",
                "It is also possible to define the register behavior inline by overriding the methods `_on_read_` and `_on_write_` (with `def` or `async def` functions).\n",
                "These methods are called in the context of the corresponding memory interface transaction. If they are defined as coroutines stretching multiple clock ticks, the response will be delayed.\n",
                "\n",
                "### `_on_write_`\n",
                "\n",
                "* is called for each write access to the register\n",
                "* receives the incoming data parsed into an instance of Self as its only argument\n",
                "* returns an instance of Self, this value is used to update the MemFields/FlagFields of the register. For registers without such fields the return value is ignored an can be set to None.\n",
                "* the default version of this function returns the incoming data unchanged\n",
                "\n",
                "### `_on_read_`\n",
                "\n",
                "* is called for each read access to the register\n",
                "* returns an instance of Self, this value is serialized and sent back in the read response\n",
                "* the default version of this function returns `self`"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "class CustomizedRegister(reg32.Register):\n",
                "    \"\"\"\n",
                "    This register demonstrates an alternative way to implement read/write behavior\n",
                "    of register types. It overloads the methods _on_read_ and _on_write_\n",
                "    to inject code into the bus transaction itself.\n",
                "\n",
                "    _on_write_ is called for every write access to the current register address.\n",
                "    The received data is converted to in instance of Self and used as the single argument.\n",
                "    The returned value is used to update MemFields and FlagFields.\n",
                "\n",
                "    _on_read_ is called for every read access to the current register address.\n",
                "    It takes no arguments. The returned value - an instance of Self - is converted\n",
                "    to a 32-Bit vector and passed to the read response.\n",
                "    \"\"\"\n",
                "\n",
                "    field_a: reg32.MemField[7:0]\n",
                "    field_b: reg32.MemField[15:8]\n",
                "\n",
                "    output: reg32.Field[31:24]\n",
                "\n",
                "    def _config_(self):\n",
                "        self._wr_count = Signal[Unsigned[8]](Null, name=\"wr_count\")\n",
                "        self._rd_count = Signal[Unsigned[8]](Null, name=\"rd_count\")\n",
                "\n",
                "    async def _on_write_(self: Self, data: Self) -> Self | None:\n",
                "        self._wr_count <<= self._wr_count + 1\n",
                "\n",
                "        # The call operator of registers returns a copy of the register.\n",
                "        # All fields specified in the argument list are replaced with\n",
                "        # the given value.\n",
                "\n",
                "        # Here we are returning a copy of data with the value of field_a\n",
                "        # inverted for demonstration purposes\n",
                "        return data(\n",
                "            field_a=~data.field_a.val()\n",
                "        )\n",
                "\n",
                "    async def _on_read_(self: Self) -> Self:\n",
                "        self._rd_count <<= self._rd_count + 1\n",
                "        \n",
                "        # The read operation returns the access counters in field_a\n",
                "        # and field_b.\n",
                "        # Output is the result of an or operation of the previously inverted\n",
                "        # field_a and field_b.\n",
                "        return self(\n",
                "            field_a=self._wr_count,\n",
                "            field_b=self._rd_count,\n",
                "            output=self.field_a.val()|self.field_b.val()\n",
                "        )"
            ]
        },
        {
            "cell_type": "code",
            "execution_count": null,
            "metadata": {},
            "outputs": [],
            "source": [
                "from cohdl.std.reg import reg32\n",
                "\n",
                "class AddrMap(reg32.AddrMap):\n",
                "    \"\"\"\n",
                "    This example address map contains all register types defined in this notebook.\n",
                "\n",
                "    Use std.VhdlCompiler to turn it into synthesizable VHDL.\n",
                "    Use to_systemd_rdl to generate html documentation or C headers.\n",
                "    \"\"\"\n",
                "\n",
                "    reg_or: RegOr[0x00]\n",
                "    \n",
                "    reg_bin_and: Ann[RegBinOp[0x10], \"this is the and operation\"]\n",
                "    reg_bin_or: Ann[RegBinOp[0x14], \"this is the or operation\"]\n",
                "    reg_bin_xor: Ann[RegBinOp[0x18], \"this is the xor operation\"]\n",
                "\n",
                "    clk: ClkDevice[0x20]\n",
                "    rgb: RgbPwm[0x30]\n",
                "    slow: SlowTask[0x40]\n",
                "    notify: Notifications[0x50]\n",
                "    customized: CustomizedRegister[0x60]\n",
                "\n",
                "    ro_memory: reg32.RoMemory[0x1000:0x1100]\n",
                "    rw_memory: reg32.Memory[0x2000:0x2800]\n",
                "\n",
                "    def _config_(self, rgb: Signal[BitVector[3]]):\n",
                "        self.reg_bin_and._config_(lambda a,b: a&b)\n",
                "        self.reg_bin_or._config_(lambda a,b: a|b)\n",
                "        self.reg_bin_xor._config_(lambda a,b: a^b)\n",
                "\n",
                "        self.rgb._config_(rgb)\n",
                "\n",
                "        self.ro_memory._config_([\n",
                "            Unsigned[32](val) for val in range(0x100 // 4)\n",
                "        ])\n",
                "\n",
                "\n",
                "\n",
                "class FullEntity(AxiBaseEntity):\n",
                "    # define an additional port for the PWM modulated RGB output\n",
                "    rgb = Port.output(BitVector[3])\n",
                "\n",
                "    def gen_addr_map(self):\n",
                "        return AddrMap(self.rgb)\n",
                "\n",
                "# generate SystemRDL documentation and write it to a file\n",
                "with open(\"output.rdl\", \"w\") as file:\n",
                "    print(to_system_rdl(AddrMap), file=file)\n",
                "\n",
                "# use peakrdl to generate HTML documentation from SystemRDL\n",
                "!peakrdl html output.rdl -o html_output\n",
                "\n",
                "# turn design into VHDL\n",
                "print(std.VhdlCompiler.to_string(FullEntity))"
            ]
        }
    ],
    "metadata": {
        "kernelspec": {
            "display_name": "venv",
            "language": "python",
            "name": "python3"
        },
        "language_info": {
            "codemirror_mode": {
                "name": "ipython",
                "version": 3
            },
            "file_extension": ".py",
            "mimetype": "text/x-python",
            "name": "python",
            "nbconvert_exporter": "python",
            "pygments_lexer": "ipython3",
            "version": "3.11.4"
        },
        "orig_nbformat": 4,
        "vscode": {
            "interpreter": {
                "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
            }
        }
    },
    "nbformat": 4,
    "nbformat_minor": 2
}
