{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648486317916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648486317916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 18:51:57 2022 " "Processing started: Mon Mar 28 18:51:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648486317916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1648486317916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sigma-processor -c sigma-processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1648486317916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1648486318050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1648486318050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648486323178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648486323178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648486323178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648486323178 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648486323178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1648486323178 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(68) " "VHDL error at CU.vhd(68): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 68 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(69) " "VHDL error at CU.vhd(69): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 69 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(70) " "VHDL error at CU.vhd(70): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 70 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(71) " "VHDL error at CU.vhd(71): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 71 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(72) " "VHDL error at CU.vhd(72): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 72 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(73) " "VHDL error at CU.vhd(73): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 73 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(74) " "VHDL error at CU.vhd(74): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 74 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c_DC CU.vhd(75) " "VHDL error at CU.vhd(75): object \"c_DC\" is used but not declared" {  } { { "CU.vhd" "" { Text "/home/rtrk/Documents/RA206-2019_Beta+/sigma-processor/src/CU.vhd" 75 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1648486323193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648486323231 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 28 18:52:03 2022 " "Processing ended: Mon Mar 28 18:52:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648486323231 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648486323231 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648486323231 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1648486323231 ""}
