

================================================================
== Vitis HLS Report for 'round_fixed_29_24_s'
================================================================
* Date:           Sun Nov 10 15:13:25 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.17 ns|  2.561 ns|     1.13 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  8.334 ns|  8.334 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    148|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|      92|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      92|    148|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |r_fu_69_p2          |         +|   0|  0|  30|          30|           5|
    |sub_ln152_fu_36_p2  |         -|   0|  0|  29|           1|          29|
    |sub_ln188_fu_91_p2  |         -|   0|  0|  29|           1|          29|
    |ap_return           |    select|   0|  0|  29|           1|          29|
    |x_pos_fu_59_p3      |    select|   0|  0|  29|           1|          29|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 148|          35|         123|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |sub_ln152_reg_107            |  29|   0|   29|          0|
    |tmp_1_reg_112                |   1|   0|    1|          0|
    |tmp_1_reg_112_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln188_reg_118          |  29|   0|   29|          0|
    |x_read_reg_102               |  29|   0|   29|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  92|   0|   92|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|ap_return  |  out|   29|  ap_ctrl_hs|  round_fixed<29, 24>|  return value|
|x          |   in|   29|     ap_none|                    x|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %x" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:152->D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:185]   --->   Operation 4 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.82ns)   --->   "%sub_ln152 = sub i29 0, i29 %x_read" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:152->D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:185]   --->   Operation 5 'sub' 'sub_ln152' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %x_read, i32 28" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:154->D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:185]   --->   Operation 6 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%tmp = bitset i29 @_ssdm_op_BitSet.i29.i29.i32.i1, i29 %sub_ln152, i32 28, i1 0" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:153->D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:185]   --->   Operation 7 'bitset' 'tmp' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%x_pos = select i1 %tmp_1, i29 %tmp, i29 %x_read" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:154->D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:185]   --->   Operation 8 'select' 'x_pos' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node r)   --->   "%zext_ln186 = zext i29 %x_pos" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:186]   --->   Operation 9 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.82ns) (out node of the LUT)   --->   "%r = add i30 %zext_ln186, i30 16" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:186]   --->   Operation 10 'add' 'r' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%r_1 = partset i30 @_ssdm_op_PartSet.i30.i30.i5.i32.i32, i30 %r, i5 0, i32 0, i32 4" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:187]   --->   Operation 11 'partset' 'r_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i30 %r_1" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:188]   --->   Operation 12 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:177]   --->   Operation 13 'specpipeline' 'specpipeline_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.82ns)   --->   "%sub_ln188 = sub i29 0, i29 %trunc_ln188" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:188]   --->   Operation 14 'sub' 'sub_ln188' <Predicate = (tmp_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.73ns)   --->   "%select_ln188 = select i1 %tmp_1, i29 %sub_ln188, i29 %trunc_ln188" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:188]   --->   Operation 15 'select' 'select_ln188' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln192 = ret i29 %select_ln188" [D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/etc/hls_round_copysign_apfixed.h:192]   --->   Operation 16 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read             (read        ) [ 0110]
sub_ln152          (sub         ) [ 0110]
tmp_1              (bitselect   ) [ 0111]
tmp                (bitset      ) [ 0000]
x_pos              (select      ) [ 0000]
zext_ln186         (zext        ) [ 0000]
r                  (add         ) [ 0000]
r_1                (partset     ) [ 0000]
trunc_ln188        (trunc       ) [ 0101]
specpipeline_ln177 (specpipeline) [ 0000]
sub_ln188          (sub         ) [ 0000]
select_ln188       (select      ) [ 0000]
ret_ln192          (ret         ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i29.i29.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i30.i30.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="x_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="29" slack="0"/>
<pin id="32" dir="0" index="1" bw="29" slack="0"/>
<pin id="33" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="sub_ln152_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="29" slack="0"/>
<pin id="39" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln152/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_1_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="29" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="29" slack="0"/>
<pin id="52" dir="0" index="1" bw="29" slack="1"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="0" index="3" bw="1" slack="0"/>
<pin id="55" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="x_pos_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="1"/>
<pin id="61" dir="0" index="1" bw="29" slack="0"/>
<pin id="62" dir="0" index="2" bw="29" slack="1"/>
<pin id="63" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_pos/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="zext_ln186_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="29" slack="0"/>
<pin id="67" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="r_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="29" slack="0"/>
<pin id="71" dir="0" index="1" bw="6" slack="0"/>
<pin id="72" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="r_1_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="30" slack="0"/>
<pin id="77" dir="0" index="1" bw="30" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="0" index="3" bw="1" slack="0"/>
<pin id="80" dir="0" index="4" bw="4" slack="0"/>
<pin id="81" dir="1" index="5" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="trunc_ln188_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="30" slack="0"/>
<pin id="89" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln188/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sub_ln188_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="29" slack="1"/>
<pin id="94" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln188/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln188_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="2"/>
<pin id="98" dir="0" index="1" bw="29" slack="0"/>
<pin id="99" dir="0" index="2" bw="29" slack="1"/>
<pin id="100" dir="1" index="3" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln188/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="x_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="29" slack="1"/>
<pin id="104" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="sub_ln152_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="29" slack="1"/>
<pin id="109" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln152 "/>
</bind>
</comp>

<comp id="112" class="1005" name="tmp_1_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="trunc_ln188_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="29" slack="1"/>
<pin id="120" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln188 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="30" pin="2"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="30" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="50" pin="4"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="59" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="69" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="75" pin=3"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="75" pin=4"/></net>

<net id="90"><net_src comp="75" pin="5"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="30" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="110"><net_src comp="36" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="115"><net_src comp="42" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="121"><net_src comp="87" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
 - Input state : 
	Port: round_fixed<29, 24> : x | {1 }
  - Chain level:
	State 1
	State 2
		x_pos : 1
		zext_ln186 : 2
		r : 3
		r_1 : 4
		trunc_ln188 : 5
	State 3
		select_ln188 : 1
		ret_ln192 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    sub   |   sub_ln152_fu_36  |    0    |    29   |
|          |   sub_ln188_fu_91  |    0    |    29   |
|----------|--------------------|---------|---------|
|  select  |     x_pos_fu_59    |    0    |    29   |
|          | select_ln188_fu_96 |    0    |    29   |
|----------|--------------------|---------|---------|
|    add   |       r_fu_69      |    0    |    29   |
|----------|--------------------|---------|---------|
|   read   |  x_read_read_fu_30 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|     tmp_1_fu_42    |    0    |    0    |
|----------|--------------------|---------|---------|
|  bitset  |      tmp_fu_50     |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln186_fu_65  |    0    |    0    |
|----------|--------------------|---------|---------|
|  partset |      r_1_fu_75     |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln188_fu_87 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   145   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| sub_ln152_reg_107 |   29   |
|   tmp_1_reg_112   |    1   |
|trunc_ln188_reg_118|   29   |
|   x_read_reg_102  |   29   |
+-------------------+--------+
|       Total       |   88   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   145  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   88   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   145  |
+-----------+--------+--------+
