{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745850961613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745850961613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 17:36:01 2025 " "Processing started: Mon Apr 28 17:36:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745850961613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850961613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Etapa0 -c Etapa0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Etapa0 -c Etapa0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850961613 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/22.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850961712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745850961828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745850961829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ldh/etapa 0/seg7_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ldh/etapa 0/seg7_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_driver " "Found entity 1: seg7_driver" {  } { { "../Etapa 0/seg7_driver.sv" "" { Text "C:/LDH/Etapa 0/seg7_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850966931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850966931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ldh/etapa 0/led_mergator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ldh/etapa 0/led_mergator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_mergator " "Found entity 1: led_mergator" {  } { { "../Etapa 0/led_mergator.sv" "" { Text "C:/LDH/Etapa 0/led_mergator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850966932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850966932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ldh/etapa 0/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ldh/etapa 0/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../Etapa 0/counter.sv" "" { Text "C:/LDH/Etapa 0/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850966933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850966933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ldh/etapa 0/circle_on_7_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ldh/etapa 0/circle_on_7_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle_on_7_seg " "Found entity 1: circle_on_7_seg" {  } { { "../Etapa 0/circle_on_7_seg.sv" "" { Text "C:/LDH/Etapa 0/circle_on_7_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850966934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850966934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/LDH/Walking_Circle/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745850966935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850966935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counter_o led_mergator.sv(43) " "Verilog HDL Implicit Net warning at led_mergator.sv(43): created implicit net for \"counter_o\"" {  } { { "../Etapa 0/led_mergator.sv" "" { Text "C:/LDH/Etapa 0/led_mergator.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745850966935 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_LITE_Golden_Top.v(144) " "Verilog HDL Instantiation warning at DE10_LITE_Golden_Top.v(144): instance has no name" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/LDH/Walking_Circle/DE10_LITE_Golden_Top.v" 144 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745850966935 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_LITE_Golden_Top.v(156) " "Verilog HDL Instantiation warning at DE10_LITE_Golden_Top.v(156): instance has no name" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/LDH/Walking_Circle/DE10_LITE_Golden_Top.v" 156 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1745850966935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745850966978 ""}
{ "Error" "EVRFX_VERI_PARAMETER_NOT_DEFINED" "CLK_FREQ_HZ DE10_LITE_Golden_Top.v(147) " "Verilog HDL error at DE10_LITE_Golden_Top.v(147): parameter \"CLK_FREQ_HZ\" is not a formal parameter of instantiated module" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/LDH/Walking_Circle/DE10_LITE_Golden_Top.v" 147 0 0 } }  } 0 10130 "Verilog HDL error at %2!s!: parameter \"%1!s!\" is not a formal parameter of instantiated module" 0 0 "Analysis & Synthesis" 0 -1 1745850966985 ""}
{ "Error" "EVRFX_VERI_PARAMETER_NOT_DEFINED" "NO_LED DE10_LITE_Golden_Top.v(148) " "Verilog HDL error at DE10_LITE_Golden_Top.v(148): parameter \"NO_LED\" is not a formal parameter of instantiated module" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/LDH/Walking_Circle/DE10_LITE_Golden_Top.v" 148 0 0 } }  } 0 10130 "Verilog HDL error at %2!s!: parameter \"%1!s!\" is not a formal parameter of instantiated module" 0 0 "Analysis & Synthesis" 0 -1 1745850966985 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745850966986 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745850967064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 28 17:36:07 2025 " "Processing ended: Mon Apr 28 17:36:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745850967064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745850967064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745850967064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850967064 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745850967637 ""}
