<dec f='llvm/build/lib/Target/Mips/MipsGenRegisterInfo.inc' l='363' type='343'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3250' u='r' c='_ZL7nextRegj'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3251' c='_ZL7nextRegj'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5603' u='r' c='_ZL20getRegisterForMxtrFPRN4llvm6MCInstEb'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='5642' u='r' c='_ZL20getRegisterForMxtrC0RN4llvm6MCInstEb'/>
<use f='llvm/build/lib/Target/Mips/MipsGenAsmMatcher.inc' l='4225' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp' l='259' u='r' c='_ZN4llvm25baseRegNeedsLoadStoreMaskEj'/>
<use f='llvm/llvm/lib/Target/Mips/MicroMipsSizeReduction.cpp' l='383' u='r' c='_ZL20ConsecutiveRegistersjj'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16ISelLowering.cpp' l='765' u='r' c='_ZNK4llvm20Mips16TargetLowering19emitFEXT_CCRX16_insEjRNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16ISelLowering.cpp' l='783' u='r' c='_ZNK4llvm20Mips16TargetLowering20emitFEXT_CCRXI16_insEjjRNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenCallingConv.inc' l='484' u='r' c='_ZL14CC_Mips_FastCCjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='169' u='r' c='_ZNK4llvm16MipsRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
