###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:45:18 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.671
- Arrival Time                  3.848
= Slack Time                   15.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.823 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.459 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.306 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.649 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.034 |   17.857 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.109 |   17.932 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.580 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.785 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.058 | 
     | ALU_UNIT/U80               | B1 v -> Y ^ | AOI221XLM | 0.678 | 0.535 |   3.769 |   19.592 | 
     | ALU_UNIT/U79               | A ^ -> Y v  | INVX2M    | 0.115 | 0.079 |   3.848 |   19.671 | 
     | ALU_UNIT/\ALU_OUT_reg[13]  | D v         | SDFFQX2M  | 0.115 | 0.000 |   3.848 |   19.671 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.823 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.823 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.759 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.639 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.590 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.588 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.671
- Arrival Time                  3.832
= Slack Time                   15.839
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.839 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.475 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.322 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.665 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   17.873 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   17.948 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.596 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.801 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.074 | 
     | ALU_UNIT/U72               | B1 v -> Y ^ | AOI221XLM | 0.646 | 0.516 |   3.751 |   19.590 | 
     | ALU_UNIT/U71               | A ^ -> Y v  | INVX2M    | 0.115 | 0.081 |   3.832 |   19.671 | 
     | ALU_UNIT/\ALU_OUT_reg[9]   | D v         | SDFFQX2M  | 0.115 | 0.000 |   3.832 |   19.671 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.839 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.839 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.775 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.655 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.606 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.604 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.671
- Arrival Time                  3.829
= Slack Time                   15.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.842 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.478 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.325 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.668 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   17.876 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   17.951 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.599 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.804 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.077 | 
     | ALU_UNIT/U84               | B1 v -> Y ^ | AOI221XLM | 0.639 | 0.512 |   3.747 |   19.589 | 
     | ALU_UNIT/U83               | A ^ -> Y v  | INVX2M    | 0.115 | 0.082 |   3.829 |   19.671 | 
     | ALU_UNIT/\ALU_OUT_reg[15]  | D v         | SDFFQX2M  | 0.115 | 0.000 |   3.829 |   19.671 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.842 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.842 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.778 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.658 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.609 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.607 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  3.827
= Slack Time                   15.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.843 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.479 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.326 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.669 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.034 |   17.877 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.109 |   17.952 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.600 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.805 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.078 | 
     | ALU_UNIT/U78               | B1 v -> Y ^ | AOI221XLM | 0.614 | 0.499 |   3.733 |   19.576 | 
     | ALU_UNIT/U77               | A ^ -> Y v  | INVX2M    | 0.122 | 0.094 |   3.827 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[12]  | D v         | SDFFQX2M  | 0.122 | 0.000 |   3.827 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.843 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.843 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.779 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.659 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.610 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.608 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  3.826
= Slack Time                   15.845
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.845 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.481 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.328 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.671 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   17.879 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   17.954 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.602 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.807 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.080 | 
     | ALU_UNIT/U76               | B1 v -> Y ^ | AOI221XLM | 0.624 | 0.504 |   3.738 |   19.583 | 
     | ALU_UNIT/U75               | A ^ -> Y v  | INVX2M    | 0.118 | 0.087 |   3.826 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[11]  | D v         | SDFFQX2M  | 0.118 | 0.000 |   3.826 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.845 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.845 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.781 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.661 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.612 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.610 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.673
- Arrival Time                  3.795
= Slack Time                   15.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.878 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.514 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.361 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.704 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   17.912 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   17.987 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.635 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.840 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.113 | 
     | ALU_UNIT/U74               | B1 v -> Y ^ | AOI221XLM | 0.582 | 0.480 |   3.715 |   19.593 | 
     | ALU_UNIT/U73               | A ^ -> Y v  | INVX2M    | 0.108 | 0.080 |   3.795 |   19.672 | 
     | ALU_UNIT/\ALU_OUT_reg[10]  | D v         | SDFFQX2M  | 0.108 | 0.000 |   3.795 |   19.673 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.878 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.878 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.814 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.694 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.645 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.643 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.673
- Arrival Time                  3.788
= Slack Time                   15.884
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.884 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.521 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.368 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.710 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   17.919 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   17.994 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.642 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.846 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.121 | 0.273 |   3.235 |   19.119 | 
     | ALU_UNIT/U82               | B1 v -> Y ^ | AOI221XLM | 0.569 | 0.472 |   3.707 |   19.592 | 
     | ALU_UNIT/U81               | A ^ -> Y v  | INVX2M    | 0.108 | 0.081 |   3.788 |   19.673 | 
     | ALU_UNIT/\ALU_OUT_reg[14]  | D v         | SDFFQX2M  | 0.108 | 0.000 |   3.788 |   19.673 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.884 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.884 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.821 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.701 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.651 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -15.649 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.664
- Arrival Time                  3.687
= Slack Time                   15.977
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   15.977 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.613 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.460 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.803 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.011 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.086 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.734 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.939 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.235 | 
     | ALU_UNIT/U106              | B0 ^ -> Y v | AOI31X2M  | 0.187 | 0.099 |   3.357 |   19.334 | 
     | ALU_UNIT/U105              | B0 v -> Y v | AO21XLM   | 0.144 | 0.330 |   3.687 |   19.664 | 
     | ALU_UNIT/\ALU_OUT_reg[5]   | D v         | SDFFQX2M  | 0.144 | 0.000 |   3.687 |   19.664 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -15.977 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.976 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.913 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.793 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.744 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M   | 0.050 | 0.001 |   0.234 |  -15.743 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  3.667
= Slack Time                   16.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.003 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.639 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.486 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.828 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.037 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.112 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.760 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.965 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.261 | 
     | ALU_UNIT/U110              | B0 ^ -> Y v | AOI31X2M  | 0.223 | 0.097 |   3.356 |   19.358 | 
     | ALU_UNIT/U109              | B0 v -> Y v | AO21XLM   | 0.115 | 0.312 |   3.667 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[6]   | D v         | SDFFQX2M  | 0.115 | 0.000 |   3.667 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.003 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.002 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.939 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.819 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.770 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M   | 0.050 | 0.001 |   0.234 |  -15.769 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  3.664
= Slack Time                   16.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.006 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.642 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.489 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.832 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.041 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.116 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.764 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.968 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.265 | 
     | ALU_UNIT/U102              | B0 ^ -> Y v | AOI31X2M  | 0.189 | 0.102 |   3.360 |   19.366 | 
     | ALU_UNIT/U101              | B0 v -> Y v | AO21XLM   | 0.116 | 0.303 |   3.663 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[4]   | D v         | SDFFQX2M  | 0.116 | 0.000 |   3.664 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.006 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.006 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.943 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.823 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.773 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^        | SDFFQX2M   | 0.050 | 0.001 |   0.234 |  -15.772 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  3.661
= Slack Time                   16.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.009 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.645 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.492 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.835 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.034 |   18.044 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.109 |   18.119 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.766 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.971 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.267 | 
     | ALU_UNIT/U98               | B0 ^ -> Y v | AOI31X2M  | 0.190 | 0.098 |   3.356 |   19.365 | 
     | ALU_UNIT/U97               | B0 v -> Y v | AO21XLM   | 0.117 | 0.305 |   3.661 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[3]   | D v         | SDFFQX2M  | 0.117 | 0.000 |   3.661 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.009 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.009 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.946 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.825 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.776 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.234 |  -15.775 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  3.656
= Slack Time                   16.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.011 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.648 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.495 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.837 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.046 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.121 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.769 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.973 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.270 | 
     | ALU_UNIT/U94               | B0 ^ -> Y v | AOI31X2M  | 0.174 | 0.088 |   3.346 |   19.358 | 
     | ALU_UNIT/U93               | B0 v -> Y v | AO21XLM   | 0.127 | 0.310 |   3.656 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[2]   | D v         | SDFFQX2M  | 0.127 | 0.000 |   3.656 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.011 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.011 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.948 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.828 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.779 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.234 |  -15.777 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  3.652
= Slack Time                   16.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.016 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.652 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.499 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.842 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.051 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.126 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.773 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.978 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.274 | 
     | ALU_UNIT/U90               | B0 ^ -> Y v | AOI31X2M  | 0.187 | 0.083 |   3.341 |   19.357 | 
     | ALU_UNIT/U89               | B0 v -> Y v | AO21XLM   | 0.125 | 0.311 |   3.652 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[1]   | D v         | SDFFQX2M  | 0.125 | 0.000 |   3.652 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.016 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.016 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.953 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.832 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.783 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.234 |  -15.782 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[0] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  3.634
= Slack Time                   16.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.034 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.671 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.518 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.860 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.034 |   18.069 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.109 |   18.144 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.792 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.996 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.293 | 
     | ALU_UNIT/U86               | B0 ^ -> Y v | AOI31X2M  | 0.159 | 0.072 |   3.330 |   19.365 | 
     | ALU_UNIT/U85               | B0 v -> Y v | AO21XLM   | 0.125 | 0.304 |   3.634 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[0]   | D v         | SDFFQX2M  | 0.125 | 0.000 |   3.634 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.035 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.034 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.063 |  -15.971 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.851 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.802 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.234 |  -15.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.671
- Arrival Time                  3.636
= Slack Time                   16.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.035 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.671 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.518 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   17.861 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.069 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.144 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   18.792 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   18.997 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.293 | 
     | ALU_UNIT/U114              | B0 ^ -> Y v | AOI31X2M  | 0.184 | 0.081 |   3.339 |   19.374 | 
     | ALU_UNIT/U113              | B0 v -> Y v | AO21XLM   | 0.111 | 0.297 |   3.636 |   19.671 | 
     | ALU_UNIT/\ALU_OUT_reg[7]   | D v         | SDFFQX2M  | 0.111 | 0.000 |   3.636 |   19.671 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.035 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.035 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.971 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.851 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -15.802 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^        | SDFFQX2M   | 0.050 | 0.001 |   0.234 |  -15.801 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.235
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  3.416
= Slack Time                   16.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   16.252 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.590 | 0.636 |   0.636 |   16.888 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.110 | 0.847 |   1.483 |   17.735 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.305 | 0.343 |   1.826 |   18.078 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.175 | 0.209 |   2.035 |   18.287 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.069 | 0.075 |   2.110 |   18.362 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 1.046 | 0.648 |   2.757 |   19.010 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.245 | 0.204 |   2.962 |   19.214 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.398 | 0.296 |   3.258 |   19.510 | 
     | ALU_UNIT/U68               | A1 ^ -> Y v | OAI211X2M | 0.129 | 0.157 |   3.415 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[8]   | D v         | SDFFQX2M  | 0.129 | 0.000 |   3.416 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -16.252 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -16.252 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -16.189 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -16.068 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -16.019 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^        | SDFFQX2M   | 0.050 | 0.002 |   0.235 |  -16.018 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_UNIT/OUT_VALID_reg/CK 
Endpoint:   ALU_UNIT/OUT_VALID_reg/D (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.362
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.672
- Arrival Time                  2.576
= Slack Time                   17.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^  |           | 0.000 |       |   0.000 |   17.096 | 
     | U5_mux2X1/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   17.889 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   18.803 | 
     | ALU_UNIT/U58               | A ^ -> Y v  | CLKINVX2M | 0.324 | 0.361 |   2.067 |   19.164 | 
     | ALU_UNIT/U160              | AN v -> Y v | NAND2BX2M | 0.146 | 0.283 |   2.350 |   19.446 | 
     | ALU_UNIT/U65               | A v -> Y ^  | INVX2M    | 0.099 | 0.099 |   2.449 |   19.546 | 
     | ALU_UNIT/U67               | A1 ^ -> Y v | OAI32X1M  | 0.141 | 0.127 |   2.576 |   19.672 | 
     | ALU_UNIT/OUT_VALID_reg     | D v         | SDFFX1M   | 0.141 | 0.000 |   2.576 |   19.672 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.096 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.096 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.033 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -16.913 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.050 | 0.049 |   0.233 |  -16.864 | 
     | ALU_UNIT/OUT_VALID_reg      | CK ^        | SDFFX1M    | 0.050 | 0.001 |   0.234 |  -16.862 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.766
- Setup                         0.318
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.248
- Arrival Time                  0.230
= Slack Time                   20.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | RST_N ^     |           | 0.000 |       |   0.000 |   20.018 | 
     | U4_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X2M  | 0.246 | 0.230 |   0.230 |   20.248 | 
     | RST_SYN_REF/\ff_reg[1] | RN ^        | SDFFRQX1M | 0.246 | 0.000 |   0.230 |   20.248 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.000 |       |   0.000 |  -20.018 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -19.993 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -19.964 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -19.816 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -19.739 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -19.597 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -19.537 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -19.476 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -19.400 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -19.317 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -19.253 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M  | 0.055 | 0.002 |   0.766 |  -19.251 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYN_REF/\ff_reg[0] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[0] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.766
- Setup                         0.311
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.256
- Arrival Time                  0.230
= Slack Time                   20.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | RST_N ^     |           | 0.000 |       |   0.000 |   20.025 | 
     | U4_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X2M  | 0.246 | 0.230 |   0.230 |   20.255 | 
     | RST_SYN_REF/\ff_reg[0] | RN ^        | SDFFRQX2M | 0.246 | 0.000 |   0.230 |   20.256 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.000 |       |   0.000 |  -20.025 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -20.001 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX8M  | 0.034 | 0.029 |   0.054 |  -19.972 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.103 | 0.148 |   0.202 |  -19.824 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.077 |   0.279 |  -19.747 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.142 |   0.421 |  -19.604 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   0.481 |  -19.544 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   0.542 |  -19.483 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   0.618 |  -19.407 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   0.701 |  -19.325 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.055 | 0.064 |   0.765 |  -19.261 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^        | SDFFRQX2M  | 0.055 | 0.002 |   0.766 |  -19.259 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: SI[2]                                    (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.600
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.597
- Arrival Time                 20.097
= Slack Time                   80.499
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.093
     = Beginpoint Arrival Time           20.093
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |         |          |       |       |  Time   |   Time   | 
     |--------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                      | SI[2] v |          | 0.157 |       |  20.093 |  100.593 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][7] | SI v    | SDFFQX2M | 0.157 | 0.004 |  20.097 |  100.597 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |  -80.499 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -80.473 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -80.365 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -80.247 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -80.127 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -80.007 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -79.885 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -79.848 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -79.668 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -79.589 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -79.446 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -79.387 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -79.326 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -79.255 | 
     | REF_CLK_M__L6_I3                     | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -79.172 | 
     | REF_CLK_M__L7_I15                    | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -79.104 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][7] | CK ^        | SDFFQX2M   | 0.052 | 0.001 |   1.396 |  -79.103 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /SI (v) checked with  leading edge of 
'scan_clk'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.589
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.607
- Arrival Time                 20.058
= Slack Time                   80.549
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.056
     = Beginpoint Arrival Time           20.056
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |         |          |       |       |  Time   |   Time   | 
     |------------------------------+---------+----------+-------+-------+---------+----------| 
     |                              | SI[1] v |          | 0.103 |       |  20.056 |  100.606 | 
     | REGISTER_FILE/\RdData_reg[2] | SI v    | SDFFQX2M | 0.103 | 0.001 |  20.058 |  100.607 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -80.549 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -80.523 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -80.415 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -80.296 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -80.176 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -80.057 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -79.935 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -79.898 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -79.718 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -79.639 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -79.496 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -79.437 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -79.376 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -79.299 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -79.217 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.064 |   1.396 |  -79.153 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M   | 0.054 | 0.000 |   1.396 |  -79.153 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[11][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[11][0] /SI (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.401
- Setup                         0.503
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.698
- Arrival Time                 20.013
= Slack Time                   80.685
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time           20.013
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.050 |       |  20.013 |  100.698 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | SI v    | SDFFRQX2M | 0.050 | 0.000 |  20.013 |  100.698 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |  -80.685 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -80.659 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -80.551 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -80.432 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -80.312 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -80.193 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -80.071 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -80.034 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -79.854 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -79.775 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -79.632 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -79.573 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.173 |  -79.512 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -79.435 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.090 | 0.084 |   1.334 |  -79.351 | 
     | REF_CLK_M__L7_I3                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.063 |   1.397 |  -79.288 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | CK ^        | SDFFRQX2M  | 0.056 | 0.004 |   1.401 |  -79.284 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[0] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[0] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.364
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.756
- Arrival Time                  3.071
= Slack Time                   97.684
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |   97.684 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.739 | 0.542 |   0.542 |   98.226 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^  | CLKBUFX8M | 1.117 | 0.801 |   1.343 |   99.027 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^  | AND3X4M   | 0.668 | 0.713 |   2.056 |   99.741 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v  | NOR3BX2M  | 0.170 | 0.151 |   2.207 |   99.892 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v | NAND4BX1M | 0.565 | 0.512 |   2.719 |  100.404 | 
     | UART/UART_Rx/FSM_block/U37           | B v -> Y ^  | NAND3X2M  | 0.217 | 0.237 |   2.956 |  100.641 | 
     | UART/UART_Rx/FSM_block/U26           | B0 ^ -> Y v | OAI211X2M | 0.130 | 0.115 |   3.071 |  100.756 | 
     | UART/UART_Rx/FSM_block/\state_reg[0] | D v         | SDFFRQX2M | 0.130 | 0.000 |   3.071 |  100.756 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.684 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.658 | 
     | scan_clk__L2_I1                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.550 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.432 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.312 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.192 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.070 | 
     | scan_clk__L7_I1                      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.951 | 
     | scan_clk__L8_I0                      | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -96.838 | 
     | scan_clk__L9_I0                      | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -96.789 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.591 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.517 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.387 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.322 | 
     | UART/UART_Rx/FSM_block/\state_reg[0] | CK ^       | SDFFRQX2M  | 0.068 | 0.002 |   1.364 |  -96.321 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[1] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[1] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.364
- Setup                         0.404
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.760
- Arrival Time                  3.070
= Slack Time                   97.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |   97.690 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.739 | 0.542 |   0.542 |   98.232 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^  | CLKBUFX8M | 1.117 | 0.801 |   1.343 |   99.033 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^  | AND3X4M   | 0.668 | 0.713 |   2.056 |   99.746 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v  | NOR3BX2M  | 0.170 | 0.151 |   2.207 |   99.897 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v | NAND4BX1M | 0.565 | 0.512 |   2.719 |  100.410 | 
     | UART/UART_Rx/FSM_block/U37           | B v -> Y ^  | NAND3X2M  | 0.217 | 0.237 |   2.957 |  100.647 | 
     | UART/UART_Rx/FSM_block/U25           | B0 ^ -> Y v | OAI211X2M | 0.110 | 0.113 |   3.070 |  100.760 | 
     | UART/UART_Rx/FSM_block/\state_reg[1] | D v         | SDFFRQX2M | 0.110 | 0.000 |   3.070 |  100.760 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.690 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.664 | 
     | scan_clk__L2_I1                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.556 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.438 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.317 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.198 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.076 | 
     | scan_clk__L7_I1                      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.957 | 
     | scan_clk__L8_I0                      | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -96.843 | 
     | scan_clk__L9_I0                      | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -96.795 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.597 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.522 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.392 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.328 | 
     | UART/UART_Rx/FSM_block/\state_reg[1] | CK ^       | SDFFRQX2M  | 0.068 | 0.002 |   1.364 |  -96.326 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[2] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[2] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.373
- Setup                         0.409
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.764
- Arrival Time                  3.073
= Slack Time                   97.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^   |           | 0.000 |       |   0.000 |   97.691 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^  | AO2B2X2M  | 0.739 | 0.542 |   0.542 |   98.233 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^   | CLKBUFX8M | 1.117 | 0.801 |   1.343 |   99.034 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^   | AND3X4M   | 0.668 | 0.713 |   2.056 |   99.747 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v   | NOR3BX2M  | 0.170 | 0.151 |   2.207 |   99.898 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v  | NAND4BX1M | 0.565 | 0.512 |   2.719 |  100.410 | 
     | UART/UART_Rx/FSM_block/U35           | A1N v -> Y v | OAI2B2X1M | 0.132 | 0.354 |   3.073 |  100.764 | 
     | UART/UART_Rx/FSM_block/\state_reg[2] | D v          | SDFFRQX2M | 0.132 | 0.000 |   3.073 |  100.764 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.691 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.665 | 
     | scan_clk__L2_I1                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.557 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.438 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.318 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.199 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.076 | 
     | scan_clk__L7_I1                      | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -96.958 | 
     | scan_clk__L8_I0                      | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -96.844 | 
     | scan_clk__L9_I0                      | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -96.795 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.598 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.523 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.393 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.329 | 
     | UART/UART_Rx/FSM_block/\state_reg[2] | CK ^       | SDFFRQX2M  | 0.069 | 0.011 |   1.373 |  -96.318 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/dat_samp_en_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.363
- Setup                         0.402
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.761
- Arrival Time                  2.793
= Slack Time                   97.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_rst ^   |            | 0.000 |       |   0.000 |   97.968 | 
     | U6_mux2X1/U1                           | B1 ^ -> Y ^  | AO2B2X2M   | 0.739 | 0.542 |   0.542 |   98.511 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M            | A ^ -> Y ^   | CLKBUFX8M  | 1.117 | 0.801 |   1.343 |   99.311 | 
     | UART/UART_Rx/parity_Check_block/U2     | A ^ -> Y ^   | AND3X4M    | 0.668 | 0.713 |   2.056 |  100.025 | 
     | UART/UART_Rx/FSM_block/U29             | B0 ^ -> Y v  | AOI22X1M   | 0.264 | 0.252 |   2.308 |  100.277 | 
     | UART/UART_Rx/FSM_block/U28             | A0 v -> Y ^  | OAI211X2M  | 0.265 | 0.243 |   2.551 |  100.519 | 
     | UART/UART_Rx/FSM_block/U27             | A ^ -> Y v   | INVX2M     | 0.081 | 0.081 |   2.632 |  100.600 | 
     | UART/UART_Rx/FSM_block/U46             | A1N v -> Y v | OAI2BB1X2M | 0.098 | 0.161 |   2.793 |  100.761 | 
     | UART/UART_Rx/FSM_block/dat_samp_en_reg | D v          | SDFFRQX2M  | 0.098 | 0.000 |   2.793 |  100.761 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.968 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.942 | 
     | scan_clk__L2_I1                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.834 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.716 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.596 | 
     | scan_clk__L5_I0                        | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.476 | 
     | scan_clk__L6_I0                        | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.354 | 
     | scan_clk__L7_I1                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -97.235 | 
     | scan_clk__L8_I0                        | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -97.122 | 
     | scan_clk__L9_I0                        | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -97.073 | 
     | U3_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.875 | 
     | RX_CLK_M__L1_I0                        | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.800 | 
     | RX_CLK_M__L2_I0                        | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.671 | 
     | RX_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.606 | 
     | UART/UART_Rx/FSM_block/dat_samp_en_reg | CK ^       | SDFFRQX2M  | 0.068 | 0.001 |   1.363 |  -96.606 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART/UART_Rx/FSM_block/enable_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/enable_reg/D (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.364
- Setup                         0.400
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.763
- Arrival Time                  2.788
= Slack Time                   97.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | scan_rst ^   |            | 0.000 |       |   0.000 |   97.975 | 
     | U6_mux2X1/U1                       | B1 ^ -> Y ^  | AO2B2X2M   | 0.739 | 0.542 |   0.542 |   98.517 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M        | A ^ -> Y ^   | CLKBUFX8M  | 1.117 | 0.801 |   1.343 |   99.318 | 
     | UART/UART_Rx/parity_Check_block/U2 | A ^ -> Y ^   | AND3X4M    | 0.668 | 0.713 |   2.056 |  100.031 | 
     | UART/UART_Rx/FSM_block/U29         | B0 ^ -> Y v  | AOI22X1M   | 0.264 | 0.252 |   2.308 |  100.283 | 
     | UART/UART_Rx/FSM_block/U28         | A0 v -> Y ^  | OAI211X2M  | 0.265 | 0.243 |   2.551 |  100.526 | 
     | UART/UART_Rx/FSM_block/U27         | A ^ -> Y v   | INVX2M     | 0.081 | 0.081 |   2.632 |  100.607 | 
     | UART/UART_Rx/FSM_block/U45         | A1N v -> Y v | OAI2BB1X2M | 0.092 | 0.156 |   2.788 |  100.763 | 
     | UART/UART_Rx/FSM_block/enable_reg  | D v          | SDFFRQX2M  | 0.092 | 0.000 |   2.788 |  100.763 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -97.975 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.949 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.841 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.722 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.602 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.483 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.361 | 
     | scan_clk__L7_I1                   | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -97.242 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -97.128 | 
     | scan_clk__L9_I0                   | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -97.080 | 
     | U3_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.882 | 
     | RX_CLK_M__L1_I0                   | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.807 | 
     | RX_CLK_M__L2_I0                   | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.677 | 
     | RX_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.613 | 
     | UART/UART_Rx/FSM_block/enable_reg | CK ^       | SDFFRQX2M  | 0.068 | 0.002 |   1.364 |  -96.612 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART/UART_Rx/FSM_block/deser_en_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/deser_en_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.364
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.759
- Arrival Time                  2.752
= Slack Time                   98.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst v   |            | 0.000 |       |   0.000 |   98.007 | 
     | U6_mux2X1/U1                        | B1 v -> Y v  | AO2B2X2M   | 0.409 | 0.579 |   0.579 |   98.586 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M         | A v -> Y v   | CLKBUFX8M  | 1.034 | 0.753 |   1.332 |   99.339 | 
     | UART/UART_Rx/strt_Check_block/U2    | B v -> Y v   | AND3X2M    | 0.097 | 0.523 |   1.854 |   99.862 | 
     | UART/UART_Rx/FSM_block/U22          | AN v -> Y v  | NAND3BXLM  | 0.475 | 0.351 |   2.206 |  100.213 | 
     | UART/UART_Rx/FSM_block/U40          | A v -> Y v   | AND3X2M    | 0.092 | 0.309 |   2.514 |  100.522 | 
     | UART/UART_Rx/FSM_block/U38          | A1N v -> Y v | OAI2BB2X1M | 0.117 | 0.237 |   2.752 |  100.759 | 
     | UART/UART_Rx/FSM_block/deser_en_reg | D v          | SDFFRQX2M  | 0.117 | 0.000 |   2.752 |  100.759 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.007 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.981 | 
     | scan_clk__L2_I1                     | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.873 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.755 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.635 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.515 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.393 | 
     | scan_clk__L7_I1                     | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -97.274 | 
     | scan_clk__L8_I0                     | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -97.160 | 
     | scan_clk__L9_I0                     | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -97.112 | 
     | U3_mux2X1/U1                        | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.914 | 
     | RX_CLK_M__L1_I0                     | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.839 | 
     | RX_CLK_M__L2_I0                     | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.710 | 
     | RX_CLK_M__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.645 | 
     | UART/UART_Rx/FSM_block/deser_en_reg | CK ^       | SDFFRQX2M  | 0.068 | 0.002 |   1.364 |  -96.643 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART/UART_Rx/FSM_block/data_valid_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/data_valid_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.364
- Setup                         0.395
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.769
- Arrival Time                  2.691
= Slack Time                   98.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^  |           | 0.000 |       |   0.000 |   98.077 | 
     | U6_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M  | 0.739 | 0.542 |   0.542 |   98.620 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M           | A ^ -> Y ^  | CLKBUFX8M | 1.117 | 0.801 |   1.343 |   99.420 | 
     | UART/UART_Rx/Stop_Check_block/U2      | B ^ -> Y ^  | AND3X4M   | 0.649 | 0.690 |   2.033 |  100.111 | 
     | UART/UART_Rx/FSM_block/U32            | A ^ -> Y v  | INVX2M    | 0.149 | 0.127 |   2.160 |  100.237 | 
     | UART/UART_Rx/FSM_block/U6             | B v -> Y ^  | NOR2X2M   | 0.163 | 0.131 |   2.291 |  100.368 | 
     | UART/UART_Rx/FSM_block/U44            | A0 ^ -> Y v | OAI32X1M  | 0.138 | 0.133 |   2.424 |  100.501 | 
     | UART/UART_Rx/FSM_block/U43            | B1 v -> Y ^ | AOI32X1M  | 0.274 | 0.207 |   2.631 |  100.708 | 
     | UART/UART_Rx/FSM_block/U42            | A ^ -> Y v  | INVX2M    | 0.066 | 0.060 |   2.691 |  100.769 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | D v         | SDFFRQX2M | 0.066 | 0.000 |   2.691 |  100.769 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -98.077 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.051 | 
     | scan_clk__L2_I1                       | A v -> Y v | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -97.943 | 
     | scan_clk__L3_I0                       | A v -> Y v | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -97.825 | 
     | scan_clk__L4_I0                       | A v -> Y v | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.705 | 
     | scan_clk__L5_I0                       | A v -> Y v | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.585 | 
     | scan_clk__L6_I0                       | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.463 | 
     | scan_clk__L7_I1                       | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.733 |  -97.344 | 
     | scan_clk__L8_I0                       | A v -> Y v | CLKBUFX20M | 0.044 | 0.114 |   0.847 |  -97.231 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | CLKINVX6M  | 0.057 | 0.049 |   0.896 |  -97.182 | 
     | U3_mux2X1/U1                          | B ^ -> Y ^ | MX2X2M     | 0.140 | 0.198 |   1.093 |  -96.984 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y v | CLKINVX6M  | 0.065 | 0.075 |   1.168 |  -96.910 | 
     | RX_CLK_M__L2_I0                       | A v -> Y v | BUFX14M    | 0.064 | 0.130 |   1.298 |  -96.780 | 
     | RX_CLK_M__L3_I0                       | A v -> Y ^ | CLKINVX40M | 0.068 | 0.064 |   1.362 |  -96.715 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | CK ^       | SDFFRQX2M  | 0.068 | 0.002 |   1.364 |  -96.714 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[7] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[7] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.396
- Setup                         0.365
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.832
- Arrival Time                  2.556
= Slack Time                   98.276
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.276 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.068 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   99.982 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.340 | 
     | REGISTER_FILE/U227           | B1 v -> Y v | AO22X1M   | 0.123 | 0.491 |   2.556 |  100.832 | 
     | REGISTER_FILE/\RdData_reg[7] | D v         | SDFFQX2M  | 0.123 | 0.000 |   2.556 |  100.832 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.276 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.249 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.141 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.023 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.903 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.783 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.661 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.624 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.444 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.365 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.223 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.163 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.102 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.026 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.943 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.064 |   1.396 |  -96.880 | 
     | REGISTER_FILE/\RdData_reg[7] | CK ^        | SDFFQX2M   | 0.054 | 0.000 |   1.396 |  -96.879 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.396
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.833
- Arrival Time                  2.551
= Slack Time                   98.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.282 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.074 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   99.989 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.347 | 
     | REGISTER_FILE/U207           | B1 v -> Y v | AO22X1M   | 0.118 | 0.486 |   2.550 |  100.833 | 
     | REGISTER_FILE/\RdData_reg[2] | D v         | SDFFQX2M  | 0.118 | 0.000 |   2.551 |  100.833 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.282 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.256 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.148 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.029 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.909 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.790 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.667 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.631 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.451 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.372 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.229 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.169 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.108 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.032 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.950 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.054 | 0.064 |   1.396 |  -96.886 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M   | 0.054 | 0.000 |   1.396 |  -96.886 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[6] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[6] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.400
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.837
- Arrival Time                  2.550
= Slack Time                   98.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.287 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.079 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   99.994 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.352 | 
     | REGISTER_FILE/U223           | B1 v -> Y v | AO22X1M   | 0.117 | 0.485 |   2.550 |  100.837 | 
     | REGISTER_FILE/\RdData_reg[6] | D v         | SDFFQX2M  | 0.117 | 0.000 |   2.550 |  100.837 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.287 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.261 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.153 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.034 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.914 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.795 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.672 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.636 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.456 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.376 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.234 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.174 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.113 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.037 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.955 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   1.398 |  -96.889 | 
     | REGISTER_FILE/\RdData_reg[6] | CK ^        | SDFFQX2M   | 0.056 | 0.002 |   1.400 |  -96.887 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[0] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[0] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.399
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  2.549
= Slack Time                   98.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.287 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.079 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   99.994 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.352 | 
     | REGISTER_FILE/U199           | B1 v -> Y v | AO22X1M   | 0.117 | 0.485 |   2.549 |  100.836 | 
     | REGISTER_FILE/\RdData_reg[0] | D v         | SDFFQX2M  | 0.117 | 0.000 |   2.549 |  100.836 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.287 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.261 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.153 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.034 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.914 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.795 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.672 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.636 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.456 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.377 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.234 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.174 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.113 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.037 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.955 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   1.398 |  -96.889 | 
     | REGISTER_FILE/\RdData_reg[0] | CK ^        | SDFFQX2M   | 0.056 | 0.001 |   1.399 |  -96.888 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[1] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[1] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.398
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.836
- Arrival Time                  2.547
= Slack Time                   98.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.288 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.080 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   99.995 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.353 | 
     | REGISTER_FILE/U203           | B1 v -> Y v | AO22X1M   | 0.115 | 0.483 |   2.547 |  100.836 | 
     | REGISTER_FILE/\RdData_reg[1] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.547 |  100.836 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.288 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.262 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.154 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.035 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.915 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.796 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.674 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.637 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.457 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.378 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.235 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.176 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.115 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.038 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.956 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   1.398 |  -96.890 | 
     | REGISTER_FILE/\RdData_reg[1] | CK ^        | SDFFQX2M   | 0.056 | 0.000 |   1.398 |  -96.890 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[4] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[4] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.399
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.837
- Arrival Time                  2.548
= Slack Time                   98.288
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.288 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.080 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |   99.995 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.353 | 
     | REGISTER_FILE/U215           | B1 v -> Y v | AO22X1M   | 0.116 | 0.483 |   2.548 |  100.837 | 
     | REGISTER_FILE/\RdData_reg[4] | D v         | SDFFQX2M  | 0.116 | 0.000 |   2.548 |  100.837 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.288 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.262 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.154 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.036 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.915 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.796 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.674 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.637 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.457 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.378 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.235 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.176 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.115 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.038 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.956 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   1.398 |  -96.890 | 
     | REGISTER_FILE/\RdData_reg[4] | CK ^        | SDFFQX2M   | 0.056 | 0.001 |   1.399 |  -96.889 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[5] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[5] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.400
- Setup                         0.362
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.838
- Arrival Time                  2.545
= Slack Time                   98.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.293 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.085 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.000 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.358 | 
     | REGISTER_FILE/U219           | B1 v -> Y v | AO22X1M   | 0.112 | 0.480 |   2.545 |  100.838 | 
     | REGISTER_FILE/\RdData_reg[5] | D v         | SDFFQX2M  | 0.112 | 0.000 |   2.545 |  100.838 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.293 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.267 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.159 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.040 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.920 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.801 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -97.679 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.642 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.462 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.383 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.240 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.181 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.173 |  -97.120 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.043 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.961 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   1.398 |  -96.895 | 
     | REGISTER_FILE/\RdData_reg[5] | CK ^        | SDFFQX2M   | 0.056 | 0.002 |   1.400 |  -96.894 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[3] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[3] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.400
- Setup                         0.362
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.839
- Arrival Time                  2.542
= Slack Time                   98.297
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^  |           | 0.000 |       |   0.000 |   98.297 | 
     | U5_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.089 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.003 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.356 | 0.358 |   2.065 |  100.361 | 
     | REGISTER_FILE/U211           | B1 v -> Y v | AO22X1M   | 0.110 | 0.477 |   2.542 |  100.839 | 
     | REGISTER_FILE/\RdData_reg[3] | D v         | SDFFQX2M  | 0.110 | 0.000 |   2.542 |  100.839 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.297 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.271 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.162 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.044 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -97.924 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -97.804 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -97.682 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -97.645 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -97.465 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -97.386 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.244 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.184 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.123 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.069 | 0.076 |   1.250 |  -97.047 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.082 |   1.332 |  -96.964 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.056 | 0.066 |   1.398 |  -96.898 | 
     | REGISTER_FILE/\RdData_reg[3] | CK ^        | SDFFQX2M   | 0.056 | 0.002 |   1.400 |  -96.896 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin CLK_DIV_TX/div_clk_reg/CK 
Endpoint:   CLK_DIV_TX/div_clk_reg/RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.421
- Setup                         0.375
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.845
- Arrival Time                  1.363
= Slack Time                   98.483
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^  |           | 0.000 |       |   0.000 |   98.483 | 
     | U6_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.739 | 0.542 |   0.542 |   99.025 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.117 | 0.801 |   1.343 |   99.826 | 
     | CLK_DIV_TX/div_clk_reg      | RN ^        | SDFFRQX2M | 1.117 | 0.020 |   1.363 |   99.845 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |  -98.483 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -98.457 | 
     | scan_clk__L2_I0        | A v -> Y ^  | CLKINVX6M  | 0.022 | 0.025 |   0.051 |  -98.432 | 
     | U1_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X2M   | 0.154 | 0.210 |   0.261 |  -98.222 | 
     | UART_CLK_M__L1_I0      | A ^ -> Y v  | CLKINVX8M  | 0.096 | 0.102 |   0.362 |  -98.120 | 
     | UART_CLK_M__L2_I0      | A v -> Y ^  | CLKINVX24M | 0.053 | 0.056 |   0.419 |  -98.064 | 
     | CLK_DIV_TX/div_clk_reg | CK ^        | SDFFRQX2M  | 0.053 | 0.002 |   0.421 |  -98.062 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.814
- Arrival Time                  1.773
= Slack Time                   99.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^  |           | 0.000 |       |   0.000 |   99.041 | 
     | U5_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.833 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M             | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.748 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] | RN ^        | SDFFRQX2M | 1.219 | 0.066 |   1.773 |  100.814 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.041 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.015 | 
     | scan_clk__L2_I1                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.907 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.549 | 
     | scan_clk__L6_I0                        | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.614 |  -98.427 | 
     | scan_clk__L7_I0                        | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.390 | 
     | U0_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.210 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.988 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.173 |  -97.868 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.797 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.714 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   1.396 |  -97.645 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] | CK ^        | SDFFRQX2M  | 0.054 | 0.000 |   1.396 |  -97.645 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.815
- Arrival Time                  1.773
= Slack Time                   99.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^  |           | 0.000 |       |   0.000 |   99.041 | 
     | U5_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M             | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.748 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | RN ^        | SDFFRQX2M | 1.219 | 0.066 |   1.773 |  100.815 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.041 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.015 | 
     | scan_clk__L2_I1                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.907 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.549 | 
     | scan_clk__L6_I0                        | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.427 | 
     | scan_clk__L7_I0                        | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.390 | 
     | U0_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.210 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.868 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.797 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.714 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   1.396 |  -97.646 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^        | SDFFRQX2M  | 0.054 | 0.000 |   1.396 |  -97.645 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.815
- Arrival Time                  1.773
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M              | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.748 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] | RN ^        | SDFFRQX2M | 1.219 | 0.066 |   1.773 |  100.815 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.015 | 
     | scan_clk__L2_I1                         | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.907 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.549 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.427 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.390 | 
     | U0_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.210 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0                        | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0                        | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.868 | 
     | REF_CLK_M__L5_I1                        | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.797 | 
     | REF_CLK_M__L6_I3                        | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.714 | 
     | REF_CLK_M__L7_I14                       | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   1.396 |  -97.646 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] | CK ^        | SDFFRQX2M  | 0.054 | 0.000 |   1.396 |  -97.646 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[2] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.814
- Arrival Time                  1.772
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.748 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.814 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.427 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.868 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.797 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.646 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.396 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[3] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.814
- Arrival Time                  1.772
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.748 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.814 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.427 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.868 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.797 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.646 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.396 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[1] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.814
- Arrival Time                  1.772
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.749 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.814 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.427 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.868 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.798 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.646 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.396 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[4] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.814
- Arrival Time                  1.772
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.749 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.814 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.427 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.131 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.868 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.798 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.646 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.396 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.381
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.815
- Arrival Time                  1.773
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M              | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.749 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.773 |  100.815 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                         | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.428 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.132 | 
     | REF_CLK_M__L2_I0                        | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.929 | 
     | REF_CLK_M__L4_I0                        | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.869 | 
     | REF_CLK_M__L5_I1                        | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.798 | 
     | REF_CLK_M__L6_I3                        | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I14                       | A v -> Y ^  | CLKINVX32M | 0.054 | 0.069 |   1.396 |  -97.646 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] | CK ^        | SDFFRQX2M  | 0.054 | 0.000 |   1.396 |  -97.646 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[5] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.396
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.814
- Arrival Time                  1.772
= Slack Time                   99.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.042 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.834 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.749 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.814 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.789 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.669 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.428 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.132 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.989 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.930 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.869 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.798 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.647 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.396 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /
CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.397
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.815
- Arrival Time                  1.772
= Slack Time                   99.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^  |           | 0.000 |       |   0.000 |   99.043 | 
     | U5_mux2X1/U1                               | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.835 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M                 | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.749 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.815 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.042 | 
     | scan_clk__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.016 | 
     | scan_clk__L2_I1                            | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                            | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.790 | 
     | scan_clk__L4_I0                            | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.670 | 
     | scan_clk__L5_I0                            | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                            | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.428 | 
     | scan_clk__L7_I0                            | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                               | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.132 | 
     | REF_CLK_M__L2_I0                           | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.990 | 
     | REF_CLK_M__L3_I0                           | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.930 | 
     | REF_CLK_M__L4_I0                           | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.869 | 
     | REF_CLK_M__L5_I1                           | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.798 | 
     | REF_CLK_M__L6_I3                           | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15                          | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.647 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.397 |  -97.646 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[7] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.397
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.815
- Arrival Time                  1.772
= Slack Time                   99.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.043 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.835 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.749 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | RN ^        | SDFFRQX2M | 1.218 | 0.066 |   1.772 |  100.815 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.043 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.017 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.908 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.790 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.670 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.550 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.428 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.391 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.211 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.132 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.990 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.930 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.869 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.798 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.715 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.647 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.397 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[6] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.397
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.815
- Arrival Time                  1.772
= Slack Time                   99.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   99.043 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.218 | 0.792 |   0.792 |   99.835 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.200 | 0.915 |   1.707 |  100.750 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | RN ^        | SDFFRQX2M | 1.218 | 0.065 |   1.772 |  100.815 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -99.043 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -99.017 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.108 |   0.134 |  -98.909 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.119 |   0.253 |  -98.790 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.051 | 0.120 |   0.373 |  -98.670 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.050 | 0.119 |   0.492 |  -98.551 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.054 | 0.122 |   0.615 |  -98.428 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.032 | 0.037 |   0.651 |  -98.392 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.110 | 0.180 |   0.831 |  -98.212 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.071 | 0.079 |   0.910 |  -98.132 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.079 | 0.143 |   1.053 |  -97.990 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.060 |   1.113 |  -97.930 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.071 | 0.061 |   1.174 |  -97.869 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.071 | 0.071 |   1.244 |  -97.799 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.083 |   1.327 |  -97.716 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.052 | 0.068 |   1.395 |  -97.647 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | CK ^        | SDFFRQX2M  | 0.052 | 0.001 |   1.397 |  -97.646 | 
     +------------------------------------------------------------------------------------------------+ 

