$date
	Thu Feb 24 23:14:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_func2 $end
$var wire 1 ! e $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module f $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 3 & select_lines [2:0] $end
$var wire 1 ! out $end
$var wire 8 ' I [0:7] $end
$scope module M1 $end
$var wire 8 ( in [0:7] $end
$var wire 3 ) select_lines [2:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b11011001 (
b11011001 '
b0 &
0%
0$
0#
0"
1!
$end
#2
b10101111 '
b10101111 (
1%
b1 *
#4
1!
b1 &
b1 )
1$
b11011001 '
b11011001 (
0%
b10 *
#6
0!
b10101111 '
b10101111 (
1%
b11 *
#8
1#
0!
b10 &
b10 )
0$
b11011001 '
b11011001 (
0%
b100 *
#10
1!
b10101111 '
b10101111 (
1%
b101 *
#12
b11 &
b11 )
1$
1!
b11011001 '
b11011001 (
0%
b110 *
#14
0!
b10101111 '
b10101111 (
1%
b111 *
#16
1"
1!
0#
b100 &
b100 )
0$
b11011001 '
b11011001 (
0%
b1000 *
#18
b10101111 '
b10101111 (
1%
b1001 *
#20
0!
b101 &
b101 )
1$
b11011001 '
b11011001 (
0%
b1010 *
#22
1!
b10101111 '
b10101111 (
1%
b1011 *
#24
1#
b110 &
b110 )
0$
0!
b11011001 '
b11011001 (
0%
b1100 *
#26
1!
b10101111 '
b10101111 (
1%
b1101 *
#28
b111 &
b111 )
1$
1!
b11011001 '
b11011001 (
0%
b1110 *
#30
b10101111 '
b10101111 (
1%
b1111 *
#32
b10000 *
