[
{"recid":0,"Severity":"Error","Status":"uninspected","Check":"assign_width_underflow","Alias":"","Message":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 4, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 65.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","ID":"50b83427","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:65","argList":"2=10!@!3=4!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"1=0","argInstanceList":"","argLineList":"6=65","rtlId":"f29c23e6_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Error","Status":"uninspected","Check":"assign_width_underflow","Alias":"","Message":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 5, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 68.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","ID":"19bd6c8f","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:68","argList":"2=10!@!3=5!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"1=0","argInstanceList":"","argLineList":"6=68","rtlId":"d0e91a4c_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Error","Status":"uninspected","Check":"assign_width_underflow","Alias":"","Message":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 8, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 71.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","ID":"19b1ac6b","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:71","argList":"2=10!@!3=8!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"1=0","argInstanceList":"","argLineList":"6=71","rtlId":"b7957635_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Error","Status":"uninspected","Check":"assign_width_underflow","Alias":"","Message":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 10, RHS Width 8, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 74.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","ID":"e45f3b41","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:74","argList":"2=10!@!3=8!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"1=0","argInstanceList":"","argLineList":"6=74","rtlId":"c71276da_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Info","Status":"uninspected","Check":"if_else_if_can_be_case","Alias":"","Message":"'Long if, else if, else chain is modeled better with case statement.  Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 64 .","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.8.1.2, 2.8.6.1","ID":"483d739c","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:64","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"","argInstanceList":"","argLineList":"6=64","rtlId":"f8d25718_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":5,"Severity":"Warning","Status":"uninspected","Check":"unconnected_inst_output","Alias":"","Message":"Instance output is not connected or drives no logic. Port rx_error, Instance uart_rx, Instantiated in module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 85","Module":"UART_APB_TOP","Category":"Connectivity","UniqueModuleName":"UART_APB_TOP","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"521f1bce","IsNew":"0","instanceList":"0","signalList":"1","fileLineList":"1:85","argList":"4=UART_APB_TOP","argFileList":"5=1","argSignalList":"7=1","argInstanceList":"8=0","argLineList":"6=85","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":6,"Severity":"Error","Status":"uninspected","Check":"inst_port_width_mismatch","Alias":"","Message":"Widths of an instance port and its connected net are not equal.  Instance apb, Signal PADDR, Width 32, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 49, Master Module Info: Port PADDR, Width 4, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 8.","Module":"UART_APB_TOP","Category":"Rtl Design Style","UniqueModuleName":"UART_APB_TOP_1730573520","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.2.3.2","ID":"67097db5","IsNew":"0","instanceList":"","signalList":"2,2","fileLineList":"1:49,0:8","argList":"8=apb!@!10=32!@!4=UART_APB_TOP!@!11=4","argFileList":"5=1!@!12=0","argSignalList":"9=2!@!7=2","argInstanceList":"","argLineList":"6=49!@!13=8","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":7,"Severity":"Error","Status":"uninspected","Check":"inst_port_width_mismatch","Alias":"","Message":"Widths of an instance port and its connected net are not equal.  Instance apb, Signal PWDATA, Width 32, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 50, Master Module Info: Port PWDATA, Width 10, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 9.","Module":"UART_APB_TOP","Category":"Rtl Design Style","UniqueModuleName":"UART_APB_TOP_1730573520","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.2.3.2","ID":"79d009fb","IsNew":"0","instanceList":"","signalList":"3,3","fileLineList":"1:50,0:9","argList":"8=apb!@!10=32!@!4=UART_APB_TOP!@!11=10","argFileList":"5=1!@!12=0","argSignalList":"9=3!@!7=3","argInstanceList":"","argLineList":"6=50!@!13=9","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":8,"Severity":"Error","Status":"uninspected","Check":"inst_port_width_mismatch","Alias":"","Message":"Widths of an instance port and its connected net are not equal.  Instance apb, Signal PRDATA, Width 32, Module UART_APB_TOP, File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 51, Master Module Info: Port PRDATA, Width 10, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 24.","Module":"UART_APB_TOP","Category":"Rtl Design Style","UniqueModuleName":"UART_APB_TOP_1730573520","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.2.3.2","ID":"cade55e2","IsNew":"0","instanceList":"","signalList":"0,0","fileLineList":"1:51,0:24","argList":"8=apb!@!10=32!@!4=UART_APB_TOP!@!11=10","argFileList":"5=1!@!12=0","argSignalList":"9=0!@!7=0","argInstanceList":"","argLineList":"6=51!@!13=24","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":9,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name SETUP, Reason SDF or EDIF keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 5.","Module":"APB_SLAVE","Category":"Nomenclature Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"98de7012","IsNew":"0","instanceList":"","signalList":"4","fileLineList":"0:5","argList":"15=SDF or EDIF keyword!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"14=4","argInstanceList":"","argLineList":"6=5","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":10,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name ACCESS, Reason VHDL keyword, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 6.","Module":"APB_SLAVE","Category":"Nomenclature Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"cc58b22f","IsNew":"0","instanceList":"","signalList":"5","fileLineList":"0:6","argList":"15=VHDL keyword!@!4=APB_SLAVE","argFileList":"5=0","argSignalList":"14=5","argInstanceList":"","argLineList":"6=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":11,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name out, Reason VHDL keyword, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 21.","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"1d4fa67a","IsNew":"0","instanceList":"","signalList":"6","fileLineList":"2:21","argList":"15=VHDL keyword!@!4=UART_RECIVER","argFileList":"5=2","argSignalList":"14=6","argInstanceList":"","argLineList":"6=21","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":12,"Severity":"Info","Status":"uninspected","Check":"reserved_keyword","Alias":"","Message":"Name of the design element matches a reserved keyword. Name FINAL, Reason Case variant of verilog keyword, Module baudrate, File E:/Projects/Verilog/Projects/APB_UART/baudrate.v, Line 5.","Module":"baudrate","Category":"Nomenclature Style","UniqueModuleName":"baudrate_321801903","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.1.3","ID":"183e4b1","IsNew":"0","instanceList":"","signalList":"7","fileLineList":"3:5","argList":"15=Case variant of verilog keyword!@!4=baudrate","argFileList":"5=3","argSignalList":"14=7","argInstanceList":"","argLineList":"6=5","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":13,"Severity":"Error","Status":"uninspected","Check":"multi_driven_signal","Alias":"","Message":"Net has multiple drivers. Signal STATS_REG, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 50.","Module":"APB_SLAVE","Category":"Simulation","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Simulation","STARC Reference":"2.5.1.5","ID":"6f2807f2","IsNew":"0","instanceList":"","signalList":"8","fileLineList":"0:50","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"9=8","argInstanceList":"","argLineList":"6=50","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":14,"Severity":"Error","Status":"uninspected","Check":"multi_driven_signal","Alias":"","Message":"Net has multiple drivers. Signal RX_DATA, Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 52.","Module":"APB_SLAVE","Category":"Simulation","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Simulation","STARC Reference":"2.5.1.5","ID":"d05c9ea7","IsNew":"0","instanceList":"","signalList":"9","fileLineList":"0:52","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"9=9","argInstanceList":"","argLineList":"6=52","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":15,"Severity":"Error","Status":"uninspected","Check":"part_select_illegal","Alias":"","Message":"Part-selection is out of bound of the specified limit. Expression STATS_REG[31:4], Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 133, Declaration: File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 36.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"","ID":"e6e85a0c","IsNew":"0","instanceList":"","signalList":"10","fileLineList":"0:133,0:36","argList":"4=APB_SLAVE","argFileList":"5=0!@!17=0","argSignalList":"16=10","argInstanceList":"","argLineList":"6=133!@!18=36","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":16,"Severity":"Error","Status":"uninspected","Check":"seq_block_first_stmt_not_if","Alias":"","Message":"First statement in a sequential block is not an IF statement. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Block at line 33, Invalid statement at line 34.","Module":"UART_RECIVER","Category":"Reset","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"3e60aecd","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:33,2:34","argList":"4=UART_RECIVER","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=33!@!19=34","rtlId":"a48da647_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":17,"Severity":"Info","Status":"uninspected","Check":"flop_without_control","Alias":"","Message":"Flip-flop does not have any set, reset, or load. Signal uart_rx.r_Rx_Data_R, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 34.","Module":"UART_RECIVER","Category":"Reset","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"a22aa2ab","IsNew":"0","instanceList":"","signalList":"11","fileLineList":"2:34","argList":"4=UART_RECIVER","argFileList":"5=2","argSignalList":"9=11","argInstanceList":"","argLineList":"6=34","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":18,"Severity":"Info","Status":"uninspected","Check":"flop_without_control","Alias":"","Message":"Flip-flop does not have any set, reset, or load. Signal uart_rx.r_Rx_Data, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 35.","Module":"UART_RECIVER","Category":"Reset","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"b2829ecb","IsNew":"0","instanceList":"","signalList":"12","fileLineList":"2:35","argList":"4=UART_RECIVER","argFileList":"5=2","argSignalList":"9=12","argInstanceList":"","argLineList":"6=35","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":19,"Severity":"Warning","Status":"uninspected","Check":"always_has_inconsistent_async_control","Alias":"","Message":"Always block has assignment(s) with inconsistent asynchronous control signal. Always block: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 47, First inconsistent pair: Asynchronous flop CTRL_REG, Line 49, Synchronous flop PRDATA, Line 65.","Module":"APB_SLAVE","Category":"Reset","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"2","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"2.3.6.1","ID":"607accef","IsNew":"0","instanceList":"","signalList":"13,0","fileLineList":"0:47,0:49,0:65","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"20=13!@!21=0","argInstanceList":"","argLineList":"6=47!@!19=49!@!22=65","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":20,"Severity":"Error","Status":"uninspected","Check":"array_index_with_expr","Alias":"","Message":"Index value of an array has expression. Array rx_register[counter+1], Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 90.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.1.6.3","ID":"5464597e","IsNew":"0","instanceList":"","signalList":"14","fileLineList":"2:90","argList":"4=UART_RECIVER","argFileList":"5=2","argSignalList":"23=14","argInstanceList":"","argLineList":"6=90","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":21,"Severity":"Info","Status":"uninspected","Check":"identifier_with_error_warning","Alias":"","Message":"Identifier has error or warning word. Signal rx_error, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 20.","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"","ID":"71c0e299","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"2:20","argList":"4=UART_RECIVER","argFileList":"5=2","argSignalList":"9=1","argInstanceList":"","argLineList":"6=20","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":22,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 85.","Module":"APB_SLAVE","Category":"Rtl Design Style","UniqueModuleName":"APB_SLAVE_377460501","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"58f95f42","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:85","argList":"4=APB_SLAVE","argFileList":"5=0","argSignalList":"","argInstanceList":"","argLineList":"6=85","rtlId":"7389c170_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":23,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 128.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"d5af427","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:128","argList":"4=UART_RECIVER","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=128","rtlId":"6eba929f_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":24,"Severity":"Info","Status":"uninspected","Check":"fsm_without_one_hot_encoding","Alias":"","Message":"FSM encoding is not one-hot. Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 119.","Module":"UART_TRANSMITTER","Category":"Rtl Design Style","UniqueModuleName":"UART_TRANSMITTER_1957887011","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.11.4.1","ID":"9de148bc","IsNew":"0","instanceList":"","signalList":"","fileLineList":"4:119","argList":"4=UART_TRANSMITTER","argFileList":"5=4","argSignalList":"","argInstanceList":"","argLineList":"6=119","rtlId":"6eba929f_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":25,"Severity":"Warning","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 54.","Module":"UART_RECIVER","Category":"Rtl Design Style","UniqueModuleName":"UART_RECIVER_1833760541","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"f749d4d6","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:54","argList":"24=6!@!25=5!@!4=UART_RECIVER","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=54","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":26,"Severity":"Warning","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 43.","Module":"UART_TRANSMITTER","Category":"Rtl Design Style","UniqueModuleName":"UART_TRANSMITTER_1957887011","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"48d4cfc4","IsNew":"0","instanceList":"","signalList":"","fileLineList":"4:43","argList":"24=6!@!25=5!@!4=UART_TRANSMITTER","argFileList":"5=4","argSignalList":"","argInstanceList":"","argLineList":"6=43","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":27,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter IDLE, Total count 3, First module: Module APB_SLAVE, File E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v, Line 4, Second module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 5","Module":"APB_SLAVE","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"221806de","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:4,2:5","argList":"26=IDLE!@!24=3!@!27=APB_SLAVE!@!29=UART_RECIVER","argFileList":"28=0!@!30=2","argSignalList":"","argInstanceList":"","argLineList":"19=4!@!22=5","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":28,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter width, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 3, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 3","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"de49279a","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:3,4:3","argList":"26=width!@!24=2!@!27=UART_RECIVER!@!29=UART_TRANSMITTER","argFileList":"28=2!@!30=4","argSignalList":"","argInstanceList":"","argLineList":"19=3!@!22=3","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":29,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter width2, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 4, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 4","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"16d66041","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:4,4:4","argList":"26=width2!@!24=2!@!27=UART_RECIVER!@!29=UART_TRANSMITTER","argFileList":"28=2!@!30=4","argSignalList":"","argInstanceList":"","argLineList":"19=4!@!22=4","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":30,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter START, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 6, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 6","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"6bfeba3d","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:6,4:6","argList":"26=START!@!24=2!@!27=UART_RECIVER!@!29=UART_TRANSMITTER","argFileList":"28=2!@!30=4","argSignalList":"","argInstanceList":"","argLineList":"19=6!@!22=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":31,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter DATA, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 7, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 7","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"8ff590e5","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:7,4:7","argList":"26=DATA!@!24=2!@!27=UART_RECIVER!@!29=UART_TRANSMITTER","argFileList":"28=2!@!30=4","argSignalList":"","argInstanceList":"","argLineList":"19=7!@!22=7","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":32,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter STOP, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 8, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 8","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"81456fd3","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:8,4:8","argList":"26=STOP!@!24=2!@!27=UART_RECIVER!@!29=UART_TRANSMITTER","argFileList":"28=2!@!30=4","argSignalList":"","argInstanceList":"","argLineList":"19=8!@!22=8","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":33,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter DONE, Total count 2, First module: Module UART_RECIVER, File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 9, Second module: Module UART_TRANSMITTER, File E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v, Line 9","Module":"UART_RECIVER","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"f79dce75","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:9,4:9","argList":"26=DONE!@!24=2!@!27=UART_RECIVER!@!29=UART_TRANSMITTER","argFileList":"28=2!@!30=4","argSignalList":"","argInstanceList":"","argLineList":"19=9!@!22=9","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":34,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 25.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"91dd897c","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:25","argList":"","argFileList":"5=1","argSignalList":"","argInstanceList":"","argLineList":"6=25","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"91dd897c_1@5:1:6:79!91dd897c_2@5:1:6:91"},
{"recid":35,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 79.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"91dd897c_1","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:79","argList":"","argFileList":"5=1","argSignalList":"","argInstanceList":"","argLineList":"6=79","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":36,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_APB.v, Line 91.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"91dd897c_2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:91","argList":"","argFileList":"5=1","argSignalList":"","argInstanceList":"","argLineList":"6=91","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":37,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 83.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"a52d78c8","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:83","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=83","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":"a52d78c8_1@5:2:6:90!a52d78c8_2@5:2:6:102!a52d78c8_3@5:2:6:110"},
{"recid":38,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 90.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"a52d78c8_1","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:90","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=90","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":39,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 102.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"a52d78c8_2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:102","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=102","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""},
{"recid":40,"Severity":"Info","Status":"uninspected","Check":"comment_not_in_english","Alias":"","Message":"Comments include non-English characters. File E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v, Line 110.","Module":"none","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"3.5.6.4, 3.5.6.6","ID":"a52d78c8_3","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:110","argList":"","argFileList":"5=2","argSignalList":"","argInstanceList":"","argLineList":"6=110","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"1","secondaryBackRef":""}]
