Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\intelFPGA_lite\17.1\projects\ECE_178_Project\nios_system.qsys --block-symbol-file --output-directory=D:\intelFPGA_lite\17.1\projects\ECE_178_Project\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ECE_178_Project/nios_system.qsys
Progress: Reading input file
Progress: Adding alpha_blender [altera_up_avalon_video_alpha_blender 17.1]
Progress: Parameterizing module alpha_blender
Progress: Adding character_buffer_dma [altera_up_avalon_video_character_buffer_with_dma 17.1]
Progress: Parameterizing module character_buffer_dma
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module clocks
Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 17.1]
Progress: Parameterizing module dual_clock_fifo
Progress: Adding hex_displays [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_displays
Progress: Adding joystick_buttons [altera_avalon_pio 17.1]
Progress: Parameterizing module joystick_buttons
Progress: Adding joystick_stick_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module joystick_stick_1
Progress: Adding joystick_stick_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module joystick_stick_2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding keys [altera_avalon_pio 17.1]
Progress: Parameterizing module keys
Progress: Adding ledg [altera_avalon_pio 17.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 17.1]
Progress: Parameterizing module ledr
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding pixel_buffer [altera_up_avalon_sram 17.1]
Progress: Parameterizing module pixel_buffer
Progress: Adding pixel_buffer_dma [altera_up_avalon_video_pixel_buffer_dma 17.1]
Progress: Parameterizing module pixel_buffer_dma
Progress: Adding pixel_rgb_resampler [altera_up_avalon_video_rgb_resampler 17.1]
Progress: Parameterizing module pixel_rgb_resampler
Progress: Adding pixel_scaler [altera_up_avalon_video_scaler 17.1]
Progress: Parameterizing module pixel_scaler
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_1
Progress: Adding timer_2 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_2
Progress: Adding video_pll [altera_up_avalon_video_pll 17.1]
Progress: Parameterizing module video_pll
Progress: Adding video_vga_controller [altera_up_avalon_video_vga_controller 17.1]
Progress: Parameterizing module video_vga_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.clocks: Refclk Freq: 50.0
Info: nios_system.joystick_stick_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.joystick_stick_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.pixel_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.video_vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.pixel_scaler.avalon_scaler_source/dual_clock_fifo.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\intelFPGA_lite\17.1\projects\ECE_178_Project\nios_system.qsys --synthesis=VERILOG --output-directory=D:\intelFPGA_lite\17.1\projects\ECE_178_Project\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ECE_178_Project/nios_system.qsys
Progress: Reading input file
Progress: Adding alpha_blender [altera_up_avalon_video_alpha_blender 17.1]
Progress: Parameterizing module alpha_blender
Progress: Adding character_buffer_dma [altera_up_avalon_video_character_buffer_with_dma 17.1]
Progress: Parameterizing module character_buffer_dma
Progress: Adding clocks [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module clocks
Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 17.1]
Progress: Parameterizing module dual_clock_fifo
Progress: Adding hex_displays [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_displays
Progress: Adding joystick_buttons [altera_avalon_pio 17.1]
Progress: Parameterizing module joystick_buttons
Progress: Adding joystick_stick_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module joystick_stick_1
Progress: Adding joystick_stick_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module joystick_stick_2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding keys [altera_avalon_pio 17.1]
Progress: Parameterizing module keys
Progress: Adding ledg [altera_avalon_pio 17.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 17.1]
Progress: Parameterizing module ledr
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding pixel_buffer [altera_up_avalon_sram 17.1]
Progress: Parameterizing module pixel_buffer
Progress: Adding pixel_buffer_dma [altera_up_avalon_video_pixel_buffer_dma 17.1]
Progress: Parameterizing module pixel_buffer_dma
Progress: Adding pixel_rgb_resampler [altera_up_avalon_video_rgb_resampler 17.1]
Progress: Parameterizing module pixel_rgb_resampler
Progress: Adding pixel_scaler [altera_up_avalon_video_scaler 17.1]
Progress: Parameterizing module pixel_scaler
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding timer_0 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_1
Progress: Adding timer_2 [altera_avalon_timer 17.1]
Progress: Parameterizing module timer_2
Progress: Adding video_pll [altera_up_avalon_video_pll 17.1]
Progress: Parameterizing module video_pll
Progress: Adding video_vga_controller [altera_up_avalon_video_vga_controller 17.1]
Progress: Parameterizing module video_vga_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.clocks: Refclk Freq: 50.0
Info: nios_system.joystick_stick_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.joystick_stick_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios_system.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.pixel_rgb_resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.pixel_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.video_vga_controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.pixel_scaler.avalon_scaler_source/dual_clock_fifo.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: clocks: "nios_system" instantiated altera_up_avalon_sys_sdram_pll "clocks"
Info: dual_clock_fifo: Starting Generation of the Dual Clock Buffer
Info: dual_clock_fifo: "nios_system" instantiated altera_up_avalon_video_dual_clock_buffer "dual_clock_fifo"
Info: hex_displays: Starting RTL generation for module 'nios_system_hex_displays'
Info: hex_displays:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hex_displays --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0003_hex_displays_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0003_hex_displays_gen//nios_system_hex_displays_component_configuration.pl  --do_build_sim=0  ]
Info: hex_displays: Done RTL generation for module 'nios_system_hex_displays'
Info: hex_displays: "nios_system" instantiated altera_avalon_pio "hex_displays"
Info: joystick_stick_1: Starting RTL generation for module 'nios_system_joystick_stick_1'
Info: joystick_stick_1:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_joystick_stick_1 --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0004_joystick_stick_1_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0004_joystick_stick_1_gen//nios_system_joystick_stick_1_component_configuration.pl  --do_build_sim=0  ]
Info: joystick_stick_1: Done RTL generation for module 'nios_system_joystick_stick_1'
Info: joystick_stick_1: "nios_system" instantiated altera_avalon_pio "joystick_stick_1"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0005_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: keys: Starting RTL generation for module 'nios_system_keys'
Info: keys:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_keys --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0006_keys_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0006_keys_gen//nios_system_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'nios_system_keys'
Info: keys: "nios_system" instantiated altera_avalon_pio "keys"
Info: ledg: Starting RTL generation for module 'nios_system_ledg'
Info: ledg:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_ledg --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0007_ledg_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0007_ledg_gen//nios_system_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'nios_system_ledg'
Info: ledg: "nios_system" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'nios_system_ledr'
Info: ledr:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_ledr --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0008_ledr_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0008_ledr_gen//nios_system_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'nios_system_ledr'
Info: ledr: "nios_system" instantiated altera_avalon_pio "ledr"
Info: nios2_qsys: Starting RTL generation for module 'nios_system_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2_qsys --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0009_nios2_qsys_gen/ --quartus_bindir=D:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0009_nios2_qsys_gen//nios_system_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2022.04.22 13:43:45 (*) Starting Nios II generation
Info: nios2_qsys: # 2022.04.22 13:43:45 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Couldn't query license setup in Quartus directory D:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Plaintext license not found.
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Couldn't query license setup in Quartus directory D:/intelfpga_lite/17.1/quartus/bin64
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)     Testbench
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)     Instruction decoding
Info: nios2_qsys: # 2022.04.22 13:43:46 (*)       Instruction fields
Info: nios2_qsys: # 2022.04.22 13:43:47 (*)       Instruction decodes
Info: nios2_qsys: # 2022.04.22 13:43:47 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2022.04.22 13:43:47 (*)       Instruction controls
Info: nios2_qsys: # 2022.04.22 13:43:47 (*)     Pipeline frontend
Info: nios2_qsys: # 2022.04.22 13:43:47 (*)     Pipeline backend
Info: nios2_qsys: # 2022.04.22 13:43:49 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2022.04.22 13:43:51 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2022.04.22 13:43:52 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'nios_system_nios2_qsys'
Info: nios2_qsys: "nios_system" instantiated altera_nios2_qsys "nios2_qsys"
Info: pixel_buffer: Starting Generation of the SRAM Controller
Info: pixel_buffer: "nios_system" instantiated altera_up_avalon_sram "pixel_buffer"
Info: pixel_buffer_dma: Starting Generation of VGA Pixel Buffer
Info: pixel_buffer_dma: "nios_system" instantiated altera_up_avalon_video_pixel_buffer_dma "pixel_buffer_dma"
Info: pixel_rgb_resampler: Starting Generation of Video RGB Resampler
Info: pixel_rgb_resampler: "nios_system" instantiated altera_up_avalon_video_rgb_resampler "pixel_rgb_resampler"
Info: pixel_scaler: Starting Generation of Video Scaler
Info: pixel_scaler: "nios_system" instantiated altera_up_avalon_video_scaler "pixel_scaler"
Info: sdram_controller: Starting RTL generation for module 'nios_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram_controller --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0014_sdram_controller_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0014_sdram_controller_gen//nios_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'nios_system_sdram_controller'
Info: sdram_controller: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec D:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0015_switches_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0015_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: timer_0: Starting RTL generation for module 'nios_system_timer_0'
Info: timer_0:   Generation command is [exec D:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer_0 --dir=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0016_timer_0_gen/ --quartus_dir=D:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/JONCAS~1/AppData/Local/Temp/alt9104_5700225230375112693.dir/0016_timer_0_gen//nios_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_system_timer_0'
Info: timer_0: "nios_system" instantiated altera_avalon_timer "timer_0"
Info: video_pll: "nios_system" instantiated altera_up_avalon_video_pll "video_pll"
Info: video_vga_controller: Starting Generation of VGA Controller
Info: video_vga_controller: "nios_system" instantiated altera_up_avalon_video_vga_controller "video_vga_controller"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "nios_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: sys_pll: "clocks" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "clocks" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: pixel_buffer_dma_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pixel_buffer_dma_avalon_pixel_dma_master_translator"
Info: pixel_buffer_avalon_sram_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "pixel_buffer_avalon_sram_slave_translator"
Info: pixel_buffer_dma_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "pixel_buffer_dma_avalon_pixel_dma_master_agent"
Info: pixel_buffer_avalon_sram_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "pixel_buffer_avalon_sram_slave_agent"
Info: pixel_buffer_avalon_sram_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "pixel_buffer_avalon_sram_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: pixel_buffer_dma_avalon_pixel_dma_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "pixel_buffer_dma_avalon_pixel_dma_master_limiter"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: pixel_buffer_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "pixel_buffer_avalon_sram_slave_burst_adapter"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: pixel_buffer_dma_avalon_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "pixel_buffer_dma_avalon_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter"
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 59 modules, 91 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
